

nRF51 Series Reference Manual

Version 3.0

The nRF51 series offers a range of ultra-low power System on Chip solutions for your 2.4 GHz wireless products. With the nRF51 series you have a diverse selection of devices including those with embedded *Bluetooth*® low energy and/or ANT™ protocol stacks as well as open devices enabling you to develop your own proprietary wireless stack and ecosystem.

The nRF51 series combines Nordic Semiconductor's leading 2.4 GHz transceiver technology with a powerful but low power ARM® Cortex™-M0 core, a range of peripherals and memory options. The pin and code compatible devices of the nRF51 series offer you the most flexible platform for all your 2.4 GHz wireless applications.



Contents

1	Revision history	8
2	About this document	9
	2.1 Peripheral naming and abbreviations	
	2.2 Register tables	
	2.2.1 Fields and values	
3	System overview	
	3.1 Summary	
	3.2 Block diagram	
	3.3 System blocks	
	3.3.1 ARM® Cortex [™] -M0	
	3.3.3 Power management	
	3.3.4 PPI system	
	3.3.5 Debugger support	
4	CPU	14
5	Memory	
	5.1 Functional description	
	5.1.1 Memory categories	
	5.1.2 Memory types	
	5.1.3 Code memory	
	5.1.4 Random Access Memory	
	5.1.5 Peripheral registers	
6	Non-Volatile Memory Controller (NVMC)	
	6.1 Functional description	
	6.1.1 Writing to the NVM	
	6.1.2 Writing to User Information Configuration Registers	
	6.1.3 Erase all	
	6.1.4 Erasing a page in code region 1	
	6.1.5 Erasing a page in code region 0	
	6.3 Register Details	
7	Factory Information Configuration Registers (FICR)	21
	7.1 Functional description	
	7.2 Override parameters	
	7.3 Register Overview	
	7.4 Register Details	22



8 User Information Configuration Registers (UICR) 25
8.1 Functional description	25
8.2 Register Overview	25
8.3 Register Details	26
9 Memory Protection Unit (MPU)	28
9.1 Functional description	
9.1.1 Inputs	
9.1.2 Output	
9.1.3 Output decision table	
9.1.4 Exceptions from table	
9.1.5 NVM protection blocks	
9.2 Register Overview	
9.3 Register Details	31
10 Peripheral interface	37
10.1 Functional description	
10.1.1 Peripheral ID	
10.1.2 Bit set and clear	
10.1.3 Tasks	38
10.1.4 Events	
10.1.5 Shortcuts	
10.1.6 Interrupts	38
11 Debugger Interface (DIF)	40
11.1 Functional description	
11.1.1 Normal mode	
11.1.2 Debug interface mode	
11.1.3 Resuming normal mode	40
12 Power management (POWER)	42
12.1 Functional description	
12.1.1 Power supply	
12.1.2 Internal LDO setup	
12.1.3 DC/DC converter setup	
12.1.4 Low voltage mode setup	43
12.1.5 System OFF mode	
12.1.6 Emulated System OFF mode	44
12.1.7 System ON mode	
12.1.8 Power supply supervisor	
12.1.9 Power-fail comparator	
12.1.10 RAM blocks	
12.1.11 Reset	
12.1.12 Power-on reset	
12.1.13 Pin reset	
12.1.14 Wakeup from OFF mode reset	
12.1.16 Watchdog reset	
12.1.17 Watchdog reset	
12.1.18 Retained registers	
12.1.19 Reset behavior	
12.2 Register Overview	



	12.3 Register Details	48
13	Clock management (CLOCK)	51
	13.1 Functional description	
	13.1.1 HFCLK clock controller	51
	13.1.2 LFCLK clock controller	52
	13.1.3 Calibrating the 32.768 kHz RC oscillator	
	13.1.4 Calibration timer	53
	13.2 Register Overview	
	13.3 Register Details	54
14	General-Purpose Input/Output (GPIO)	56
	14.1 Functional description	56
	14.2 Register Overview	57
	14.3 Register Details	57
15	GPIO tasks and events (GPIOTE)	
	15.1 Functional description	
	15.1.1 Pin events and tasks	
	15.1.2 Port event	
	15.1.3 Task and events pin configuration	
	15.2 Register Overview	
	15.3 Register Details	71
16	Programmable Peripheral Interconnect (PPI)	
	16.1 Functional description	
	16.1.1 Pre-programmed channels	
	16.2 Register Overview	
	16.3 Register Details	75
17	2.4 GHz Radio (RADIO)	
	17.1 Functional description	
	17.1.1 EasyDMA	
	17.1.2 Packet configuration	
	17.1.3 Maximum packet length	
	17.1.4 Address configuration	
	17.1.5 Received Signal Strength Indicator (RSSI)	
	17.1.6 Data whitening	
	17.1.7 CRC	
	17.1.8 Radio states	
	17.1.9 Maximum consecutive transmission time	
	17.1.10 Transmit sequence	
	17.1.11 Receive sequence	
	17.1.12 Interframe spacing	
	17.1.13 Device address match	
	17.1.14 Bit counter	
	17.1.15 Bluetooth trim values	
	17.2 Register Overview	
	17.3 Register Details	91
18	Timer/counter (TIMER)	99
	18.1 Functional description	99



_	
·	
18.1.2 Compare	100
18.1.3 Task delays	100
18.1.4 Task priority	100
18.2 Register Overview	100
Deal Time Counter (DTC)	400
•	
19.1.3 The COUNTER register	104
19.3 Register Details	109
A	440
20.1 Functional description	112
20.1.1 Reload criteria	112
20.1.2 Temporarily pausing the watchdog	112
Random Number Generator (RNG)	115
· · · · · · · · · · · · · · · · · · ·	
· · · · · · · · · · · · · · · · · · ·	
·	
21.3 Register Details	116
Temperature sensor (TEMP)	117
· · · · · · · · · · · · · · · · · · ·	
·	
23.1.2 ECB Data Structure	119
23.1.3 Shared resources	119
23.2 Register Overview	119
23.3 Register Details	120
* * * * * * * * * * * * * * * * * * * *	
za. i Functional description	121
	18.1.1 Capture 18.1.2 Compare 18.1.3 Task delays 18.1.4 Task priority 18.2 Register Overview 18.3 Register Details Real Time Counter (RTC)



	24.1.2 Decryption	122
	24.1.3 AES CCM and RADIO concurrent operation	. 122
	24.1.4 Encrypting packets on-the-fly in radio transmit mode	
	24.1.5 Decrypting packets on-the-fly in radio receive mode	
	24.1.6 CCM data structure	
	24.1.7 EasyDMA and ERROR event	
	24.1.8 Shared resources	
	24.2 Register Overview	
	24.3 Register Details	
	24.5 Negister Details	. 120
25	Accelerated Address Resolver (AAR)	128
	25.1 Functional description	
	25.1 Pulicular description	
	25.1.2 Use case example for chaining RADIO packet reception with resolving	400
	addresses with the AAR	
	25.1.3 IRK data structure	
	25.1.4 EasyDMA	
	25.1.5 Shared resources	
	25.1.6 Register Overview	
	25.1.7 Register Details	. 130
26	Serial Peripheral Interface (SPI) Master	
	26.1 Functional description	
	26.1.1 SPI master mode pin configuration	
	26.1.2 Shared resources	. 133
	26.1.3 SPI master transaction sequence	. 133
	26.2 Register Overview	135
	26.3 Register Details	135
27	SPI Slave (SPIS)	
	27.1 Pin configuration	
	27.2 Shared resources	
	27.3 EasyDMA	
	27.4 SPI slave operation	
	27.5 Register Overview	
	27.6 Register Details	140
	.2.	
28	I ² C compatible Two Wire Interface (TWI)	
	28.1 Functional description	
	28.2 Master mode pin configuration	
	28.3 Shared resources	
	28.4 Master write sequence	
	28.5 Master read sequence	
	28.6 Master repeated start sequence	
	28.7 Register Overview	
	28.8 Register Details	148
29	Universal Asynchronous Receiver/Transmitter (UART)	
	29.1 Functional description	
	29.2 Pin configuration	
	29.3 Shared resources	
	29.4 Transmission	
	29.5 Recention	152



	29.6 Suspending the UART	
	29.7 Error conditions	
	29.8 Using the UART without flow control	
	29.9 Parity configuration	
	29.10 Register Overview	
	29.11 Register Details	154
30	Quadrature Decoder (QDEC)	158
	30.1 Functional description	
	30.1.1 Pin configuration	
	30.1.2 Sampling and decoding	
	30.1.3 LED output	
	30.1.4 Debounce filters	
	30.1.5 Accumulators	
	30.1.6 Output/input pins	
	30.2 Register Overview	
	30.3 Register Details	
31	Analog to Digital Converter (ADC)	165
	31.1 Functional description	
	31.1.1 Set input voltage range	
	31.1.2 Using a voltage divider to lower voltage	
	31.1.3 Input impedance	166
	31.1.4 Configuration	167
	31.1.5 Usage	167
	31.1.6 One-shot / continuous operation	167
	31.1.7 Pin configuration	167
	31.1.8 Shared resources	167
	31.2 Register Overview	168
	31.3 Register Details	168
20	Low Dower Commercial (LDCCMD)	470
3 2	Low Power Comparator (LPCOMP)	
	32.1 Functional description	
	32.2 Pin configuration	
	32.3 Shared resources	
	32.4 Register Overview	
	32.5 Register Details	172
22	Software Interrupte (SMI)	474
S	S Software Interrupts (SWI)	
	33.1 Functional description	174



1 Revision history

Date	Version	Description
September 2014	3.0b	Added content:
		Software Interrupts chapter
		Updated content:
November 2013	2.1	Power chapterUpdated content:
		• Table 6 on page 19.
		• Figure 72 on page 181
		 Section31.4.5 on page 185



2 About this document

This reference manual is a functional description of all the modules and peripherals supported by the nRF51 series and subsequently, is a common document for all nRF51 System on Chip (SoC) devices.

Note: nRF51 SoC devices may not support all the modules and peripherals described in this document and some of their implemented modules may have a reduced feature set. Please refer to the individual nRF51 device product specification for details on the supported feature set, electrical and mechanical specifications, and application specific information.

2.1 Peripheral naming and abbreviations

Every peripheral has a unique name or an abbreviation constructed by a single word, e.g. TIMER. This name is indicated in parentheses in the peripheral chapter heading. This name will be used in CMSIS to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMER0. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

2.2 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three rows, which are shaded blue, describe the position and size of the different fields in the register. The following rows, beginning with the row shaded green, describes the fields in more detail.

2.2.1 Fields and values

The Id (Field Id) row specifies which bits that belong to the different fields in the register.

A blank space means that the field is reserved and that it is read as undefined and must be written as '0' to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column.

If a field has enumerated values, then every value will be identified with a unique value Id in the **Value Id** column. Single-bit bit-fields may however omit the "Value Id" when values can be substituted with a Boolean type enumerator range, for example, True, False; Disable, Enable, and On, Off, and so on.

The Value column can be populated in the following ways:

- Individual enumerated values, for example, 1, 3, 9.
- Range values, e.g. [0..4], that is, all values from and including 0 and 4.
- Implicit values. If no values are indicated in the Value column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the value ID, value, and description may be omitted for all but the first field. Subsequent fields will indicate inheritance with "..".

When a row in a register table contains the word **Deprecated** it means this is an attribute applied to a feature to indicate that it should not be used for new designs.

Table 1: Example register table

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A
Reset		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW WEN			Program memory access mode. It is strongly recommended

Program memory access mode. It is strongly recommended to only activate erase and write modes when they are actively used.



Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A
Reset		0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value	Description
	Ren	0	Read only access
	Wen	1	Write Enabled
	Een	2	Erase enabled



3 System overview

3.1 Summary

The nRF51 series of System on Chip (SoC) devices embed a powerful yet low power ARM® Cortex[™]-M0 processor with our industry leading 2.4 GHz RF transceivers. In combination with the very flexible orthogonal power management system and a Programmable Peripheral Interconnect (PPI) event system, the nRF51 series enables you to make ultra-low power wireless solutions.

The nRF51 series offers pin compatible device options for *Bluetooth* low energy, proprietary 2.4 GHz, and ANT[™] solutions giving you the freedom to develop your wireless system using the technology that suits your application the best. Our unique memory and hardware resource protection system allows you to develop applications on devices with embedded protocol stacks running on the same processor without any need to link in the stack or strenuous testing to avoid application and stack from interfering with each other.

3.2 Block diagram

This block diagram illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.






Figure 1: Block diagram

3.3 System blocks

This section contains descriptions of the main blocks that make up the nRF51 series.

3.3.1 ARM® Cortex[™]-M0

A low power ARM® Cortex[™]-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM® Cortex[™]-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2® technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM® Cortex[™]-M0 CPU makes program execution simple and highly efficient.



The ARM® Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM® Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM® Cortex-M3 and ARM® Cortex-M4 based devices.

3.3.2 2.4 GHz radio

The nRF51 series ultra-low power 2.4 GHz GFSK RF transceiver is designed and optimized to operate in the worldwide ISM frequency band at 2.400 GHz to 2.4835 GHz. Configurable radio modulation modes and packet structure makes the transceiver interoperable with *Bluetooth* low energy (BLE), ANT[™], Gazell, Enhanced Shockburst[™], and a range of other 2.4 GHz protocol implementations.

The transceiver receives and transmits data directly to and from system memory. It is stored in clear text even when encryption is enabled, so packet data management is flexible and efficient.

3.3.3 Power management

The nRF51 series power management system is orthogonal and highly flexible with only simple ON or OFF modes governing a whole device. In System OFF mode, everything is powered down but sections of the RAM can be retained. The device state can be changed to System ON through reset or wake up from all GPIOs. When in System ON mode, all functional blocks are accessible with each functional block remaining in IDLE mode and only entering RUN mode when required.

3.3.4 PPI system

The Programmable Peripheral Interconnect (PPI) enables different peripherals to interact autonomously with each other using tasks and events without use of the CPU. The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another. A task is connected to an event through a PPI channel.

3.3.5 Debugger support

The 2 pin Serial Wire Debug interface (provided as a part of the Debug Access Port, DAP) offers a flexible and powerful mechanism for non-intrusive program code debugging. This includes adding breakpoints in the code and performing single stepping.



4 CPU

A low power ARM® Cortex[™]-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM® Cortex[™]-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2® technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM® Cortex[™]-M0 CPU makes program execution simple and highly efficient.

The data alignment in nRF51 implementation is Little Endian.

The ARM® Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM® Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM® Cortex-M3 based devices.

For further information on the embedded ARM® Cortex[™]-M0 CPU, see *ARM Cortex M0*.



5 Memory

5.1 Functional description

All memory blocks and registers are placed in a common memory map.




Figure 2: Memory map

5.1.1 Memory categories

There are three main categories of memory:

- Code memory
- Random Access Memory (RAM)
- Peripheral registers (PER)

In addition, there is one information block (FICR) containing read only parameters describing configuration details of the device and another information block (UICR) that can be configured by the user.

5.1.2 Memory types

The various memory categories can have one of the following memory types:

- Volatile memory (VM)
- Non-volatile memory (NVM)

Volatile memory is a type of memory that will lose its contents when the chip loses power. This memory type can be read/written an unlimited number of times by the CPU.

Non-volatile memory is a type of memory that can retain stored information even when the chip loses power. This memory type can be read an unlimited number of times by the CPU, but have restrictions on the number of times it can be written and erased¹ and also on how it can be written. Writing to non-volatile memory is managed by the Non Volatile Memory Controller (NVMC).

¹ See product specification for more information



5.1.3 Code memory

The code memory is normally used for storing the program executed by the CPU, but can also be used for storing data constants that are retained when the chip loses power.

The code memory is non-volatile.

5.1.4 Random Access Memory

All RAM is volatile and always loses its content when the chip loses power.

Whether the RAM content is lost in System OFF power saving mode is dependent on the settings in the RAMON register in the POWER peripheral.

The system includes the following RAM (Random Access Memory) regions:

Data RAM

The Data RAM region is located in the SRAM segment of the System Address Map. It is possible to execute code from this region.

The RAM interface is divided into multiple RAM AHB (AMBA High-performance Bus) slaves.

Each RAM AHB slave is connected to one 4 kbyte RAM section, see Section 0 in *Figure 3: RAM mapping* on page 16.

A RAM block is defined as two RAM sections as illustrated in Figure 3: RAM mapping on page 16.




Figure 3: RAM mapping

See product specification for more information about how many blocks and RAM AHB slaves are implemented.

5.1.5 Peripheral registers

The peripheral registers are registers used for interfacing to peripheral units such as timers, the radio, the ADC, and so on.

Most peripherals feature an ENABLE register. Unless otherwise specified in the relevant chapter, the peripheral registers (in particular the PSEL registers) shall be configured prior to enabling the peripheral.



When switching from one peripheral to another sharing the same base address (see **Instantiation** below to find for which peripherals this is the case), one shall disable the other peripheral currently using the base address, configure the new settings, and then enable the new peripheral.

Note that tasks and events cannot be used prior to enabling the peripheral.

Some peripherals feature a POWER register. This register is not required to be used unless specifically required by a PAN (Product Anomaly Notice).

5.2 Instantiation

Table 2: Instantiation table

D	Base address	Peripheral	Instance	Description
)	0x40000000	CLOCK	CLOCK	Clock control
)	0x40000000	POWER	POWER	Power Control
)	0x40000000	MPU	MPU	Memory Protection Unit
L	0x40001000	RADIO	RADIO	2.4 GHz radio
	0x40002000	UART	UARTO	Universal Asynchronous Receiver/Transmitter
	0x40003000	SPI	SPI0	SPI master 0
	0x40003000	TWI	TWI0	Two-wire interface master 0
	0x40004000	SPI	SPI1	SPI master 1
	0x40004000	SPIS	SPIS1	SPI slave 1
	0x40004000	TWI	TWI1	Two-wire interface master 1
	0x40006000	GPIOTE	GPIOTE	GPIO tasks and events
'	0x40007000	ADC	ADC	Analog to digital converter
3	0x40008000	TIMER	TIMER0	Timer 0
)	0x40009000	TIMER	TIMER1	Timer 1
.0	0x4000A000	TIMER	TIMER2	Timer 2
1	0x4000B000	RTC	RTC0	Real time counter 0
2	0x4000C000	TEMP	TEMP	Temperature Sensor
.3	0x4000D000	RNG	RNG	Random Number Generator
4	0x4000E000	ECB	ECB	AES ECB Mode Encryption
.5	0x4000F000	AAR	AAR	Accelerated Address Resolver
.5	0x4000F000	CCM	CCM	AES CCM Mode Encryption
.6	0x40010000	WDT	WDT	Watchdog Timer
7	0x40011000	RTC	RTC1	Real time counter 1
.8	0x40012000	QDEC	QDEC	Quadrature decoder
.9	0x40013000	LPCOMP	LPCOMP	Low power comparator
.0	0x40014000	SWI	SWI0	Software interrupt 0
1	0x40015000	SWI	SWI1	Software interrupt 1
2	0x40016000	SWI	SWI2	Software interrupt 2
:3	0x40017000	SWI	SWI3	Software interrupt 3
4	0x40018000	SWI	SWI4	Software interrupt 4
.5	0x40019000	SWI	SWI5	Software interrupt 5
0	0x4001E000	NVMC	NVMC	Non Volatile Memory Controller
1	0x4001F000	PPI	PPI	PPI controller
I/A	0x10000000	FICR	FICR	Factory Information Configuration
I/A	0x10001000	UICR	UICR	User Information Configuration
I/A	0x40024000	RTC	RTC2	Real time counter 2.
I/A	0x50000000	GPIO	GPIO	General purpose input and output



6 Non-Volatile Memory Controller (NVMC)

6.1 Functional description

The Non-volatile Memory Controller (NVMC) is used for writing and erasing Non-volatile Memory (NVM).

Before a write can be performed the NVM must be enabled for writing in CONFIG.WEN. Similarly, before an erase can be performed the NVM must be enabled for erasing in CONFIG.EEN. The user must make sure that writing and erasing is not enabled at the same time, failing to do so may result in unpredictable behavior.

6.1.1 Writing to the NVM

When writing is enabled, the NVM is written by writing a word to a word aligned address in the CODE or UICR. The NVMC is only able to write bits in the NVM that are erased, that is, set to '1'.

The time it takes to write a word to the NVM is specified by t_{WRITE} in the product specification. The CPU is halted while the NVMC is writing to the NVM.

Only word aligned writes are allowed. Byte or half word aligned writes will result in a hard fault.

6.1.2 Writing to User Information Configuration Registers

UICR registers are written as ordinary non-volatile memory. After the UICR has been written, the new UICR configuration will only take effect after a reset.

6.1.3 Erase all

When erase is enabled, the whole CODE and UICR can be erased in one operation by using the ERASEALL register. ERASEALL will not erase the Factory Information Configuration Registers (FICR).

The time it takes to perform an ERASEALL command is specified by t_{ERASEALL} in the product specification. The CPU is halted while the NVMC performs the erase operation.

6.1.4 Erasing a page in code region 1

When erase is enabled, the NVM can be erased page by page using the ERASEPAGE register or the ERASEPCR1 register. After erasing a NVM page all bits in the page are set to '1'. The time it takes to erase a page is specified by t_{PAGEERASE} in the product specification. The CPU is halted while the NVMC performs the erase operation. See *UICR* chapter for more information.

6.1.5 Erasing a page in code region 0

ERASEPCR0 is used to erase a page in code region 0. The ERASEPCR0 register can only be accessed from a program running in code region 0.

To enable non-volatile storage for program running in code region 0, it is possible for this program to erase and re-write any code page it designates for this purpose within code region 0. The ERASEPCR0 can be used for this purpose. The ERASEPCR0 register has a restriction on its use, enforced by the MPU, where only code running from code region 0 can write to it. It is possible for a program running from code region 0 to erase a page in code region 1 using ERASEPCR1.

The time it takes to erase a page is specified by tpageRASE in the product specification.

6.2 Register Overview

Table 3: Instances

Base address	Peripheral	Instance	Description
0x4001E000	NVMC	NVMC	Non Volatile Memory Controller



Table 4: Register Overview

Register	Offset	Description
Registers		
READY	0x400	Ready flag
CONFIG	0x504	Configuration register
ERASEPAGE	0x508	Register for erasing a page in Code area
ERASEPCR1	0x508	Register for erasing a page in Code region 1. Equivalent to ERASEPAGE.
ERASEALL	0x50C	Register for erasing all non-volatile user memory
ERASEPCR0	0x510	Register for erasing a page in Code region 0
ERASEUICR	0x514	Register for erasing User Information Configuration Registers

6.3 Register Details

Table 5: READY

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id				
Res	et			000000000000000000000000000000000000000
Id	RW	Field	Value Id	Value Description
Α	R	READY		NVMC is ready or busy
			Busy	0 NVMC is busy (on-going write or erase operation)
			Ready	1 NVMC is ready

Table 6: CONFIG

Bit Id	numb	er		31 30	29	28	27 :	26 2	25 2	4 23	3 22	2 21	20	19	18	17	16	15	14	13	12	11 :	10	9	8 7	7	6 !	5 4	4 3	3 2		L 0
Res	et			0 0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0) (0 0	C	0	0	0	0	0	0
Id	RW	Field	Value Id	Value	•					D	escr	ripti	on																			
Α	RW	WEN								t	_	nly a			,								,,		omm y ar							
			Ren	0						R	ead	d on	ly a	cce	SS																	
			Wen	1						V	Vrit	e Er	nabl	led																		
			Een	2						Е	rase	e er	abl	ed																		

Table 7: ERASEPAGE

Bi	numb	er		31	. 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12 :	11 1	0 9	8	7	6	5	4	3	2	1 0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α	Α	A	Α /	A A	Α	Α	Α	Α	Α	Α	A	A A	А А
Re	set			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 () (0 0
Id	RW	Field	Value Id	Va	lue							De	scri	ptio	on																		
Α	RW	ERASEPAGE										Re	gist	er	for	sta	rtin	gе	rase	e of	an	age	in (Code	e re	gior	1						

The value is the address to the page to be erased. (Addresses of first word in page). Note that code erase has to be enabled by CONFIG.EEN before the page can be erased. See product specification for information about the total code size of the device you are using. Attempts to erase pages that are outside the code area may result in undesirable behaviour, e.g. the wrong page may be erased.

Table 8: ERASEPCR1

Bit i	numb	er		31	1 30	29	28	27	7 26	25	24	23	22	21	20	19	18 1	L7 1	L6 1	5 14	4 13	12	11	10	9	8	7	6	5 4	1 3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A	A A	4 4	۹ A	Α	Α	Α	Α	Α	Α	A	A A	4 4	A A	Α	Α	Α	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0 (0 () (0 (0	0	0	0	0	0	0 (0 () (0 (0	0	0	0
Id	RW	Field	Value Id	Va	alue	•						De	scri	ptic	on																		
Α	RW	ERASEPCR1										Re	egist	ter t	for	eras	sing	ар	age	in (Code	re	gior	1.	Equ	iival	ent	to					
												EF	RASI	EΡΑ	GE.																		

Table 9: ERASEALL

	numbe	er		31	30	29	2	8 2	7 2	26	25	24	4 2	3 2	2 2	21 2	20	19	18	3 1	.7 1	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
ld																																						Α
Res	et			0	0	0	0	0	(0	0	0	0	0	0) (0	0	0	0	() ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue								D	esc	rip	tio	n																					
Α	RW	ERASEALL											- 1	ras	e a	all r	nor	1-v	ola	tile	e m	ien	nor	y ir	ıclı	ıdir	ng I	JIC	R re	gist	ters	. N	ote					
													1	hat	со	de	er	ase	e h	as	to	be	en	abl	ed	by	co	NFI	G.E	ΕN	bef	ore	the	е				
													ı	JICI	R ca	an	be	er	ase	ed.																		
			NoOperation	0									- 1	No o	оре	era	tio	n																				
			Erase	1									9	Star	t cl	hip	er	ase	е																			
			•	0									1	JICI No d	R ca	an era	be tio	er n	ase			oc.	CII	ubi	cu	υ,	-		U. L		DCI	010		_				



Table 10: ERASEPCR0

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		A A A A A A		A A A A A A A A A A A A A A A
Reset		0 0 0 0 0 0	000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description	

A RW ERASEPCRO

Description

Register for starting erase of a page in Code region 0

The value is the address to the page to be erased (address of first word in page). Only page addresses in Code region 0 are allowed. This register can only be accessed from a program running in Code memory region 0. A hard fault will be generated if the register is attempted accessed from a program in RAM or Code memory region 1. Writing to ERASEPCR0 from the Serial Wire Debug (SWD) will have no effect. CONFIG.EEN has to be set to enable erase. See product specification for information about the total code size of the device you are using. Attempts to erase pages that are outside the code area may result in undesirable behaviour, e.g. the wrong page may be erased.

Table 11: ERASEUICR

Bit r	umbe	er		31	30	29	28 2	27 :	26	25 :	24 :	23 2	22	21	20	19	18	1	7 1	6 1	5 1	4 1	L3	12	11	10	9	8	7	6	5	4	3	2	1	0 A
Res	et			0	0	0	0 (0 (0 () (0 (0 (0	0	0	0	0	0	0	0	C	()	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							Des	cri	ptic	on																					
Α	RW	ERASEUICR										Reg Reg CO	gist	ers	. N	ote	th	at	coc	le e	eras	e h	nas	to	be	en			_	rati	on					
			NoOperation	0								No	op	era	itio	n																				
			Erase	1								Sta	rt e	eras	se c	of L	JICI	R																		



7 Factory Information Configuration Registers (FICR)

7.1 Functional description

Factory Information Configuration Registers are pre-programmed in factory and cannot be erased by the user. These registers contain chip specific information and configuration.

7.2 Override parameters

Factory Information Configuration Registers contain override parameters set during device calibration in production, which need to replace default settings in the RADIO. Override parameters and the RADIO mode they are used for varies between nRF51 devices. Read the OVERRIDDEN register to determine if the FICR contains override parameters for the radio mode you are going to use. If the FICR contains override parameters, they must be copied to the radio OVERRIDE registers before enabling the radio in that mode.

7.3 Register Overview

Table 12: Instances

Base address	Peripheral	Instance	Description
0x10000000	FICR	FICR	Factory Information Configuration Registers

Table 13: Register Overview

Register	Offset	Description	
Registers		·	
CODEPAGESIZE	0x010	Code memory page size	
CODESIZE	0x014	Code memory size	
CLENRO	0x028	Length of Code region 0 in bytes	Deprecated
PPFC	0x02C	Pre-programmed factory Code present	Deprecated
NUMRAMBLOCK	0x034	Number of individually controllable RAM blocks	
SIZERAMBLOCKS	0x038	RAM block size, in bytes	
SIZERAMBLOCK[0]	0x038	Size of RAM block 0, in bytes	Deprecated
SIZERAMBLOCK[1]	0x03C	Size of RAM block 1, in bytes	Deprecated
SIZERAMBLOCK[2]	0x040	Size of RAM block 2, in bytes	Deprecated
SIZERAMBLOCK[3]	0x044	Size of RAM block 3, in bytes	Deprecated
CONFIGID	0x05C	Configuration identifier	
DEVICEID[0]	0x060	Device identifier	
DEVICEID[1]	0x064	Device identifier	
ER[0]	0x080	Encryption Root, word 0	
ER[1]	0x084	Encryption Root, word 1	
ER[2]	0x088	Encryption Root, word 2	
ER[3]	0x08C	Encryption Root, word 3	
IR[0]	0x090	Identity Root, word 0	
IR[1]	0x094	Identity Root, word 1	
IR[2]	0x098	Identity Root, word 2	
IR[3]	0x09C	Identity Root, word 3	
DEVICEADDRTYPE	0x0A0	Device address type	
DEVICEADDR[0]	0x0A4	Device address 0	
DEVICEADDR[1]	0x0A8	Device address 1	
OVERRIDEEN	0x0AC	Override enable	
NRF_1MBIT[0]	0x0B0	Override value for NRF_1MBIT mode	
NRF_1MBIT[1]	0x0B4	Override value for NRF_1MBIT mode	
NRF_1MBIT[2]	0x0B8	Override value for NRF_1MBIT mode	
NRF_1MBIT[3]	0x0BC	Override value for NRF_1MBIT mode	
NRF_1MBIT[4]	0x0C0	Override value for NRF_1MBIT mode	
BLE_1MBIT[0]	0x0EC	Override value for BLE_1MBIT mode	
BLE_1MBIT[1]	0x0F0	Override value for BLE_1MBIT mode	
BLE_1MBIT[2]	0x0F4	Override value for BLE_1MBIT mode	
BLE_1MBIT[3]	0x0F8	Override value for BLE_1MBIT mode	
BLE_1MBIT[4]	0x0FC	Override value for BLE_1MBIT mode	



7.4 Register Details

Table 14: CODEPAGESIZE

Bit	numb	er		31 30 29 28 2	27 26 25 2	4 23 22 23	1 20 19	18 17	16 15	14 13	12 1	1 10	9	8 7	6	5	4 3	3 2	1 0
Id				A A A A A	A A A A	AAA	АА	AA	А А	А А	A A	Α	A 4	A A	Α	A	А А	Α	A A
Res	et			1 1 1 1 1	1111	1 1 1	1 1	1 1 :	1 1	1 1	1 1	1	1 1	l 1	1	1	1 1	1	1 1
Id	RW	Field	Value Id	Value		Descript	ion												
Δ	R	CODEPAGESIZE				Code m	emory i	nage siz	۵										

Table 15: CODESIZE

Bit ı	numb	er		31 30	29	28	27 2	26 2	25 2	24 :	23 2	22 2	1 2	0 19	18	17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3 2	1	0
Id				А А	Α.	A	A A	4 /	A A	Α.	A	A A	\ A	Α	Α	Α	Α	Α	Α.	A A	4 A	Α	Α	Α	Α	Α	Α	A 4	Α	Α	Α
Res	et			1 1	1	1 :	1 1	L 1	1 1	1	1 :	1 1	. 1	1	1	1	1	1	1	1 :	l 1	1	1	1	1	1	1	1 1	. 1	1	1
Id	RW	Field	Value Id	Value							Des	crip	tio	1																	
Α	R	CODESIZE									Co	de n	nem	nory	size	e in	nur	nbe	r of	pag	ges										
											Tot	tal c	ode	spa	ice i	s: C	ODI	EPA	GES	IZE	* CC	DES	SIZE								

Table 16: CLENR0

Bit numl Id Reset	per		31 3 A A 1 1		9 28 A 1																						2 A 1	1 A 1	0 A 1
Id RW	/ Field	Value Id	Valu	e				Des	scri	ipti	on																		
A R	CLENRO		[0N]				Le of us ch 1) Va	ngt "Co ed ip,)). T	th o ode who see this aft	f co pa en p PP reg	ge s pre- FC. giste	reg size pro N (er c	ion " b ogra ma an	yte: ami x va onl	n by s CC med alue y be	tes DE fac) is wr	. The PAC tor (CC itte	GESI ry Co DDEI en if	ralue IZE. ode PAG con	This is p ESIZ	s reg orese ZE * ot is	giste ent ' (C OxF	er is on OD FFF	or the ESI	nly ZE -			

Table 17: PPFC

Bit ı	nun	nbe	er		31 30 2	9 28	3 27	26	25	24	23 2	2 2	1 2	0 19	18	17	16	15	14	13	12 :	l1 1	0 9) 8	7	6	5	4	3	2 :	1 0
Id																									Α	Α	Α	Α	Α /	A A	A
Res	et				1 1 1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1 :	l 1	. 1
Id	R	W	Field	Value Id	Value						Des	cript	tion	ı																	
Α	R		PPFC								Pre	-pro	gra	mm	ned	fact	ory	Co	de p	ores	ent	or n	ot								
				NotPresent	0xFF						Not	pre	ser	ıt																	
				Present	0x00						Pre	sent	İ																		

Table 18: NUMRAMBLOCK

Bit	numb	er		31 30 29 28 27	7 26 25 24	23 22 21 20	19 18	17 16	15 1	4 13 1	12 11 1	0 9	8	7	6 5	. 4	3	2 1	0
Id				A A A A A															-
Res	et			1 1 1 1 1															
Id	RW	Field	Value Id	Value		Description													
Α	R	NUMRAMBLOCK		Number of individually controllable RAM blocks															

Table 19: SIZERAMBLOCKS

Bit	numb	er		31 30 29 28 2	7 26 25 24	4 23 22 21 20 19 18	17 16 15	14 13	12 11 10	9 8	7 6	5	4 3	2	1 0	
Id				A A A A A	AAA		AAA	АА	A A A A	A A .	А А	Α	АА	Α	А А	
Res	et			1 1 1 1 1	1 1 1	1 1 1 1 1 1	1 1 1	1 1	1 1 1 1	1 1	1 1	1	1 1	1	1 1	
Id	RW	Field	Value Id	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1												
Α	R	SIZERAMBLOCKS		RAM block size, in bytes												

Table 20: SIZERAMBLOCK[n]

Bit	numb	er		31 30 29 28 2	7 26 25 24	23 22 21 20 19	18 17	16 15 1	4 13 1	2 11 10	9 8	3 7	6	5 4	1 3	2	1 0
Id				A A A A A	AAA	$A \ A \ A \ A \ A \ A$	АА	A A A	AA	A A	A A	Α	Α	A A	Α	Α.	А А
Res	et			1 1 1 1 1	1 1 1	1 1 1 1 1	1 1	1 1 1	. 1 1	1 1	1 1	1	1	1 1	1	1	1 1
Id	RW	Field	Value Id	Value		Description											
Α	R	SIZERAMBLOCK				Size of RAM bl	ock n, ir	bytes									

Table 21: CONFIGID

Bit nu	ımbe	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15 :	14 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2	1	0
Id				В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	A	4 4	A	Α	Α	Α	Α	Α	Α	Α	Α	A A	١,	A A	A
Reset				B B B B B B B B B B B B B B B B B A														1 :	L															
Id	RW	Field	Value Id	Va	lue							Des	scri	ptic	n																			
Α	R	HWID										Ide	enti	ifica	tio	n n	uml	ber	for	the	НМ	1												



Bit ı	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	Α.	A A	۱ ۸	A i	A
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	L 1	1 :	Ĺ
Id	RW	Field	Value Id	Va	llue	•						De	scri	ptic	on																				
В	R	FWID										Ide	enti	fica	atio	n nı	uml	ber	for	the	e FV	V tł	nat	is p	re-l	loa	ded	int	o th	ne		Dep	rec	ate	ď
												ch	qi																						

Table 22: DEVICEID[n]

Bit	numb	er		31 3	0 2	9 28	3 27	2 6	25	24	23	22 2	1 2	0 19	18	17	16	15	14	13 1	l2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
Id				A A	Α	Α	Α	Α	Α	Α	Α	A 4		A	Α	Α	Α	Α.	Α.	A A	A A	Α	Α	Α	Α	Α	Α.	A A	ΑА	Α	Α
Res	et			1 1	1	1	1	1	1	1	1	1 1	. 1	. 1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1 :	1 1	1	1
Id	RW	Field	Value Id	Valu	e						Des	scrip	tio	n																	
Α	R	DEVICEID									64	bit ı	unic	que d	levi	ce i	den	tifie	r												

64 bit unique device identifier
DEVICEID[0] contains the least significant bits of the device identifier. DEVICEID[1] contains the most significant bits of the device identifier.

Table 23: ER[n]

Bit number		31 3	30 2	9 2	8 2	7 26	25	24	23	22 2	21	20 1	L9 1	8 1	7 1	6 15	14	13	12 1	.1 1	9	8	7	6	5	4	3	2	1 0
Id		Α Α	A A	A	Α	Α	Α	Α	Α	A	Α.	A /	۱ ۸	۱ A	Α	Α	Α	Α	A A	۱ A	Α	Α	Α	Α	Α	Α	A	A A	А А
Reset		1 1	1	. 1	1	1	1	1	1	1 :	1	1 1	L 1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1 :	1 1	1 1
Id RW Field	Value Id	Valu	ıe						De	scrip	ptic	n																	
A R ER									En	cryp	otio	n Ro	oot,	wo	rd r	n .													

Table 24: IR[n]

Bit number		31 30 29 28 21	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		A A A A A	
Reset		1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value	Description
A R IR			Identity Root, word n

Table 25: DEVICEADDRTYPE

Bit	numb	er		31 30 2	29 2	28 2	7 26	25	24	23	22 2	1 2	0 19	18	3 17	16	15	14	13 1	L2 1	.1 10	9	8	7	6	5	4	3	2	1 0
Id																														Α
Res	et			1 1 1 1 1 1 1 1 Value						1	1 1	. 1	1	1	1	1	1	1	1 1	L 1	. 1	1	1	1	1	1	1	1	1 :	1 1
Id	RW	Field	Value Id							Des	crip	tior	1																	
Α	R	DEVICEADDRTYPE		Value						De	vice	ado	Ires	s ty	pe															
			Public	0	0						blic a	add	ress																	
			Random	1						Ra	ndor	n a	ddre	ess																

Table 26: DEVICEADDR[n]

Bit	numb	er	7 26	25	24	23	22	21	20 1	9 1	8 1	7 1(5 15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	. 0					
Id				Α /	A A	A	Α	Α	Α	Α	Α	Α.	Α.	A A		۱ A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	A	A	А А	Α	Α
Res	et			1	1	1	1	1	1	1 1	. 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 :	1 1	1	1				
Id	RW	Field	Value Id	Valu	ıe						De	scri	otic	n																		
Α	R	DEVICEADDR									48	bit 8	de	vice	ado	ires	5															
											D	=\/\C	FΔI	אחר	n1 .	cont	ain	c th	ما م	act	ciar	ific	ant	hit	c of	the	ء ۸ د	wic	۵			

DEVICEADDR[0] contains the least significant bits of the device address. DEVICEADDR[1] contains the most significant bits of the device address. Only bits [15:0] of DEVICEADDR[1] are used.

Table 27: OVERRIDEEN

Inc	icates	ates whether or not a particular RADIO MODE setting must be overridden via the imber 31 30 29 28 27 26												egis	ter	s ir	th	e R	ΑD	Ю.																
Bit	numb	er		31	30	29	28	27	26	25	24 2	23 2	2 2	1 2	0 1	9 1	L8	17	16	15	14	13	12	2 1	1 1	.0 9	9	8	7	6 !	5 4	4 :	3 2	2 :	1 0	ı
Id																																C)		Α	ı
Res	et			1 1 1 1 1 Value								1	. 1	1	1	. 1	L	1	1	1	1	1	1	1	. 1	. 1	. 1	l 1	. 1	. 1	. 1	. 1	. 1	. 1	. 1	ı
Id	RW	Field	Value Id	1 1 1 1 1 1 1 Value										tior	1																					
Α	R	NRF_1MBIT												le d	lefa	ult	va	lue	s fo	or N	١RI	_1	ME	ΙT	mo	de										
			Override	0								Ove	errid	le																						
			NotOverride	1								Do	not	ove	erri	de																				
D	R	BLE_1MBIT		1										le d	lefa	ult	va	lue	s fo	or E	BLE	_1	ИB	IT i	mo	de										
			Override	0									errid	le																						
			NotOverride	1								Do	not	ove	erri	de																				

Table 28: NRF_1MBIT[n]

Bit	numb	er		31 30	29	28	27	26	25	24	23	22	21	20 :	19 :	18 1	7 1	6 1	5 1	4 1	3 12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id				А А	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A .	A A	4 4	۱ ۸	۱ A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	AA
Res	et			1 1	1	1	1	1	1	1	1	1	1	1 :	1 1	L 1	. 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	1
Id	RW	Field	Value Id	Valu	е						De	scri	ptic	n																		
Δ	R	OVERRIDE									O۱	err	ide	valı	ıes	for	1 N/I	hit	nro	nrie	tarv	mo	nde									



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id		
Reset		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value Description

Value to be written to RADIO.OVERRIDE[n] register if OVERRIDEEN is set. If override values are enabled for more than one mode the RADIO.OVERRIDE[n] registers has to be updated every time RADIO.MODE is changed.

Table 29: BLE_1MBIT[n]

Bit	numb	er		31 3	0 29	28	3 27	7 26	25	24	23	22 2	1 2	0 19	18	17	16	15	14	13 1	L2 1	1 10	9	8	7	6	5	4	3 2	2 1	. 0
Id				A A	Α	Α	Α	Α	Α	Α	Α	A A	۱ A	Α	Α	Α	Α	Α.	Α.	A A	A A	Α	Α	Α	Α	Α	Α	Α.	A A	A	Α
Res	et			1 1	1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1	1 1	. 1	1
Id	RW	Field	Value Id	Valu	e						De	scrip	tior	1																	
Α	R	OVERRIDE									Ο١	erric	de v	alue	for	1 N	Иbit	BLI	E m	ode											

Override value for 1 Mbit BLE mode
Value to be written to RADIO.OVERRIDE[n] register if
OVERRIDEEN is set. If override values are enabled for more
than one mode the RADIO.OVERRIDE[n] registers has to be
updated every time RADIO.MODE is changed.



8 User Information Configuration Registers (UICR)

8.1 Functional description

The User Information Configuration Registers (UICRs) are NVM registers for configuring user specific settings.

Code readback protection of the whole code area, or a part of the code area can be configured and enabled in the UICR. The UICR can only be erased by using ERASEALL.

The code area can be divided into two regions, code region 0 (CR0) and code region 1 (CR1). Code region 0 starts at address 0x00000000 and stretches into the code area as specified in the CLENR0 register. The area above CLENR0 will then be defined as code region 1. If CLENR0 is not configured, that is, has the value 0xFFFFFFFF, the whole code area will be defined as code region 1 (CR1).

Code running from code region 1 will not be able to write to code region 0. Additionally, the content of code region 0 cannot be read from code running in code region 1 or through the SWD interface if code region 0 is readback protected, see PR0 in RBPCONF.

The main readback protection mechanism that will protect the whole code, that is, both code region 0 and code region 1, is also configured through the UICR.

The PAGEERASE command in NVMC will only work for code region 1. See NVMC chapter for information on how to erase and program the code area and the UICR.

8.2 Register Overview

Table 30: Instances

Base address	Peripheral	Instance	Description
0x10001000	UICR	UICR	User Information Configuration Registers

Table 31: Register Overview

Registers CLENRO 0x000 Length of code region 0 RBPCONF 0x004 Read back protection configuration XTALFREQ 0x008 Reset value for XTALFREQ in CLOCK, see CLOCK chapter FWID 0x010 Firmware ID BOOTLOADERADDR 0x014 Bootloader address NRFFW[1] 0x018 Reserved for Nordic firmware design NRFFW[2] 0x01C Reserved for Nordic firmware design NRFFW[3] 0x020 Reserved for Nordic firmware design NRFFW[4] 0x024 Reserved for Nordic firmware design NRFFW[5] 0x028 Reserved for Nordic firmware design NRFFW[6] 0x02C Reserved for Nordic firmware design NRFFW[7] 0x030 Reserved for Nordic firmware design NRFFW[8] 0x034 Reserved for Nordic firmware design NRFFW[9] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x044 Reserved for Nordic firmware design NRFFW[14] 0x040 Reserved for Nordic firmware design NRFFW[15] 0x044 Reserved for Nordic firmware design NRFFW[16] 0x046 Reserved for Nordic firmware design NRFFW[17] 0x040 Reserved for Nordic firmware design NRFFW[18] 0x044 Reserved for Nordic firmware design NRFFW[19] 0x048 Reserved for Nordic firmware design NRFFW[10] 0x040 Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x055 Reserved for Nordic hardware design NRFHW[14] 0x056 Reserved for Nordic hardware design NRFHW[15] 0x058 Reserved for Nordic hardware design	
RBPCONF OX004 Read back protection configuration XTALFREQ OX008 Reset value for XTALFREQ in CLOCK, see CLOCK chapter FWID OX010 Firmware ID BOOTLOADERADDR NRFFW[1] OX018 Reserved for Nordic firmware design NRFFW[2] OX01C Reserved for Nordic firmware design NRFFW[3] OX020 Reserved for Nordic firmware design NRFFW[4] OX024 Reserved for Nordic firmware design NRFFW[5] OX028 Reserved for Nordic firmware design NRFFW[6] OX02C Reserved for Nordic firmware design NRFFW[7] OX030 Reserved for Nordic firmware design NRFFW[8] OX034 Reserved for Nordic firmware design NRFFW[9] OX038 Reserved for Nordic firmware design NRFFW[10] OX03C Reserved for Nordic firmware design NRFFW[11] OX040 Reserved for Nordic firmware design NRFFW[12] OX044 Reserved for Nordic firmware design NRFFW[13] OX045 Reserved for Nordic firmware design NRFFW[14] OX040 Reserved for Nordic firmware design NRFFW[15] OX044 Reserved for Nordic firmware design NRFFW[16] OX050 Reserved for Nordic firmware design NRFFW[17] OX040 Reserved for Nordic firmware design NRFFW[18] OX040 Reserved for Nordic firmware design NRFFW[19] OX040 Reserved for Nordic firmware design NRFFW[10] OX050 Reserved for Nordic firmware design NRFFW[11] OX04C Reserved for Nordic firmware design NRFFW[12] OX050 Reserved for Nordic hardware design NRFFW[1] OX050 Reserved for Nordic hardware design NRFHW[0] OX050 Reserved for Nordic hardware design NRFHW[1] OX054 Reserved for Nordic hardware design	
XTALFREQ 0x008 Reset value for XTALFREQ in CLOCK, see CLOCK chapter FWID 0x010 Firmware ID BOOTLOADERADDR 0x014 Bootloader address NRFFW[1] 0x018 Reserved for Nordic firmware design NRFFW[2] 0x01C Reserved for Nordic firmware design NRFFW[3] 0x020 Reserved for Nordic firmware design NRFFW[4] 0x024 Reserved for Nordic firmware design NRFFW[5] 0x028 Reserved for Nordic firmware design NRFFW[6] 0x02C Reserved for Nordic firmware design NRFFW[7] 0x030 Reserved for Nordic firmware design NRFFW[8] 0x034 Reserved for Nordic firmware design NRFFW[9] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x038 Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x044 Reserved for Nordic firmware design NRFFW[14] 0x040 Reserved for Nordic firmware design NRFFW[15] 0x044 Reserved for Nordic firmware design NRFFW[16] 0x044 Reserved for Nordic firmware design NRFFW[17] 0x040 Reserved for Nordic firmware design NRFFW[18] 0x044 Reserved for Nordic firmware design NRFFW[19] 0x044 Reserved for Nordic firmware design NRFFW[10] 0x040 Reserved for Nordic firmware design NRFFW[11] 0x044 Reserved for Nordic firmware design NRFFW[12] 0x045 Reserved for Nordic firmware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
FWID 0x010 Firmware ID BOOTLOADERADDR 0x014 Bootloader address NRFFW[1] 0x018 Reserved for Nordic firmware design NRFFW[2] 0x01C Reserved for Nordic firmware design NRFFW[3] 0x020 Reserved for Nordic firmware design NRFFW[4] 0x024 Reserved for Nordic firmware design NRFFW[5] 0x028 Reserved for Nordic firmware design NRFFW[6] 0x02C Reserved for Nordic firmware design NRFFW[7] 0x030 Reserved for Nordic firmware design NRFFW[8] 0x034 Reserved for Nordic firmware design NRFFW[9] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFFW[15] 0x048 Reserved for Nordic firmware design NRFFW[16] 0x050 Reserved for Nordic firmware design NRFFW[17] 0x050 Reserved for Nordic firmware design NRFFW[18] 0x050 Reserved for Nordic firmware design NRFFW[19] 0x050 Reserved for Nordic firmware design NRFHW[1] 0x050 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
BOOTLOADERADDR0x014Bootloader addressNRFFW[1]0x018Reserved for Nordic firmware designNRFFW[2]0x01CReserved for Nordic firmware designNRFFW[3]0x020Reserved for Nordic firmware designNRFFW[4]0x024Reserved for Nordic firmware designNRFFW[5]0x028Reserved for Nordic firmware designNRFFW[6]0x02CReserved for Nordic firmware designNRFFW[7]0x030Reserved for Nordic firmware designNRFFW[8]0x034Reserved for Nordic firmware designNRFFW[9]0x038Reserved for Nordic firmware designNRFFW[10]0x03CReserved for Nordic firmware designNRFFW[11]0x040Reserved for Nordic firmware designNRFFW[12]0x044Reserved for Nordic firmware designNRFFW[12]0x048Reserved for Nordic firmware designNRFFW[14]0x04CReserved for Nordic firmware designNRFHW[1]0x050Reserved for Nordic firmware designNRFHW[0]0x050Reserved for Nordic hardware designNRFHW[1]0x054Reserved for Nordic hardware designNRFHW[2]0x058Reserved for Nordic hardware design	
NRFFW[1]0x018Reserved for Nordic firmware designNRFFW[2]0x01CReserved for Nordic firmware designNRFFW[3]0x020Reserved for Nordic firmware designNRFFW[4]0x024Reserved for Nordic firmware designNRFFW[5]0x028Reserved for Nordic firmware designNRFFW[6]0x02CReserved for Nordic firmware designNRFFW[7]0x030Reserved for Nordic firmware designNRFFW[8]0x034Reserved for Nordic firmware designNRFFW[9]0x038Reserved for Nordic firmware designNRFFW[10]0x03CReserved for Nordic firmware designNRFFW[11]0x040Reserved for Nordic firmware designNRFFW[12]0x044Reserved for Nordic firmware designNRFFW[13]0x048Reserved for Nordic firmware designNRFFW[14]0x04CReserved for Nordic firmware designNRFHW[0]0x050Reserved for Nordic hardware designNRFHW[1]0x054Reserved for Nordic hardware designNRFHW[2]0x058Reserved for Nordic hardware design	
NRFFW[2]0x01CReserved for Nordic firmware designNRFFW[3]0x020Reserved for Nordic firmware designNRFFW[4]0x024Reserved for Nordic firmware designNRFFW[5]0x028Reserved for Nordic firmware designNRFFW[6]0x02CReserved for Nordic firmware designNRFFW[7]0x030Reserved for Nordic firmware designNRFFW[8]0x034Reserved for Nordic firmware designNRFFW[9]0x038Reserved for Nordic firmware designNRFFW[10]0x03CReserved for Nordic firmware designNRFFW[11]0x040Reserved for Nordic firmware designNRFFW[12]0x044Reserved for Nordic firmware designNRFFW[13]0x048Reserved for Nordic firmware designNRFFW[14]0x04CReserved for Nordic firmware designNRFHW[1]0x050Reserved for Nordic firmware designNRFHW[1]0x054Reserved for Nordic hardware designNRFHW[2]0x058Reserved for Nordic hardware design	
NRFFW[3]0x020Reserved for Nordic firmware designNRFFW[4]0x024Reserved for Nordic firmware designNRFFW[5]0x028Reserved for Nordic firmware designNRFFW[6]0x02CReserved for Nordic firmware designNRFFW[7]0x030Reserved for Nordic firmware designNRFFW[8]0x034Reserved for Nordic firmware designNRFFW[9]0x038Reserved for Nordic firmware designNRFFW[10]0x03CReserved for Nordic firmware designNRFFW[11]0x040Reserved for Nordic firmware designNRFFW[12]0x044Reserved for Nordic firmware designNRFFW[13]0x048Reserved for Nordic firmware designNRFFW[14]0x04CReserved for Nordic firmware designNRFHW[1]0x050Reserved for Nordic firmware designNRFHW[1]0x054Reserved for Nordic hardware designNRFHW[1]0x054Reserved for Nordic hardware designNRFHW[2]0x058Reserved for Nordic hardware design	
NRFFW[4] 0x024 Reserved for Nordic firmware design NRFFW[5] 0x028 Reserved for Nordic firmware design NRFFW[6] 0x02C Reserved for Nordic firmware design NRFFW[7] 0x030 Reserved for Nordic firmware design NRFFW[8] 0x034 Reserved for Nordic firmware design NRFFW[9] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[5] 0x028 Reserved for Nordic firmware design NRFFW[6] 0x02C Reserved for Nordic firmware design NRFFW[7] 0x030 Reserved for Nordic firmware design NRFFW[8] 0x034 Reserved for Nordic firmware design NRFFW[9] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[6] 0x02C Reserved for Nordic firmware design NRFFW[7] 0x030 Reserved for Nordic firmware design NRFFW[8] 0x034 Reserved for Nordic firmware design NRFFW[9] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[7] 0x030 Reserved for Nordic firmware design NRFFW[8] 0x034 Reserved for Nordic firmware design NRFFW[9] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[8] 0x034 Reserved for Nordic firmware design NRFFW[9] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[0] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[12] 0x044 Reserved for Nordic firmware design NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[13] 0x048 Reserved for Nordic firmware design NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFFW[14] 0x04C Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design	
NRFHW[2] 0x058 Reserved for Nordic hardware design	
NPEHIN[2] OVDEC Posserved for Nordis hardware design	
When we will be the served for Nordic Hardware design	
NRFHW[4] 0x060 Reserved for Nordic hardware design	
NRFHW[5] 0x064 Reserved for Nordic hardware design	
NRFHW[6] 0x068 Reserved for Nordic hardware design	
NRFHW[7] 0x06C Reserved for Nordic hardware design	
NRFHW[8] 0x070 Reserved for Nordic hardware design	
NRFHW[9] 0x074 Reserved for Nordic hardware design	
NRFHW[10] 0x078 Reserved for Nordic hardware design	
NRFHW[11] 0x07C Reserved for Nordic hardware design	
CUSTOMER[0] 0x080 Reserved for customer	



Register	Offset	Description
CUSTOMER[1]	0x084	Reserved for customer
CUSTOMER[2]	0x088	Reserved for customer
CUSTOMER[3]	0x08C	Reserved for customer
CUSTOMER[4]	0x090	Reserved for customer
CUSTOMER[5]	0x094	Reserved for customer
CUSTOMER[6]	0x098	Reserved for customer
CUSTOMER[7]	0x09C	Reserved for customer
CUSTOMER[8]	0x0A0	Reserved for customer
CUSTOMER[9]	0x0A4	Reserved for customer
CUSTOMER[10]	0x0A8	Reserved for customer
CUSTOMER[11]	0x0AC	Reserved for customer
CUSTOMER[12]	0x0B0	Reserved for customer
CUSTOMER[13]	0x0B4	Reserved for customer
CUSTOMER[14]	0x0B8	Reserved for customer
CUSTOMER[15]	0x0BC	Reserved for customer
CUSTOMER[16]	0x0C0	Reserved for customer
CUSTOMER[17]	0x0C4	Reserved for customer
CUSTOMER[18]	0x0C8	Reserved for customer
CUSTOMER[19]	0x0CC	Reserved for customer
CUSTOMER[20]	0x0D0	Reserved for customer
CUSTOMER[21]	0x0D4	Reserved for customer
CUSTOMER[22]	0x0D8	Reserved for customer
CUSTOMER[23]	0x0DC	Reserved for customer
CUSTOMER[24]	0x0E0	Reserved for customer
CUSTOMER[25]	0x0E4	Reserved for customer
CUSTOMER[26]	0x0E8	Reserved for customer
CUSTOMER[27]	0x0EC	Reserved for customer
CUSTOMER[28]	0x0F0	Reserved for customer
CUSTOMER[29]	0x0F4	Reserved for customer
CUSTOMER[30]	0x0F8	Reserved for customer
CUSTOMER[31]	0x0FC	Reserved for customer

8.3 Register Details

Table 32: CLENR0

Bit numb	er		31	1 30	29	28	8 27	7 2	6 2	5 2	24 2	23 :	22	21	20	19	18	3 17	7 1	5 1	5 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id			Α	Α	Α	Α	Α	Α	Α		۱ ۸	١,	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Reset			1	1	1	1	1	1	1	1	. 1	L :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ld RW	Field	Value Id	Va	alue	•							Des	cri	pti	on																				
A RW	CLENRO										,	Ler of (CC wr	ngtl "Co DDE itte	h o de P <i>P</i> n i	f co pa GE f co	ige SIZ	re siz E *	gio e" k f (C	n 0 oyte OC OxF	in I es C ESI FFF	OD ZE - FFF	EP <i>F</i> 1) F. V	GE:	SIZI nis e a	ue n E. N regi: fter s 0.	(ma	ax v r caı	alu n or	e) is nly	s be					

Table 33: RBPCONF

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 B B B B B B B B A A A A A A A
Reset		1111111111111111111111111111111111
Id RW Field	Value Id	Value Description
A RW PRO	Disabled Enabled	Protect region 0. Enable or disable read-back protection of code region 0. Will be ignored if pre-programmed factory Code is present on the chip. 0xFF Disable 0x00 Enable
B RW PALL	Disabled	Protect all. Enable or disable read-back protection of all code in device. OxFF Disable
	Enabled	0x00 Enable

Table 34: XTALFREQ

Bit	numbe	er		31	30	29	28	27	26	25	24	23	22 :	21	20	19	18	17	16	15	14	13	12	2 1:	1 10	9	8	7	6	5	4	3	2	1 0
Id																												Α	Α	Α	Α	A A	۱ ۸	A A
Res	et			1	1	1	1	1	1	1	1	1	1 :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	l 1
Id	RW	Field	Value Id	Va	lue							Des	scrip	otic	on																			
Α	RW	XTALFREQ										Re	set	val	ue 1	for	XΤ	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A A A A A 1 1 1 1 1 1 1 1 1 1 1																
			16MHz	0x	F							16	MH	lz c	rys	tal	is u	sec	t															
			32MHz	0x	00							32	MH	lz c	rys	tal	is u	sec	t															



Table 35: FWID

Bit number		31 30 29	28 2	7 26	25 2	4 23	3 22	21 2	0 19	9 18	17	16 15	5 14	13	12 1	1 10	9	8	7	6	5 4	3	2	1 0
Id												Α	Α	Α	A A	Α	Α	Α	Α	A A	۱ A	Α	Α /	А А
Reset		1 1 1	1 1	. 1	1 1	. 1	1	1 1	. 1	1	1 :	1 1	1	1	1 1	1	1	1	1	1 1	1	1	1 :	1 1
Id RW Field	Value Id	Value				D	escri	ptio	n															
A RW FWID						F	irmv	/are	ID															

Table 36: BOOTLOADERADDR

Bit	numbe	er		31	1 30	29	28	3 27	7 26	5 25	24	1 23	22	21	20	19	18	17	16 :	15 1	L4 1	3 1	2 11	L 10	9	8	7	6	5	4	3 2	1	. 0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A A	4 4	A A	Α	Α	Α	Α	Α	Α.	Α.	A A	4 A	Α	Α
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 1	L 1	. 1	1	1	1	1	1	1	1	1 :	L 1	1	1
Id	RW	Field	Value Id	Va	alue	•						De	scr	ipti	on																		
Α	RW	BOOTLOADERADDR										В	oot	load	der	ado	Ires	s															

Table 37: NRFFW[n]

Bit	numbe	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	L 0
Id				A .	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A <i>A</i>	A A	Α
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	1
Id	RW	Field	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 A A A A A A A A A A A A A A A A A A																															
Α	RW	NRFFW										Re	esei	vec	d fo	r N	ord	ic fi	irm	wai	re c	lesi	gn											

Table 38: NRFHW[n]

Bit ı	numb	er		31 30	29	28	3 27	2 6	25	24	23	22 2	21 2	20 19	9 18	3 17	16	15	14 :	L3 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id				А А	Α	Α	Α	Α	Α	Α	Α	A	۹ ۱	ΑА	Α	Α	Α	Α	A	4 4	۱ A	Α	Α	Α	Α	Α	Α.	A /	Α	Α	Α
Res	et			1 1	1	1	1	1	1	1	1	1 1	L :	1 1	1	1	1	1	1 :	L 1	1	1	1	1	1	1	1	1 1	1	1	1
Id	RW	Field	Value Id	Value	9						Des	scrip	tio	n																	
Α	RW	NRFHW									Re	serv	ed	for N	Vor	dic h	ard	war	e d	esig	n										

Table 39: CUSTOMER[n]

Bit	numbe	er		31 30 29 28 2	27 26 25	24 23	22 21	20 1	9 18	17 1	6 15	14	13 12	2 11	10	9	8	7 6	5	4	3	2	1 0
Id				AAAAA	ААА	АА	А А	A A	Α	A A	Α	Α.	А А	Α	Α .	A	A A	Α	Α	Α	Α	A	А А
Res	et			1 1 1 1 1	1 1 1	1 1	1 1	1 1	1	1 1	1	1	1 1	1	1	1 :	1 1	1	1	1	1	1 :	1 1
Id	RW	Field	Value Id	Value		De	scripti	on															
Α	RW	CUSTOMER				Re	serve	for	custo	mer													



9 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) can protect the entire memory against readback and also protect parts of the memory area from accidental access by the CPU.




Figure 4: Block diagram

9.1 Functional description

Protect all (PALL) is configured by writing '0' to UICR.RBPCONF.PALL. When protect all is enabled, the debugger (SWD) will no longer have access to code region 0, code region 1, RAM or any peripherals except for the following:

- The NVMC peripheral.
- The RESET register in the POWER peripheral.
- The DISABLEINDEBUG register in the MPU peripheral.

Code memory, RAM, and peripherals can be divided into two regions: region 0 and region 1. Code memory regions are configured in the CLENR0 register in the User Information Configuration Register (UICR), see the *memory isolation* and *peripheral runtime protection* sections in the appendix. When memory protection is enabled, these regions will be used by the Memory Protection Unit to enforce runtime protection and readback protection of resources classified as region 0.

Independent of protection settings, code region R0 (CR0) will always have full access to the system. The NVMC.ERASEPCR0 register, which is used to erase content from code region 0, can only be accessed from a program in code region 0.

Only the CPU can do fetches from code memory, and these will always be granted.

Except when generated by the SWD interface, accesses that are not granted by the MPU will result in a hardfault.

Readback protection of code region 0 is enabled by writing '0' to UICR.RBPCONF.PR0. When enabled, only code running from code region 0 will be able to access the code in code region 0. Accesses generated by code running from code region 1 or from RAM, as well as accesses generated by the debugger (SWD), will not be granted when code region 0 is protected.

Independent of readback protection configuration of code region 0 the vector table, which is located between addresses 0x00000000 and 0x00000080, will not be protected by UICR.RBPCONF.PR0.

The main role for the two region memory protection system is to allow run time protection for SoftDevices installed on the IC.

9.1.1 Inputs

The MPU has three classes of inputs. These are:

- Configuration
 - Readback protection configuration from UICR and FICR.



- Information about requester
 - Source of memory access request (SWD or CPU program).
 - If the request source is a CPU program; region from which the program is running (region 0 or region 1).
 - Types of access request (read or write).
- Target information
 - Memory category requested access to (code, RAM, or PER).
 - Memory region requested access to (region 0 or region 1).

9.1.2 Output

The MPU outputs the level of memory access that shall be given to a memory access request. The access levels the MPU can give are as follows:

- Full access (FA)
 - Full read write access to the requested memory.
- Limited access (LA)
 - Full read access.
 - No write access. Write will generate hard fault exception.
- No access 0 (NA0)
 - · No read or write access.
 - · Read will return 0.
 - · Write will have no effect.
- No access 1 (NA1)
 - · No read or write access.
 - Read or write will generate hard fault exception.

9.1.3 Output decision table

The output MPU access level based on the MPU inputs is given in the table below.

The given access level is dependent on settings in the Information Configuration Registers (ICRs). See the *UICR* and *FICR* chapters for more details.

Table 40: MPU output decision table based on the MPU inputs and the ICR configuration

			Request tar	get				
Request source	UICR.RBPCONF.PALL (Readback protect entire memory)	UICR.RBPCONF.PRO or code FICR.PPFC (Readback protect code region 0)	Code R0	Code R1	RAM RO	RAM R1	PER RO	PER R1
SWD	0xFF	0xFF	FA	FA	FA	FA	FA	FA
	0xFF	0x00	NA0	FA	FA	FA	FA	FA
	0x00	X	NA0	NA0	NA0	NA0	NA0	NA0
Code R0	Χ	X	FA	FA	FA	FA	FA	FA
Code R1	X	0xFF	LA	FA	LA	FA	LA	FA
	X	0x00	NA1	FA	LA	FA	LA	FA
RAM RO/R1	0xFF	0xFF	FA	FA	FA	FA	FA	FA
	0xFF	0x00	NA1	FA	FA	FA	FA	FA
	0x00	X	NA1	NA1	FA	FA	FA	FA

Key:

X: Don't care

LA: limited access
NA0: no access 0
NA1: no access 1
FA: full access



9.1.4 Exceptions from table

There are some exceptions from *Table 40: MPU output decision table based on the MPU inputs and the ICR configuration* on page 29. These exceptions are:

- The NVMC.ERASEALL and NVMC.ERASEUICR registers have conditional write access depending on the readback protection settings in the Information Configuration registers. These exceptions are described in the NVMC chapter.
- The NVMC.ERASEPCR0 register can only be accessed from a program in code region 0.
- The UICR.CLENR0 and the FICR. CLENR0 registers can only be modified when the register value equals the default value (0xFF). This is to avoid that the memory region limits are modified to bypass readback protection.

9.1.5 NVM protection blocks

The protection mechanism for NVM can be used to prevent erroneous application code from erasing or writing to protected blocks. Non-volatile memory can be protected from erases/writes depending on settings in the PROTENSET registers. One bit in a PROTENSET register represents one protected block. There are two PROTENSET registers of 32 bits which means there are 64 protectable blocks in total.

Note: If an erase or write to a protected block is detected, the CPU will hard fault. If an ERASEALL operation is attempted from the CPU while any block is protected it will be blocked and the CPU will hard fault.

On reset, all the protection bits are cleared. To ensure safe operation, the first task after reset must be to set the protection bits. The only way of clearing protection bits is by resetting the device from any reset source.

The protection mechanism is turned off when in debug mode (a debugger is connected) and the DISABLEINDEBUG register is set to disable.




Figure 5: Protected regions of program memory



9.2 Register Overview

Table 41: Instances

Base address	Peripheral	Instance	Description
0x40000000	MPU	MPU	Memory Protection Unit

Table 42: Register Overview

Register	Offset	Description
Registers		
PERRO .	0x528	Definition of peripherals in memory region 0
RLENRO	0x52C	Length of RAM region 0
PROTENSETO	0x600	Protection bit enable set register
PROTENSET1	0x604	Protection bit enable set register
DISABLEINDEBUG	0x608	Disable protection mechanism in debug mode
PROTBLOCKSIZE	0x60C	Protection block size

9.3 Register Details

Table 43: PERR0

	numb	er			25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				UT	S R Q P O N M L K J I H G F E D C B A
Res					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
Α	RW	POWER_CLOCK			Classify POWER and CLOCK, and all other peripherals with ID=0,
					as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
В	RW	RADIO			Classify RADIO as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
С	RW	UARTO			Classify UARTO as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
D	RW	SPI0_TWI0			Classify SPIO and TWIO as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
E	RW	SPI1_TWI1			Classify SPI1 and TWI1 as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
F	RW	GPIOTE			Classify GPIOTE as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
G	RW	ADC	•		Classify ADC as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Н	RW	TIMER0	-0 -		Classify TIMERO as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
T	RW	TIMER1		-	Classify TIMER1 as region 0 or region 1 peripheral
•			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
J	R\M	TIMER2	IIIICGIOIII	0	Classify TIMER2 as region 0 or region 1 peripheral
,	11.00	THVILINZ	InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
K	D\A/	RTC0	IIIIVERIOIII	0	Classify RTCO as region 0 or region 1 peripheral
K	11.00	NTCO	InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
	D\A/	TEMP	IIIKegioni	U	
L	KVV	TEMP	la Da ai a a O	1	Classify TEMP as region 0 or region 1 peripheral
			InRegion0	1 0	Peripheral configured in region 0
	DIA	DNIC	InRegion1	Ü	Peripheral configured in region 1
M	RW	RNG			Classify RNG as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
N	RW	ECB			Classify ECB as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
0	RW	CCM_AAR			Classify CCM and ECB as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Р	RW	WDT			Classify WDT as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Q	RW	RTC1			Classify RTC1 as region 0 or region 1 peripheral
					· · · · · · · · · · · · · · · · · · ·



Bit r	numb	er		31 U		29 2	28 2	7 26	25	24	23 2	2 21	20		18 R			15 O	14 N	13 1 M l	2 1 . K	1 10 J	9 I	8 H	7 G	6 F	5	4 3 E D	2 C	1 B	0 A
Res	et			0	0 (0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0 (0 0	0	0	0
Id	RW	Field	Value Id	Val	ue						Desc	ript	ion																		
			InRegion0	1							Peri	iphe	ral (cont	figu	red	in r	egi	on ()											
			InRegion1	0							Peri	iphe	ral (conf	figu	red	in r	egi	on :	1											
R	RW	QDEC									Clas	sify	QD	EC a	as re	egic	n 0	or	regi	on :	L pe	riph	eral								
			InRegion0	1							Peri	iphe	ral (conf	figu	red	in r	egi	on ()											
			InRegion1	0							Peri	iphe	ral (conf	figu	red	in r	egi	on :	1											
S	RW	LPCOMP									Clas	sify	LPC	CON	1P a	s re	gio	n 0	or r	egio	n 1	peri	phe	eral							
			InRegion0	1							Peri	iphe	ral (conf	figu	red	in r	egi	on ()											
			InRegion1	0							Peri	iphe	ral (conf	figu	red	in r	egi	on :	1											
Т	RW	NVMC									Clas	sify	NV	MC	as r	egi	on (or (reg	ion	1 pe	eriph	era	ıl							
			InRegion0	1							Peri	iphe	ral (conf	figu	red	in r	egi	on ()											
			InRegion1	0							Peri	iphe	ral (conf	figu	red	in r	egi	on :	1											
U	RW	PPI									Clas	sify	PPI	as ı	regi	on (or C	reg	gior	1 p	erip	hera	ıl								
			InRegion0	1							Peri	iphe	ral (conf	figu	red	in r	egi	on ()											
			InRegion1	0							Peri	iphe	ral (conf	figu	red	in r	egi	on :	1											

Table 44: RLENR0

Bit ı	numb	er		31 3	30 2	29 2	8 2	27 2	6 2	25 2	24 2	23 2	22 2	1 2	0 19	9 1	8 17	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	L 0
Id				A	۱ ۸	۱ A		A A		۱ 4	A A	١,	A A		۱ A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	4 A	Α	Α .
Res	et) () (0	0	0	0	0	0) (0 0	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	√alu	ıe						0)es	crip	tio	n																		
Α	RW	RLENR0										Thi	s re	gist	er s	pec	ifie	s th	e si	ze c	f R	MΑ	reg	ion	0								

This register specifies the size of RAM region 0 Given a base address for the RAM called RAMBA, RAM addresses < RAMBA + RLENRO are classified as region 0 RAM and RAM addresses >= RAMBA + RLENRO are classified as region 1 RAM. The address (RAMBA + RLENRO) has to be word-aligned. RAMBA and the total available RAM is defined in the product specification of the chip you are using.

Table 45: PROTENSET0

d Rese d		Field		AF AE AC AC AB AA	Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
d \	RW				
				0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	RW		Value Id	Value	Description
;		PROTREG0			Write '1': Protection enable bit for region 0. Write '0': no effect.
			Disabled	0	Read: protection disabled
i			Enabled	1	Read: protection enabled
}			Set	1	Write: enables protection
	RW	PROTREG1			Write '1': Protection enable bit for region 1. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
:	RW	PROTREG2			Write '1': Protection enable bit for region 2. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
)	RW	PROTREG3			Write '1': Protection enable bit for region 3. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG4	500	-	Write '1': Protection enable bit for region 4. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW/	PROTREG5	300	-	Write '1': Protection enable bit for region 5. Write '0': no effect.
		THOTHEGS	Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
à	D\A/	PROTREG6	Jet	1	Write '1': Protection enable bit for region 6. Write '0': no effect.
•	11.00	THOTHEGO	Disabled	0	Read: protection disabled
			Enabled	1	Read: protection disabled
			Set	1	Write: enables protection
1	D\A/	PROTREG7	Jei	<u> </u>	Write '1': Protection enable bit for region 7. Write '0': no effect.
١.,	11.00	FROTREGY	Disabled	0	Read: protection disabled
			Enabled	1	Read: protection disabled
			Set	1	Write: enables protection
	D\A/	PROTREG8	set	1	Write '1': Protection enable bit for region 8. Write '0': no effect.
	IV V V	PROTREGO	Disabled	0	Read: protection disabled
			Enabled	1	Read: protection disabled
					•
	D\A/	PROTREG9	Set	1	Write: enables protection Write '1': Protection enable bit for region 9. Write '0': no effect.
	KVV	PROTREGS	Disabled	0	· · · · · · · · · · · · · · · · · · ·
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
	DIA	DD OTD CAA	Set	1	Write: enables protection
	кW	PROTREG10			Write '1': Protection enable bit for region 10. Write '0': no effect.



AA RW PROTREG26

ld	umbe		ack value of protection bit {i}.	AF AE AC AC AB AA Z Y	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (X W V U T S R Q P O N M L K J I H G F E D C B A
Rese					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW	Field	Value Id Disabled	Value 0	Description Read: protection disabled
			Enabled	1	Read: protection disabled
			Set	1	Write: enables protection
	RW	PROTREG11			Write '1': Protection enable bit for region 11. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled Set	1	Read: protection enabled Write: enables protection
/	RW	PROTREG12	301	-	Write '1': Protection enable bit for region 12. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
	RW	PROTREG13	Set	1	Write: enables protection Write '1': Protection enable bit for region 13. Write '0': no
		TROTREGES			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
	DVA	DDOTDEC14	Set	1	Write: enables protection
)	RW	PROTREG14			Write '1': Protection enable bit for region 14. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG15			Write '1': Protection enable bit for region 15. Write '0': no
			Disabled	0	effect.
			Disabled Enabled	1	Read: protection disabled Read: protection enabled
			Set	1	Write: enables protection
Į	RW	PROTREG16			Write '1': Protection enable bit for region 16. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
	R\M/	PROTREG17	Set	1	Write: enables protection Write '1': Protection enable bit for region 17. Write '0': no
	11.00	TROTREGET			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG18			Write '1': Protection enable bit for region 18. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG19			Write '1': Protection enable bit for region 19. Write '0': no
			Disabled	0	effect.
			Enabled	1	Read: protection disabled Read: protection enabled
			Set	1	Write: enables protection
ı	RW	PROTREG20			Write '1': Protection enable bit for region 20. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled Set	1	Read: protection enabled Write: enables protection
	RW	PROTREG21	361	•	Write '1': Protection enable bit for region 21. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
,	DIA	PROTREG22	Set	1	Write: enables protection Write '1': Protection enable bit for region 22. Write '0': no
′	KVV	PROTREGZZ			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG23			Write '1': Protection enable bit for region 23. Write '0': no
			Disabled	0	effect. Read: protection disabled
			Enabled	1	Read: protection disabled Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG24			Write '1': Protection enable bit for region 24. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
	R\M/	PROTREG25	Set	1	Write: enables protection Write '1': Protection enable bit for region 25. Write '0': no
	11.00	TROTILEG25			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
		DDOTDESSE	Set	1	Write: enables protection
۸	D\A/	DDOTDEG26			



Note: Read: Read back value of protection bit {i}. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Id Reset ld RW Field Description Value Id Value Write '1': Protection enable bit for region 26. Write '0': no effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Set 1 Write: enables protection AB RW PROTREG27 Write '1': Protection enable bit for region 27. Write '0': no effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled Write: enables protection
Write '1': Protection enable bit for region 28. Write '0': no Set AC RW PROTREG28 effect. 0 Read: protection disabled Disabled Enabled 1 Read: protection enabled Set Write: enables protection 1 AD RW PROTREG29 Write '1': Protection enable bit for region 29. Write '0': no effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled Write: enables protection
Write '1': Protection enable bit for region 30. Write '0': no Set AE RW PROTREG30 effect. Disabled 0 Read: protection disabled Read: protection enabled Enabled 1 Set 1 Write: enables protection AF RW PROTREG31 Write '1': Protection enable bit for region 31. Write '0': no effect. Read: protection disabled 0 Disabled

Read: protection enabled

Write: enables protection

Table 46: PROTENSET1

Enabled

Set

1

		Note: Read: Read back v	alue of protection bit {i}.																							
-	numb	er					23 22 2														6		-		1	0
Id							X W														G F			_		A
Res		e:-Id	Value Id		0 0 0	, 0	0 0 (U	U	U	U	0 (υι	, 0	U	U	0 (י	υι	U	U	U	U	U
Id		Field	value id	Value			Descrip			4.7			1 - 1	:. c			- 22			101.						
Α	RW	PROTREG32					Write effect.		Prote	ectio	on e	nac	ne t)IC T	or r	egio	N 32	V\	rite	0:	no					
			Disabled	0			Read:																			
			Enabled	1			Read:																			
_			Set	1			Write:			•																
В	RW	PROTREG33					Write effect.		Prote	ecti	on e	nat	le t	oit f	or r	egio	n 33	8. W	/rite	'0':	no					
			Disabled	0			Read:	prot	tectio	on c	lisat	oled														
			Enabled	1			Read:																			
			Set	1			Write:																			
С	RW	PROTREG34					Write effect.		Prote	ecti	on e	nab	le b	oit f	or r	egio	n 34	l. W	/rite	'0':	no					
			Disabled	0			Read:	prot	tectio	on c	lisat	oled														
			Enabled	1			Read:	prot	tectio	on e	enab	led														
			Set	1			Write:	ena	bles	pro	otect	tion														
D	RW	PROTREG35					Write effect.		Prote	ecti	on e	nab	le b	oit f	or r	egio	n 35	5. W	/rite	'0':	no					
			Disabled	0			Read:																			
			Enabled	1			Read:																			
			Set	1			Write:																			
E	RW	PROTREG36					Write effect.		Prote	ecti	on e	nab	le k	oit f	or r	egio	n 36	5. W	/rite	'0':	no					
			Disabled	0			Read:	prot	tectio	on c	lisat	oled														
			Enabled	1			Read:	prot	tectio	on e	enab	led														
			Set	1			Write:																			
F	RW	PROTREG37					Write effect.		Prote	ecti	on e	nab	le b	oit f	or r	egio	n 37	'. W	/rite	'0':	no					
			Disabled	0			Read:	prot	tectio	on c	lisat	oled														
			Enabled	1			Read:																			
			Set	1			Write:																			
G	RW	PROTREG38					Write		Prote	ecti	on e	nab	ole b	oit f	or r	egio	n 38	3. W	/rite	'0':	no					
							effect.																			
			Disabled	0			Read:																			
			Enabled	1			Read:																			
	DV	DDOTDEC20	Set	1			Write:												,	IOI						
Н	RW	PROTREG39					Write effect.							oit f	or r	egio	n 39). W	rite	U:	no					
			Disabled	0			Read:																			
			Enabled	1			Read:																			
			Set	1			Write:	ena	bles	pro	otect	tion														



Note: Read: Read back value of protection bit {i}. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Id Reset RW Field Id Value Id Value Description **RW PROTREG40** Write '1': Protection enable bit for region 40. Write '0': no effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Set 1 Write: enables protection Write '1': Protection enable bit for region 41. Write '0': no RW PROTREG41 effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled Set Write: enables protection RW PROTREG42 Write '1': Protection enable bit for region 42. Write '0': no effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Write: enables protection Set 1 Write '1': Protection enable bit for region 43. Write '0': no RW PROTREG43 effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled Write: enables protection
Write '1': Protection enable bit for region 44. Write '0': no Set RW PROTREG44 effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection 1 RW PROTREG45 Write '1': Protection enable bit for region 45. Write '0': no effect. 0 Read: protection disabled Disabled Read: protection enabled Enabled 1 Set Write: enables protection Write '1': Protection enable bit for region 46. Write '0': no RW PROTREG46 0 effect. 0 Disabled Read: protection disabled Enabled 1 Read: protection enabled Set Write: enables protection 1 RW PROTREG47 Write '1': Protection enable bit for region 47. Write '0': no effect. 0 Disabled Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection Write '1': Protection enable bit for region 48. Write '0': no **RW PROTREG48** Q effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Write: enables protection Set 1 RW PROTREG49 Write '1': Protection enable bit for region 49. Write '0': no effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled Write: enables protection Set Write '1': Protection enable bit for region 50. Write '0': no RW PROTREG50 effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Write: enables protection Set RW PROTREG51 Write '1': Protection enable bit for region 51. Write '0': no effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled Set Write: enables protection RW PROTREG52 Write '1': Protection enable bit for region 52. Write '0': no U effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set 1 Write: enables protection RW PROTREG53 Write '1': Protection enable bit for region 53. Write '0': no effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Write: enables protection RW PROTREG54 Write '1': Protection enable bit for region 54. Write '0': no effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection RW PROTREG55 Write '1': Protection enable bit for region 55. Write '0': no effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled



Bit r	umbe	er		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ld				AF AE AC AC AB AA Z	Y X W V U T S R Q P O N M L K J I H G F E D C B /
Rese	et			0 0 0 0 0 0 0	000000000000000000000000000000000000000
d	RW	Field	Value Id	Value	Description
			Set	1	Write: enables protection
1	RW	PROTREG56			Write '1': Protection enable bit for region 56. Write '0': no
			81.11.1		effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
_			Set	1	Write: enables protection
Z	RW	PROTREG57			Write '1': Protection enable bit for region 57. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
AA	RW	PROTREG58			Write '1': Protection enable bit for region 58. Write '0': no
			81.11.1		effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
AB	RW	PROTREG59			Write '1': Protection enable bit for region 59. Write '0': no
			81.11.1		effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
AC	RW	PROTREG60			Write '1': Protection enable bit for region 60. Write '0': no
			81.11.1		effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
	D) 4 /	DDOTDECC4	Set	1	Write: enables protection
ΑD	KW	PROTREG61			Write '1': Protection enable bit for region 61. Write '0': no
			Disabled	0	effect.
			Disabled	0 1	Read: protection disabled
			Enabled Set	1	Read: protection enabled
۸.	D\A/	DDOTDECGS	set	1	Write: enables protection
AE	KVV	PROTREG62			Write '1': Protection enable bit for region 62. Write '0': no effect.
			Disabled	0	
			Disabled Enabled	0 1	Read: protection disabled
			Set	1	Read: protection enabled
٨٢	D\A/	DDOTDECGS	set	1	Write: enables protection
AF	KW	PROTREG63			Write '1': Protection enable bit for region 63. Write '0': no effect.
			Disabled	0	
			Disabled Enabled	0 1	Read: protection disabled Read: protection enabled
			Set	1	Write: enables protection

Table 47: DISABLEINDEBUG

Bit number			31	1 30	29	2	8 2	7 2	26	25	24	23	22	21	20	19	9 18	8 1	7 1	5 1	5 1	4 13	3 1	2 1:	1 10	9	8	7	6	5	4	3	2	1	0	
ld																																				Α
Res	et			0	0	0	0	0	() (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Id	RW	Field	Value Id	Value						Description																										
A	RW	DISABLEINDEBUG	Disabled Enabled	1 0									de	bug ech sab	g m ani le i	od sm n d	e. T if t eb	This the ug	s re		er	will	onl	y d	isal	ole t	reg the									

Table 48: PROTBLOCKSIZE

Bit	numb	er		31 30 29 28 2	27 26	25 24	1 23 2	2 21	20 1	9 18	17 1	6 15	14 13	12	11 1	09	8	7	6	5	4 3	2	1	0
Id																							Α	Α
Res	et			00000	0 0	0 0	0 0	0	0 0	0 (0 0	0	0 0	0	0 0	0	0	0	0	0 (0	0	0	0
Id	RW	Field	Value Id	Value			Desc	ripti	on															
Α	RW	PROTBLOCKSIZE		Protection block size																				
			4k	0 4 kByte protection block size																				



10 Peripheral interface




Figure 6: Tasks, events, shortcuts, and interrupts

10.1 Functional description

All peripherals can be accessed through the standard ARM® Cortex Advanced Peripheral Bus (APB) or AMBA High-performance Bus (AHB) registers as well as through task, event, and interrupt registers.

10.1.1 Peripheral ID

Every peripheral is assigned a fixed block of 0x1000 bytes, which is equal to 1024 x 32 bit registers. This pattern is applied to all peripherals located on the APB bus and on the AHB bus. See *Instantiation* on page 17 for more information about which peripherals are available and where they are located in the address map.

For peripherals on the APB bus there is a direct relationship between its ID and its base address. A peripheral with base address 0x40000000 is therefore assigned ID=0, and a peripheral with base address 0x40001000 is assigned ID=1. The peripheral with base address 0x4001F000 is assigned ID=31.

Peripherals may share the same ID, which may impose one or more of the following limitations:

- Peripherals do not share any registers or common resources, but the total number of registers available for each peripheral is reduced compared to a peripheral that has a dedicated ID.
- Peripherals share some registers or other common resources.
- Only one of the peripherals can be used at a time.
- Both peripherals are optional in the series, and only one of them is instantiated in any given chip.
- Switching from one peripheral to another must follow a specific pattern (disable the first, then enable the second peripheral).



10.1.2 Bit set and clear

Registers with multiple single-bit bit-fields may implement the "set and clear" pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register.

This pattern is implemented using three consecutive addresses in the register map where the main register is followed by a dedicated SET and CLR register in that order.

The SET register is used to set individual bits in the main register while the CLR register is used to clear individual bits in the main register. Writing a '1' to a bit in the SET or CLR register will set or clear the same bit in the main register respectively. Writing a '0' to a bit in the SET or CLR register has no effect. Reading the SET or CLR registers returns the value of the main register.

Note: The main register may not be visible and hence not directly accessible in all cases.

10.1.3 Tasks

Tasks are used to trigger actions in a peripheral, for example, to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes a '1' to the task register or when the peripheral itself, or another peripheral, toggles the corresponding task signal. Figure 6: Tasks, events, shortcuts, and interrupts on page 37

10.1.4 Events

Events are used to notify peripherals and the CPU about events that have happened, for example, a state change in a peripheral. A peripheral may generate multiple events with each event having a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, whereupon the event register is updated to reflect that the event has been generated. See *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37. An event register is only cleared when firmware writes a '0' to it.

Events can be generated by the peripheral even when the event register is set to '1'.

10.1.5 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, its associated task is automatically triggered when its associated event is generated.

Using a shortcut is the equivalent to making the same connection outside the peripheral and through the PPI. However, the propagation delay through the shortcut is usually shorter than the propagation delay through the PPI.

Shortcuts are predefined, which means their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a maximum of 32 shortcuts for each peripheral.

10.1.6 Interrupts

An interrupt is an exception that is generated by an event and can interrupt the program flow of the CPU. All peripherals on the APB bus support interrupts. A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID, for example, the peripheral with ID=4 is connected to interrupt number 4 in the Nested Vector Interrupt Controller (NVIC).

Using the INTEN, INTENSET and INTENCLR registers, you can configure every event in a peripheral to generate that peripheral's interrupt. You can enable multiple events to generate interrupts simultaneously. To resolve the correct interrupt's source, firmware can query the event registers found in the event group in the peripherals register map.

Some peripherals implement only INTENSET and INTENCLR, the INTEN register is not available on those peripherals. Refer to the individual chapters for details. In all cases, however, reading back the INTENSET or INTENCLR register returns the same information as in INTEN.



Each event implemented in the peripheral is associated with a specific bit position in the INTEN, INTENSET and INTENCLR registers. The correct bit position can be derived from the event's address. The event on address 0x100 is associated with bit 0 in the INTEN register, the event at address 0x104 is associated with bit 1, and so on. The event at address 0x17C is identified with bit 31 in the INTEN register. This pattern effectively limits the maximum number of events in a peripheral to 32.

The relationship between tasks, events, shortcuts, and interrupts is shown in *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37.



11 Debugger Interface (DIF)




Figure 7: Debugger interface

11.1 Functional description

nRF51 devices support the Serial wire Debug (SWD) interface from ARM. The interface has two lines; SWDCLK and SWDIO. SWDIO and nRESET share the same physical pin. The Debugger Interface (DIF) module is responsible for handling the resource sharing between SWD traffic and reset functionality. The SWDCLK pin has an internal pull down resistor and the SWDIO/nRESET pin has an internal pull up resistor.

11.1.1 Normal mode

The DIF module will be in normal mode after power on reset. In this mode the SWDIO/nRESET pin acts as a normal active low reset pin.

To guarantee that the device remains in normal mode, the SWDCLK line must be held low, that is, '0', at all times. Failing to do so may result in the DIF entering into an unknown state and may lead to undesirable behavior and power consumption.

11.1.2 Debug interface mode

Debug interface mode is initiated by clocking one clock cycle on SWDCLK with SWDIO=1. Due to delays caused by starting up the DAP's power domain, a minimum of 150 clock cycles must be clocked at a speed of minimum 125 kHz on SWDCLK with SWDIO=1 to guarantee that the DAP is able to capture a minimum of 50 clock cycles.

If the device is in System OFF mode, see *Power management (POWER)* on page 42 for more information about System OFF mode, entering into debug interface mode will generate a wakeup.

In debug interface mode, the SWDIO/nRESET pin will be used as SWDIO. The pin reset mechanism will therefore be disabled as long as the device is in debug interface mode.

In debug interface mode, System OFF will be emulated to facilitate debugging of the device while in System OFF. Power numbers will naturally be higher in emulated System OFF compared to normal System OFF. See *Emulated System OFF mode* on page 44 for more information.

11.1.3 Resuming normal mode

Normal mode can always be resumed by performing a "hard-reset" through the SWD interface:

1. Enter debug interface mode.



- **2.** Enable reset through the RESET register in the POWER peripheral.
- 3. Hold the SWDCLK and SWDIO/nRESET line low for a minimum of 100 μs .

You can also generate a "hard-reset" by performing a power on reset, or a brown-out reset.



12 Power management (POWER)

12.1 Functional description

Power management architecture gives you unique flexibility through orthogonal power control of all system blocks on the devices.

12.1.1 Power supply

The following power supply alternatives are supported:

- Internal DC/DC converter setup
- Internal LDO setup
- Low Voltage mode setup

12.1.2 Internal LDO setup

The internal DC/DC converter can be bypassed if it is not going to be used. When the DC/DC converter is bypassed, only the internal LDO is active as illustrated in *Figure 8: LDO regulator only* on page 42. The internal LDO will then generate the system power directly from the supply voltage VDD. It is recommended that the DC/DC converter is disabled in this setup.




Figure 8: LDO regulator only

12.1.3 DC/DC converter setup

Selected devices have a Buck type DC/DC converter that steps down the supply voltage VDD. The resulting voltage is then used by an internal LDO that supplies the radio with power.






Figure 9: DC/DC converter

The DC/DC converter requires an external LC filter and is enabled through the *DCDCEN* register. See the reference circuitry chapter in the product specification for more information about component values.

The DC/DC converter only reduces the power consumption used by the radio, it does not affect the power used by the Flash, System, and Peripheral.

Enabling the DC/DC converter will not turn it on, but set it in a state where it automatically gets turned on when the radio is enabled and goes off again when the radio gets disabled. This is done to avoid wasting power running the DC/DC in between the radio events where current consumption is too low.

DC/DC efficiency

The conversion factor (F_{DCDC}) is the ratio between the power used by the radio and the DC/DC converter when the DC/DC is active ($I_{DD,DCDC}$) and the power used by the radio when the DC/DC is disabled (I_{DD}). As shown in below:

```
I<sub>DD</sub>, DCDC=F<sub>DCDC</sub> * I<sub>DD</sub>
```

The conversion factor (F_{DCDC}) depends on two parameters:

- Supply voltage (VDD).
- Current consumption used by the radio (I_{DD}).

The conversion factor (F_{DCDC}) will decrease with decreasing supply voltage (VDD) if the current drawn through the DC/DC converter (Radio power) is kept constant. The conversion factor (F_{DCDC}) also decreases with decreasing current consumption (I_{DD}), for a given voltage (VDD).

If we look at these two parameters in combination we will find a limit where the DC/DC converter no longer reduces the power consumption (i.e. $F_{DCDC} > 1$).

For data on the DC/DC performance see product specification.

12.1.4 Low voltage mode setup

If you have a stable, low voltage available for the nRF51 device, it is possible to configure the device in low voltage mode as illustrated in *Figure 10: Low voltage mode* on page 44. In this mode the internal LDO is bypassed and the system is powered directly from the supply voltage VDD. See the product specification for more information about which voltage levels are supported in low voltage mode. In low voltage mode, the



DC/DC converter must be disabled. Additional requirements may apply to the accuracy and stability of the supply voltage in low voltage mode. See the product specification for more information.




Figure 10: Low voltage mode

12.1.5 System OFF mode

System OFF is the deepest power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated. The only mechanism that is functional and responsive in this mode is the reset and the wakeup mechanism.

One or more blocks of RAM can be retained in System OFF mode depending on the settings in the RAMON (and RAMONB, if provided) register(s).

RAMON and RAMONB are retained registers, see *Reset behaviour*. Note that these registers are usually overwritten by the startup code provided with the nRF application examples.

The system can be woken up from System OFF mode either from the DETECT signal (when active) generated by the *GPIO* peripheral, by the ANADETECT signal (when active) generated by the *LPCOMP* module, or from a reset. When the system wakes up from OFF mode, a system reset is performed.

Before entering system OFF mode the user must make sure that all on-going EasyDMA transactions have been completed. This is usually accomplished by making sure that the EasyDMA enabled peripheral is not active when entering system OFF. See documentation of these peripherals for more information.

12.1.6 Emulated System OFF mode

If the device is in debug interface mode, System OFF will be emulated to secure that all required resources needed for debugging are available during System OFF, see *DIF* chapter for more information. Required resources needed for debugging include the following key components: DIF, CLOCK, POWER, NVMC, MPU, CPU, CODE, and RAM. Since the CPU is kept on in emulated System OFF mode, it is recommended to add an infinite loop directly after entering System OFF, to prevent the CPU from executing code that normally should not be executed.

12.1.7 System ON mode

System ON mode is a fully operational mode, where the CPU and all peripherals are brought into a state where they are functional.

In System ON mode the CPU can either be active or sleeping. The CPU enters sleep by executing the WFI or WFE instruction found in the CPU's instruction set. In WFI sleep the CPU will wake up as a result of an



interrupt request if the associated interrupt is enabled in the NVIC. In WFE sleep the CPU will wake up as a result of an interrupt request regardless of the associated interrupt being enabled in the NVIC or not.

The system implements mechanisms to automatically switch on and off the appropriate power sources depending on how many peripherals are active, and how much power is needed at any given time. The power requirement of a peripheral is directly related to its activity level. The activity level is usually raised and lowered when specific tasks are triggered or events generated, see individual chapters describing the different peripherals for more information on how to optimize power consumption in System ON mode.

Sub power modes

During CPU sleep, in System ON mode, the system can reside in one of the following two sub power modes:

- Constant latency
- · Low power

In constant latency mode (for more information, see the device specific product specification) the CPU wakeup latency and the PPI task response will be constant and kept at a minimum. This is secured by forcing a set of base resources on while in sleep, see the device specific product specification for more information about which resources are forced on. The advantage of having a constant and predictable latency will be at the cost of having increased power consumption. The constant latency mode is selected by triggering the CONSTLAT task.

In low power mode the automatic power management system, described in *System ON mode* on page 44, will be the most efficient and save the most power. The advantage of having low power will be at the cost of having varying CPU wakeup latency and PPI task response. The low power mode is selected by triggering the LOWPWR task.

When the system enters ON mode, it will, by default, reside in the low power sub-power mode.

12.1.8 Power supply supervisor

The power supply supervisor initializes the system at power-on and provides an early warning of impending power failure. In addition the power supply supervisor puts the system in a reset state if the supply voltage is too low for safe operation (brown-out). The power supply supervisor is illustrated in *Figure 11: Power supply supervisor* on page 45.




Figure 11: Power supply supervisor

12.1.9 Power-fail comparator

The power-fail comparator provides the CPU with an early warning of impending power failure. It will not reset the system, but give the CPU time to prepare for an orderly power-down. It also provides hardware protection of data stored in program memory by preventing write instructions from being executed. More information about this mechanism can be found in the *NVMC* chapter.



The comparator features a hysteresis of V_{HYST} (refer to the Product Specification for the exact value), as illustrated in *Figure 12: Power failure comparator (BOR = Brown-out reset)* on page 46. The threshold V_{POF} is set in the POFCON register.




Figure 12: Power failure comparator (BOR = Brown-out reset)

12.1.10 RAM blocks

Each of the available RAM blocks, which each may contain multiple RAM sections, can power up and down independently in both System ON and System OFF mode. See *Memory* chapter for more information about RAM blocks and sections.

12.1.11 Reset

There are multiple reset sources that may trigger a reset of the system. After a reset the CPU can query the RESETREAS (reset reason register) to find out which source generated the reset.

12.1.12 Power-on reset

The power-on reset generator initializes the system at power-on. The system is held in reset state until the supply has reached the minimum operating voltage, see the device specific product specification for more information.

12.1.13 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted.

Since the debugger interface uses the same pin as the pin reset mechanism, a pin reset will not be available when the device is in debug interface mode unless explicitly enabled in the RESET register.

12.1.14 Wakeup from OFF mode reset

The device is reset when it wakes up from OFF mode.

The DAP is not reset following a wake up from OFF mode if the device is in debug interface mode, see *DIF* chapter for more information.

12.1.15 Soft reset

A soft reset is generated when the SYSRESETREQ bit of the Application Interrupt and Reset Control Register (AIRCR register) in the ARM® core is set.

12.1.16 Watchdog reset

A Watchdog reset is generated when the watchdog times out. See WDT



12.1.17 Brown-out reset

The brown-out reset generator puts the system in reset state if the supply voltage drops below the brownout reset threshold.

12.1.18 Retained registers

A retained register is a register that will retain its value in System OFF mode, and through a reset depending on reset source. See individual peripheral chapters for information of which registers are retained for the different peripherals.

12.1.19 Reset behavior

Reset source	Reset target CPU	Peripherals	GPIO	Debug	RAM	WDT	Retained registers	RESETREAS
CPU lockup ²	Х	Х	х				. 08.010.0	
Soft reset	х	X	x					
Wakeup from System	х	X		x ³	x 4			
OFF mode reset								
Watchdog reset 5	х	Х	X	x	x	x	x	
Pin reset	x	х	x	x	x	x	x	
Brownout reset	Х	X	x	x	x	x	x	x
Power on reset	X	x	X	х	x	х	X	Х

Note: The RAM is never reset, but depending on reset source, RAM content may be corrupted.

12.2 Register Overview

Table 49: Instances

Base address	Peripheral	Instance	Description
0x40000000	POWER	POWER	Power control

Table 50: Register Overview

Register	Offset	Description
Tasks		
CONSTLAT	0x078	Enable constant latency mode
LOWPWR	0x07C	Enable low power mode (variable latency)
Events		
POFWARN	0x108	Power failure warning
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESETREAS	0x400	Reset reason
RAMSTATUS	0x428	RAM status register
SYSTEMOFF	0x500	System OFF register
POFCON	0x510	Power failure comparator configuration
GPREGRET	0x51C	General purpose retention register
RAMON	0x524	RAM on/off register (this register is retained)
RESET	0x544	Reset configuration register
RAMONB	0x554	RAM on/off register (this register is retained)
DCDCEN	0x578	DC/DC enable register

Reset from CPU lockup is disabled if the device is in debug interface mode. CPU lockup is not possible in System OFF.

³ The DAP will not be reset if the device is in debug interface mode.

⁴ RAM is not reset on wakeup from OFF mode, but depending on settings in the RAMON register parts, or the whole RAM, may not be retained after the device has entered System OFF mode.

Watchdog reset is not available in System OFF.



12.3 Register Details

Table 51: INTENSET

Note: Write '0' has no effect. When read this register will return the value of INTEN.

			o mas me emeder wither read time registe									• •																				
Bit	numb	er		31	30 2	9 2	8 2	7 2	5 25	24	23	22 2	21 2	20 1	9 1	8 17	7 16	15	14	13	12	11 :	10	9	8	7	6 5	4	3	2	1	0
Id																														Α		
Res	et			0 (0 0	0	0	0	0	0	0	0 0) (0 (0	0	0	0	0	0	0	0 () (0 (0 0	(0	0	0	0	0 ()
Id	RW	Field	Value Id	Val	ue						De	scrip	tio	n																		
Α	RW	POFWARN									W	rite '	'1' t	o Er	nab	le in	ter	rupt	t on	PO	FW.	ARN	ev	ent								
			Enabled	1							Er	able	•																			

Table 52: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit r	umb	er		31 30 29	28	27 2	5 25	24	23	22 2	1 2	0 19	18	17	16 1	5 1	4 13	12	11 1	0 9	8	7	6	5	4	3	2 1	LO
Id																										1	١.	
Res	et			0 0 0	0	0 0	0	0	0	0 0	0	0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value					Des	crip	tior	1																
Α	RW	POFWARN							١W	ite '	1' to	o Cle	ar ir	nter	rupt	on	POF	WA	RN e	vent								
			Disabled	1					Dis	able	•																	

Table 53: RESETREAS

Note: Unless cleared, the RESETREAS register will be cumulative. A field is cleared by writing '1' to it. If none of the reset sources are flagged, this indicates that the chip was reset from the on-chip reset generator, which will indicate a power-on-reset or a brown out reset.

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Id RW Field Value Id Value Description RW RESETPIN Reset from pin-reset detected NotDetected 0 Not detected Detected Detected B RW DOG Reset from watchdog detected NotDetected 0 Not detected Detected Detected RW SREQ Reset from AIRCR.SYSRESETREQ detected NotDetected 0 Not detected Detected Detected RW LOCKUP Reset from CPU lock-up detected NotDetected 0 Not detected Detected Detected RW OFF Reset due to wake up from system OFF mode when wakeup is triggered from DETECT signal from GPIO NotDetected 0 Detected Detected RW LPCOMP Reset due to wake up from system OFF mode when wakeup is triggered from ANADETECT signal from LPCOMP NotDetected 0 Not detected Detected Detected RW DIF Reset due to wake up from system OFF mode when wakeup is triggered from entering into debug interface mode NotDetected 0 Not detected Detected Detected

Table 54: RAMSTATUS

Bit i	numbe	er		31	30 2	9 2	28 2	7 26	25 2	24	23 22	21	20	19	18	17	16 :	15 1	l 4 1	3 1	2 1	1 10	9	8	7	6	5	4 [3 2) C	1 B	0 A
Res	et			0	0 0	0	0	0	0 (0 (0 0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0 (0	0	0
Id	RW	Field	Value Id	Va	lue						Desci	ipti	on																		
Α	R	RAMBLOCK0									RAM	blo	ck (0 is	on (or o	ff/p	ow	erin	g u	р										
			Off	0							Off																				
			On	1							On																				
В	R	RAMBLOCK1									RAM	blo	ck:	1 is	on (or o	ff/p	ow	erin	g u	р										
			Off	0							Off																				
			On	1							On																				
С	R	RAMBLOCK2									RAM	blo	ck 2	2 is	on (or o	ff/p	ow	erin	g u	р										
			Off	0							Off																				
			On	1							On																				
D	R	RAMBLOCK3									RAM	blo	ck 3	3 is	on (or o	ff/p	ow	erin	g u	р										
			Off	0							Off									_											
			On	1							On																				



Table 55: SYSTEMOFF

Bit ı	numb	er		31 30 29	28 27	26	25 24	1 23 :	22 2:	1 20	19 :	L8 17	7 16 1	L5 1	4 13	12 1	1 10	9	8	7 (5 5	4	3	2	1 0
Id																									Α
Res	et			0 0 0	0 0	0 (0 0	0 (0 0	0	0 (0 (0 (0 (0	0 0	0	0	0 0	0	0	0	0	0 (0 (
Id	RW	Field	Value Id	Value				Des	cript	ion															
Α	W	SYSTEMOFF						Ena	able	syste	em C	FF m	node												
			Enter	1				Ena	able	syste	em C	FF m	node												

Table 56: POFCON

Bit i	numb	er		31	1 30	29	28	27	26 2	25 2	4 2	3 22	21	. 20	19	18	17	16	15 1	l 4 1	3 1	2 1	1 10	9	8	7	6	5	4		2 E	1 0 3 A
Res	et			0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0) (0	0	0	0	0	0	0	0	0	0	0 0	C	0 (
Id	RW	Field	Value Id	V	alue						D	escr	ipti	ion																		
Α	RW	POF									E	nab	le c	or d	isab	le p	ow	er f	ailu	re c	om	para	itor									
			Disabled	0							[Disal	ole																			
			Enabled	1							E	nab	le																			
В	RW	THRESHOLD									F	ow	er fa	ailu	re c	om	para	ator	thr	esh	old	set	ing									
			V21	0							9	et t	hre	sho	ld t	o 2.	1 V															
			V23	1							9	et t	hre	sho	ld t	o 2.	3 V															
			V25	2							9	et t	hre	sho	ld t	o 2.	5 V															
			V27	3							9	et t	hre	sho	ld t	o 2.	7 V															

Table 57: GPREGRET

Bit ı	numb	er		31 30	29 28	3 27 :	26 2	25 2	4 2	3 22	21 2	20 19	9 18	17	16	15 1	4 13	12	11 1	0 9	8	7	6	5	4	3 2	2 1	0
Id																						Α	Α	Α	Α.	А А	Α	Α
Res	et			0 0	0 0	0	0 (0 0	0	0	0 (0 0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value					C	escr	iptio	n																
Α	RW	GPREGRET							(Gene	ral p	urpo	se r	ete	ntio	ı re	giste	r										
									•	This r	egist	ter is	a re	etai	ned	regi	ster											

Table 58: RAMON

numb	er		31	30 2	9 28	27	26 2	5 24	1 23 :	22 2	21 2	0 1	9 18			15	14 1	3 1	2 11	10	9	8 7	6	5	4	3 2	1	0
et			0	0 0	0	0	0 0	0	0	0 (0 0	0	0	0	0	0	0 (0	0	0	0 (0 0	0	0	0 (0	1	A 1
RW	Field	Value Id	Va	ue					Des	crip	otior	n																
RW	ONRAM0								Ke	ep F	RAM	l blo	ock (on (or	off ii	n sy:	ten	10 n	l Mo	de							
		RAM0Off	0						Off	F																		
		RAM0On	1						On																			
RW	ONRAM1								Ke	ep F	RAM	l blo	ock 1	1 on	or	off ii	n sy	ten	10	l Mo	de							
		RAM1Off	0						Off	F																		
		RAM10n	1						On																			
RW	OFFRAM0								Ke	ep r	eter	ntio	n or	n RA	M b	locl	(0 v	/her	n RA	M b	lock	is sv	vitch	ied (off			
		RAM0Off	0						Off	-																		
		RAM0On	1						On																			
RW	OFFRAM1										eter	ntio	n or	n RA	M b	locl	< 1 v	vher	n RA	M b	lock	is sv	vitch	ed (off			
		RAM1Off	0						Off																			
		RAM10n	1						On																			
	et RW RW RW	RW Field RW ONRAMO RW ONRAM1 RW OFFRAMO	RW Field Value Id RW ONRAMO RAM00ff RAM00n RW ONRAM1 RAM10ff RAM10n RW OFFRAM0 RAM00ff RAM00n RW OFFRAM1 RAM10ff	RW Field Value Id Val RW ONRAMO RAM00ff 0 RW ONRAM1 RAM10ff 0 RW OFFRAM0 RAM10n 1 RW OFFRAM0 RAM00ff 0 RAM00n 1 1 RW OFFRAM1 RAM10ff 0	RW Field Value Id Value RW ONRAMO RAM00ff 0 RAM00n 1 RAM00n 1 RW ONRAM1 RAM10ff 0 0 RW OFFRAM0 RAM00ff 0 0 RAM00n 1 1 0 RW OFFRAM1 RAM10ff 0	RW Field Value Id Value RW ONRAMO RAM00ff 0 0 RW ONRAM1 RAM10ff 0 0 RW OFFRAM0 RAM10n 1 0 RW OFFRAM0 RAM00ff 0 0 RW OFFRAM1 RAM10ff 0 0	RW Field Value Id Value RW ONRAMO RAM0Off 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW Field Value Id Value RW ONRAMO RAM0Off 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW Field Value Id Value RW ONRAMO RAM00ff 0	RW Field Value Id Value Des RW ONRAMO RAM00ff 0 <t< td=""><td>RW Field Value Id Value Description RW ONRAMO RAM00ff 0</td><td>RW Field Value Id Value Description RW ONRAMO RAM00ff 0</td><td>RW Field Value Id Value Description RW ONRAMO Keep RAM bloom Keep RAM bloom RAM00ff 0<</td><th> RW Field Value Id Value Id Value Id Description Keep RAM block (Id RAM00ff RAM00ff RAM00ff RAM00ff RAM10ff RAM10ff</th><th> RW Field Value Walue Pescription RAM00ff RAM10ff RAM00ff RAM00ff RAM00ff RAM00ff RAM00ff RAM10ff R</th><th>RW Field Value Id Value Description RW ONRAMO RAM0OFF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</th><th>RW Field Value Id Value Description RW ONRAMO RAM0OFF O ONRAMO RAM0OFF O ONRAMO RAM1 RAM1OFF O OFFRAMO RAM0OFF O OFFRAMO RAM0OFF O OFFRAMO RAM0OFF O OFFRAMO RAM1OFF O OFFRAMO RAM0OFF O OFFRAMO RAM1OFF O OFFRAMO</th><th>RW Field Value Id Value Description Keep RAM block 0 on or off in system of the system</th><th>et 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</th><th>et 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</th><th>RW Field Value Id Value</th><th>RW Field Value Id Value</th><th>RW Field Value Id Value Boscription RW ONRAMO RAM0Off RAM0On 1</th><th>RW Field Value Id Value Ed Value Ed Value Ed Value Ed Value Ed Value Ed Exercision Secription RW ONRAMO RAM0OFF RAM0ON 1</th><th>RW Field Value Id Value Ed Val</th><th>Et</th><td>ER</td><td>Bet</td></t<>	RW Field Value Id Value Description RW ONRAMO RAM00ff 0	RW Field Value Id Value Description RW ONRAMO RAM00ff 0	RW Field Value Id Value Description RW ONRAMO Keep RAM bloom Keep RAM bloom RAM00ff 0<	RW Field Value Id Value Id Value Id Description Keep RAM block (Id RAM00ff RAM00ff RAM00ff RAM00ff RAM10ff RAM10ff	RW Field Value Walue Pescription RAM00ff RAM10ff RAM00ff RAM00ff RAM00ff RAM00ff RAM00ff RAM10ff R	RW Field Value Id Value Description RW ONRAMO RAM0OFF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW Field Value Id Value Description RW ONRAMO RAM0OFF O ONRAMO RAM0OFF O ONRAMO RAM1 RAM1OFF O OFFRAMO RAM0OFF O OFFRAMO RAM0OFF O OFFRAMO RAM0OFF O OFFRAMO RAM1OFF O OFFRAMO RAM0OFF O OFFRAMO RAM1OFF O OFFRAMO	RW Field Value Id Value Description Keep RAM block 0 on or off in system of the system	et 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	et 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW Field Value Id Value	RW Field Value Id Value	RW Field Value Id Value Boscription RW ONRAMO RAM0Off RAM0On 1	RW Field Value Id Value Ed Value Ed Value Ed Value Ed Value Ed Value Ed Exercision Secription RW ONRAMO RAM0OFF RAM0ON 1	RW Field Value Id Value Ed Val	Et	ER	Bet

Table 59: RESET

Th	is regi	ster is a reta	ained register																																	
Bit	numb	er		31 3	0 2	9 28	3 27	7 26	5 25	5 24	4 2	3 2	2 2	1 2	20 :	19	18	17	16	1!	5 1	4 1	3 1	2 1	11 1	.0	9	8	7	6	5	4	3	2	1	0
Id																																				Α
Res	et			0 0	0	0	0	0	0	0	0	0	0	C) (0	0	0	0	0	0	0	0	C) () (0 ()	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	e						D	esc	rip	tio	n																					
Α	RW	RESET											ble per							et	in c	leb	ug	int	erfa	ice	mc	de	, se	e tl	he					
			Disabled	0								Disa	ble																							
			Enabled	1							E	na	ble																							

Table 60: RAMONB

Bit r	numbe	er		31 30	29	28 2	7 26	25 2	24 23	3 22	21 2	0 19	9 18	17 D		5 14	4 13	12 1	l1 1	9	8	7	6	5 4	3	2	1 B	0 A
Rese	et			0 0	0	0 0	0	0 0	0 0	0	0 0	0	0	0	0 0	0	0	0 (0	0	0	0	0 (0	0	0	1	1
Id	RW	Field	Value Id	Value					D	escri	iptio	n																
Α	RW	ONRAM2	RAM2Off RAM2On	0 1					C	Geep Off On	RAM	1 blo	ck 2	on	or of	f in	syste	em C	N N	lode	<u>;</u>							_
В	RW	ONRAM3	RAM3Off RAM3On	0					C	Geep Off On	RAM	l blo	ock 3	on	or of	fin	syste	em C	N N	lode	9							
С	RW	OFFRAM2	RAM2Off RAM2On	0 1					C	eep Off On	retei	ntio	n on	RAI	M blo	ock :	2 wh	en R	AM	bloc	k is	swi	tche	d of	f			



Bit ı	numb	er		31	30	29	28	27	26	25	24	23	22 2	21 :	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	4	3	2	1	0
Id																		D	С														В	Α
Res	et			0	0 (0	0	0	0 (0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	1	1
Id	RW	Field	Value Id	Val	ue							Des	crip	otic	n																			
D	RW	OFFRAM3										Ke	ep r	ete	enti	ion	on	RA	M	blo	ck 3	wh	en F	RAN	1 bl	ock	is s	wito	hec	d off	f			
			RAM3Off	0								Off																						
			RAM3On	1								On																						

Table 61: DCDCEN

Bit	nu	mbe	er		31 30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14 :	13 :	L 2 1	l1 1	0 9	8 (7	6	5	4	3	2	1	0
Id																																		Α
Res	et				0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0 () (0 (0	0	0	0	0	0	0	0	0	0
Id	F	RW	Field	Value Id	Valu	е						De	scri	ptic	on																			
Α	F	RW	DCDCEN									En	abl	e or	r dis	sab	le D	C/E	C c	onv	/ert	er												
				Disabled	0							Di	sabl	le																				
				Enabled	1							En	abl	e																				



13 Clock management (CLOCK)

13.1 Functional description




Figure 13: Clock control

13.1.1 HFCLK clock controller

As illustrated in *Figure 13: Clock control* on page 51 the system supports the following high frequency clock sources:

- · HFCLK crystal oscillator: 16 or 32 MHz crystal oscillator
- HFCLK RC oscillator : 16 MHz RC oscillator

The system high frequency clock (HFCLK) is derived from one of these clock sources depending on the configuration of HFCLKSRC.

The HFCLK crystal oscillators require an external AT-cut quartz crystal to be connected to the **XC1** and **XC2** pins in parallel resonant mode. If a 32 MHz crystal is used the XTALFREQ register must be configured accordingly.

The HFCLK clock controller provides the following clocks to the system derived from HFCLK:

- HCLK: 16 MHz high frequency clock for the CPU and the system as a whole.
- PCLK1M: 1 MHz peripheral clock.
- PCLK16M: 16 MHz peripheral clock.

These clocks are only available when the system is in ON mode.

When the system enters ON mode, HFCLK RC oscillator will start up automatically to provide the required clocks for the system.

The HFCLK crystal oscillator is started by triggering the HFCLKSTART task and stopped using the HFCLKSTOP task. A HFCLKSTARTED event will be generated when the selected HFCLK crystal oscillator has started. The start-up times of the HFCLK crystal oscillators are described in the device specific product specification.



A HFCLKSTOP task will stop the HFCLK oscillator. However the HFCLKSTOP task can only be sent after the STATE field in the HFCLKSTAT register indicates a 'HFCLK running' state.

The HFCLK RC oscillator is automatically switched off when the HFCLK crystal oscillators is running; it will be switched back on automatically when the HFCLK crystal oscillator is stopped.

If the system does not require any of the clocks provided by the HFCLK clock controller, the HFCLK controller may enter a power saving mode automatically and switch off the selected clock source. This occurs if all peripherals that require either PCLK1M, PCLK16M are appropriately stopped or disabled, and the CPU is sleeping and thereby no longer requesting HCLK.

When one or more of the clocks PCLK1M, PCLK16M or HFCLK are requested again, the HFCLK clock controller will resume normal operation mode. There will be transition time from power saving mode to normal operation mode that may be different depending on the configuration of the HFCLKSRC register, see product specification for more information.

To use the RADIO and the calibration mechanism associated with the 32.768 kHz RC oscillator, the HFCLK clock controller must be configured to use HFCLK crystal oscillator via the HFCLKSRC register, and the HFCLK crystal oscillator must be running.

The HFCLK crystal oscillators utilize amplitude regulated architecture to achieve low current consumption and fast start-up. The HFCLK crystal oscillators are also designed to work with one of the following alternative external sources:

- A 16 MHz rail-to-rail clock signal applied to the XC1 pin. The XC2 pin shall then be left unconnected.
- A 16 MHz low swing clock signal applied to the XC1 pin. The XC2 pin shall then be left unconnected.

13.1.2 LFCLK clock controller

As illustrated in *Figure 13: Clock control* on page 51 the system supports the following low frequency clock sources:

- LFCLK crystal oscillator: 32.768 kHz crystal oscillator
- LFCLK RC oscillator: 32.768 kHz RC oscillator
- LFCLK synthesizer: 32.768 kHz synthesized from HFCLK

The 32.768 kHz crystal oscillator requires an external AT-cut quartz crystal to be connected to the XL1 and XL2 pins in parallel resonant mode. The **XL1** and **XL2** share pins with the GPIO.

Note: GPIOs that share pins with XL1 and XL2 differ from device to device. For more information, see the device specific product specification.

The LFCLK clock controller provides the following clocks to the system derived from LFCLK:

PCLK32KI: 32.768 kHz low frequency clock for peripherals

The LFCLK clock controller and all of the LFCLK clock sources are switched off by default when the system is propagated from OFF to ON mode.

The LFCLK clock is started by first selecting the preferred clock source in the LFCLKSRC register and then triggering the LFCLKSTART task. If the selected clock source cannot be started immediately the 32.768 kHz RC oscillator will start automatically and generate the LFCLK until the selected clock source is available.

The LFCLK clock is stopped by triggering the LFCLKSTOP task. The LFCLKSRC register can only be modified when the LFCLK is not running.

A LFCLKSTARTED event will be generated when the selected LFCLK crystal oscillator has started. The start-up times of the LFCLK crystal oscillators are described in the device specific product specification.

A LFCLKSTOP task will stop the LFCLK oscillator. However, the LFCLKSTOP task can only be triggered after the STATE field in the LFCLKSTAT register indicates a 'LFCLK running' state.

The 32.768 kHz crystal oscillator utilizes an amplitude regulated architecture to achieve low current consumption and fast start-up.

The 32.768 kHz crystal oscillator is also designed to work with one of the following alternative external sources:



- A low swing clock signal applied to the XL1 pin. The XL2 pin shall then be left unconnected.
- A rail-to-rail clock signal applied to the XL1 pin. The XL2 pin shall then be left unconnected.

The synthesized 32.768 kHz clock depends on the HFCLK to run. If 250 ppm accuracy is required for the LFCLK running off the synthesized 32.768 kHz clock, the HFCLK must be generated from the HFCLK crystal oscillator.

13.1.3 Calibrating the 32.768 kHz RC oscillator

After the 32.768 kHz RC oscillator is started and running, it can be calibrated by triggering the CAL task. The 32.768 kHz RC oscillator will then temporarily request the HFCLK to calibrate itself against. A DONE event will be generated when calibration has finished. The calibration mechanism will only work as long as HFCLK is generated from the HFCLK crystal oscillator, it is therefore necessary to explicitly start this crystal oscillator before calibration can be started, see HFCLKSTART task. See product specification for recommendations on calibration intervals and crystal accuracy.

13.1.4 Calibration timer

The calibration timer can be used to time the calibration interval of the 32.768 kHz RC oscillator. The calibration timer is started by triggering the CTSTART task and stopped by triggering the CTSTOP task. The calibration timer will always start counting down from the value specified in CTIV and generate a CTTO timeout event when it reaches 0. The Calibration timer will stop by itself when it reaches 0.




Figure 14: Calibration timer

Due to limitations in the calibration timer, only one task related to calibration, that is, CAL, CTSTART and CTSTOP, can be triggered for every period of LFCLK.

13.2 Register Overview

Table 62: Instances

Base address	Peripheral	Instance	Description
0x40000000	CLOCK	CLOCK	Clock control

Table 63: Register Overview

Register	Offset	Description
Tasks		
HFCLKSTART	0x000	Start HFCLK crystal oscillator
HFCLKSTOP	0x004	Stop HFCLK crystal oscillator
LFCLKSTART	0x008	Start LFCLK source
LFCLKSTOP	0x00C	Stop LFCLK source
CAL	0x010	Start calibration of LFCLK RC oscillator
CTSTART	0x014	Start calibration timer
CTSTOP	0x018	Stop calibration timer
Events		
HFCLKSTARTED	0x100	HFCLK oscillator started
LFCLKSTARTED	0x104	LFCLK started
DONE	0x10C	Calibration of LFCLK RC oscillator complete event
СТТО	0x110	Calibration timer timeout
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
HFCLKRUN	0x408	Status indicating that HFCLKSTART task has been triggered
HFCLKSTAT	0x40C	Which HFCLK source is running
LFCLKRUN	0x414	Status indicating that LFCLKSTART task has been triggered
LFCLKSTAT	0x418	Which LFCLK source is running
LFCLKSRCCOPY	0x41C	Copy of LFCLKSRC register, set when LFCLKSTART task was triggered
LFCLKSRC	0x518	Clock source for the LFCLK
CTIV	0x538	Calibration timer interval



Register	Offset	Description	
XTALFREQ	0x550	Crystal frequency	

13.3 Register Details

Table 64: INTENSET

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit I	numb	er	Ü	31	30	29 2	28 2	27 2	6 2!	5 24	23	22	21	20	19	18	17	16 1	5 1	4 13	12	11	10	9	8	7	6	. 3 C	1 B	-
Res	et			0	0	0 0	0	0	0	0	0	0	0	0	0	0	0) (0	0	0	0	0	0	0 () (0	 _		
Id	RW	Field	Value Id	Va	lue						De	scr	ipti	on																
Α	RW	HFCLKSTARTED											e '1'	to	Ena	ble	inte	rru	ot o	n <i>Hl</i>	CLI	KST	4RT	ED e	ever	ıt.				
			Enabled	1								nab																		
В	RW	LFCLKSTARTED									W	/rite	e '1'	to I	Ena	ble	inte	rru	ot o	n <i>LF</i>	CLK	ST/	ARTE	D e	ven	t.				
			Enabled	1							Er	าab	le																	
С	RW	DONE									W	/rite	e '1'	to	Ena	ble	inte	rru	ot o	n <i>D</i> (ONE	ev	ent.							
			Enabled	1							Er	nab	le																	
D	RW	CTTO									W	/rite	e '1'	to	Ena	ble	inte	rru	ot o	n <i>C</i> 7	то	eve	nt.							
			Enabled	1							Er	nab	le																	

Table 65: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note: Write o has	no effect. When read this	register will return the	value of INVEN.
Bit	numb	er		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld					D C B A
Res	et			0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	RW	HFCLKSTARTED	D: 11 1		Write '1' to Clear interrupt on HFCLKSTARTED event.
			Disabled	1	Disable
В	RW	LFCLKSTARTED			Write '1' to Clear interrupt on LFCLKSTARTED event.
			Disabled	1	Disable
С	RW	DONE			Write '1' to Clear interrupt on DONE event.
			Disabled	1	Disable
D	RW	СТТО			Write '1' to Clear interrupt on CTTO event.
			Disabled	1	Disable

Table 66: HFCLKRUN

Bit ı	numl	er		31 30	29 2	28 2	7 26	25	24	23	22 2	1 20	19	18	17	16	15 :	14 1	3 12	2 11	10	9	8	7	6	5	4	3	2 :	1 0
Id																														Α
Res	et			0 0	0 (0	0	0	0	0	0 0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0 (0	0 (
Id	RW	Field	Value Id	Value						Des	crip	tion																		
Α	R	STATUS								HF	CLKS	TAR	7 ta	isk t	rige	gere	d o	r not	t											
			NotTriggered	0						Tas	sk no	t tri	gge	red																
			Triggered	1						Tas	sk tri	gge	red																	

Table 67: HFCLKSTAT

Bit I	numb	er		31 30	29	28 2	7 2	6 25	5 24	23	22 2	21 2	0 1	9 18	8 17	16 B	15	14 1	3 1	2 1:	1 10	9	8	7	6	5	4	3 2	2 1	. 0 A
Res	et			0 0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0 (0 (0	0
Id	RW	Field	Value Id	Value						De	scrip	tio	n																	
Α	R	SRC	RC Xtal							16 16	tive MH MH CLK	z R	C os	cilla	tor											е				
В	R	STATE	NotRunning Running	0						HF	CLK CLK	not	run		ıg															

Table 68: LFCLKRUN

Bit	numb	er		31	1 30	29	28	3 27	7 26	25	24	1 23	22	2 21	L 20	0 1	9 1	8 1	7 1	١6	15	14	13	12	2 1:	1 1(0 9	8	7	6	5	4	3	2	1 0
Id																																			Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	Va	alue	•						De	scr	ript	ion																				
Α	R	STATUS										LI	CL	KS1	AR	7 ta	ask	trig	gge	re	d o	r n	ot												
			NotTriggered	0								Ta	ask	no	t tr	igg	ere	d																	
			Triggered	1								Ta	ask	trig	gge	red																			



Table 69: LFCLKSTAT

Bit Id	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 B A A
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description
Α	R	SRC		Active clock source
			RC	0 32.768 kHz RC oscillator running and generating the LFCLK
			Xtal	1 32.768 kHz crystal oscillator running and generating the LFCLK
			Synth	2 32.768 kHz synthesizer synthesizing 32.768 kHz (from HFCLK)
				and generating the LFCLK
В	R	STATE		LFCLK state
			NotRunning	0 LFCLK not running
			Running	1 LFCLK running

Table 70: LFCLKSRCCOPY

Bit	numl	er		31 30	29	28	27	26	25	24	23	22 2	1 20	19	18	17	16	15 1	4 13	3 12	11 1	0 9	8	7	6	5	4	3	2	1	0
Id																													-	A A	4
Res	et			0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0	0 (0 0)
Id	RW	Field	Value Id	Value							Des	cript	tion																		
Α	R	SRC									Clo	ck s	ourc	ce																	
			RC	0							32.	768	kHz	RC	osc	illat	or														
			Xtal	1							32.	768	kHz	cry	stal	osc	illat	or													
			Synth	2							32.	768	kHz	syn	the	size	d fr	om	HFCI	_K											

Table 71: LFCLKSRC

Bit	numb	er		31 30	29	28	27	26	25	24	23	22 2	1 20	0 19	18	17	16	15 1	4 13	12	11 10	9	8	7	6	5	4	3	2 1	L O
Id																													Α	Α
Res	et			0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 (0 0	0	0	0 0	0	0	0	0	0 (0 (0 0	0	0
Id	RW	Field	Value Id	Value							Des	cript	tion	1																
Α	RW	SRC									Clo	ock so	our	ce																
			RC	0							32	.768	kHz	RC.	osc	illat	or													
			Xtal	1							32	.768	kHz	cry	stal	osc	illat	or												
			Synth	2							32	.768	kHz	syn	ithe	size	d fr	om F	IFCL	K										

Table 72: CTIV

Bit ı	numbe	r		31 30 2	9 28 27	7 26	25	24 2	23 22	21	20 1	9 18	17	16 1	5 14	13	12 1	1 10	9	8	7	6	5 4	3	2	1 0
Id																					-	A A	A	Α	A	А А
Res	et			0 0 0	0 0	0	0	0 0	0 (0	0 0	0	0	0 0	0	0	0 0	0	0	0	0 (0	0	0	0 (0 0
Id	RW	Field	Value Id	Value					Descr	iptio	on															
Α	RW	CTIV							Calib	ratio	on tir	ner i	nter	val i	n mı	ıltipl	e of	0.25	sec	ond	s. R	ang	e:			
									0.25	seco	onds	to 31	1.75	seco	nds.											

Table 73: XTALFREQ

Bit r Id Rese	umbe et	er		31 30 2															Α	A	Α	Α	A	Α	A A
Id A	RW RW	Field XTALFREQ	Value Id 16MHz	Value 0xFF			s r	ele egis		om has beh	inal s to navi	ma iour	tch	the			ysta use					ble			
			32MHz	0x00					ЛHz	,															



14 General-Purpose Input/Output (GPIO)




Figure 15: GPIO Port and the GPIO pin details

Figure 15: GPIO Port and the GPIO pin details on page 56 illustrates the GPIO port containing 32 individual pins, where **PIN0** is illustrated in more detail as a reference. All the signals on the left side of the illustration are used by other peripherals in the system, and therefore, are not directly available to the CPU.

14.1 Functional description

The GPIO Port peripheral implements up to 32 pins, PIN0 through PIN31. Each of these pins can be individually configured in the PIN_CNF[n] registers (n=0..31). The following parameters can be configured through these registers:

- Direction
- · Drive strength
- Enabling of pull-up and pull-down resistors
- Pin sensing
- Input buffer disconnect
- · Analog input (for selected pins)

The PIN_CNF registers are retained registers. See *POWER* chapter for more information about retained registers.

Pins can be individually configured, through the pin sense mechanism, to detect either a high level or a low level on their input. When the correct level is detected on any such configured pin, the sense mechanism will set the DETECT signal high. Each pin has a separate DETECT signal, and the default behaviour is that the DETECT signal from all pins in the GPIO Port are combined into a common DETECT signal that is routed throughout the system, which then can be utilized by other peripherals, see *Figure 15: GPIO Port and the GPIO pin details* on page 56. This mechanism is functional in both ON and OFF mode.

See the following peripherals for more information about how the DETECT signal is used:

- POWER: uses the DETECT signal to exit from System OFF.
- GPIOTE: uses the DETECT signal to generate the PORT event.

The input buffer of a GPIO pin can be disconnected from the pin to enable power savings when the pin is not used as an input, see *Figure 15: GPIO Port and the GPIO pin details* on page 56. Inputs must be connected in order to get a valid input value in the IN register and for the sense mechanism to get access to the pin.



Other peripherals in the system can attach themselves to GPIO pins and override their output value and configuration, or read their analog or digital input value, see *Figure 15: GPIO Port and the GPIO pin details* on page 56.

Selected PINs also support analog input signals, see ANAIN in *Figure 15: GPIO Port and the GPIO pin details* on page 56. Pins that support analog input signals vary between devices, see the product specification for your device for more details.

14.2 Register Overview

Table 74: Instances

Base address	Peripheral	Instance	Description
0x50000000	GPIO	GPIO	GPIO Port

Table 75: Register Overview

Register	Offset	Description	
Registers		<u> </u>	
OUT	0x504	Write GPIO port	
OUTSET	0x508	Set individual bits in GPIO port	
OUTCLR	0x50C	Clear individual bits in GPIO port	
IN	0x510	Read GPIO port	
DIR	0x514	Direction of GPIO pins	
DIRSET	0x518	DIR set register	
DIRCLR	0x51C	DIR clear register	
PIN_CNF[0]	0x700	Configuration of GPIO pins	
PIN_CNF[1]	0x704	Configuration of GPIO pins	
PIN_CNF[2]	0x708	Configuration of GPIO pins	
PIN_CNF[3]	0x70C	Configuration of GPIO pins	
PIN_CNF[4]	0x710	Configuration of GPIO pins	
PIN_CNF[5]	0x714	Configuration of GPIO pins	
PIN_CNF[6]	0x718	Configuration of GPIO pins	
PIN_CNF[7]	0x71C	Configuration of GPIO pins	
PIN_CNF[8]	0x720	Configuration of GPIO pins	
PIN_CNF[9]	0x724	Configuration of GPIO pins	
PIN_CNF[10]	0x728	Configuration of GPIO pins	
PIN_CNF[11]	0x72C	Configuration of GPIO pins	
PIN_CNF[12]	0x730	Configuration of GPIO pins	
PIN_CNF[13]	0x734	Configuration of GPIO pins	
PIN_CNF[14]	0x738	Configuration of GPIO pins	
PIN_CNF[15]	0x73C	Configuration of GPIO pins	
PIN_CNF[16]	0x740	Configuration of GPIO pins	
PIN_CNF[17]	0x744	Configuration of GPIO pins	
PIN_CNF[18]	0x748	Configuration of GPIO pins	
PIN_CNF[19]	0x74C	Configuration of GPIO pins	
PIN_CNF[20]	0x750	Configuration of GPIO pins	
PIN_CNF[21]	0x754	Configuration of GPIO pins	
PIN_CNF[22]	0x758	Configuration of GPIO pins	
PIN_CNF[23]	0x75C	Configuration of GPIO pins	
PIN_CNF[24]	0x760	Configuration of GPIO pins	
PIN_CNF[25]	0x764	Configuration of GPIO pins	
PIN_CNF[26]	0x768	Configuration of GPIO pins	
PIN_CNF[27]	0x76C	Configuration of GPIO pins	
PIN_CNF[28]	0x770	Configuration of GPIO pins	
PIN_CNF[29]	0x774	Configuration of GPIO pins	
PIN_CNF[30]	0x778	Configuration of GPIO pins	
PIN_CNF[31]	0x77C	Configuration of GPIO pins	

14.3 Register Details

Table 76: OUT

Bit i Id Rese	numbo et	er		31 30 2 AF AE A 0 0 0	C AC	ΑZ	Υ	X	w v	/ U	Т	S	R	Q	P	M	L	K	J	П	н	G I	F	E (C	В	Α
Id	RW	Field	Value Id	Value				Des	crip	tion	١																
Α	RW	PIN0						Pir	n 0																		
			Low	0				Pir	n driv	ver i	is lo	W															
			High	1				Pir	n driv	ver i	s hi	gh															
В	RW	PIN1						Pir	1 1																		
			Low	0				Pir	n driv	ver i	is lo	w															
			High	1				Pir	n driv	ver i	s hi	gh															



Bit r	numbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et				000000000000000000000000000000000000000
Id		Field	Value Id		Description
С	RW	PIN2	Low High	0 1	Pin 2 Pin driver is low Pin driver is high
D	RW	PIN3	Low	0	Pin 3 Pin driver is low
E	RW	PIN4	High	0	Pin driver is high Pin 4 Pin driver is low
F	RW	PIN5	High	1	Pin driver is high Pin 5
G	R\M/	PIN6	Low High	0	Pin driver is low Pin driver is high Pin 6
Ü		1110	Low High	0 1	Pin driver is low Pin driver is high
Н	RW	PIN7	Low High	0 1	Pin 7 Pin driver is low Pin driver is high
I	RW	PIN8	Low	0	Pin 8 Pin driver is low
J	RW	PIN9	High	0	Pin driver is high Pin 9 Pin driver is low
			High	1	Pin driver is high
K	RW	PIN10	Low High	0 1	Pin 10 Pin driver is low Pin driver is high
L	RW	PIN11	Low	0	Pin 11 Pin driver is low
М	RW	PIN12	High	1	Pin driver is high Pin 12
			Low High	0 1	Pin driver is low Pin driver is high
N	KW	PIN13	Low High	0 1	Pin 13 Pin driver is low Pin driver is high
0	RW	PIN14	Low High	0 1	Pin 14 Pin driver is low Pin driver is high
P	RW	PIN15	Low High	0	Pin 15 Pin driver is low Pin driver is high
Q	RW	PIN16	Low	0	Pin 16 Pin driver is low
R	RW	PIN17	High	0	Pin driver is high Pin 17 Pin driver is low
			High	1	Pin driver is high
S	RW	PIN18	Low High	0 1	Pin 18 Pin driver is low Pin driver is high
Т	RW	PIN19	Low	0	Pin 19 Pin driver is low
U	RW	PIN20	High	0	Pin driver is high Pin 20 Pin driver is low
٧	RW	PIN21	High	0	Pin driver is high Pin 21 Pin driver is low
			High	1	Pin driver is high
W	RW	PIN22	Low High	0 1	Pin 22 Pin driver is low Pin driver is high
X	RW	PIN23	Low	0	Pin 23 Pin driver is low
Y	RW	PIN24	High Low	0	Pin driver is high Pin 24 Pin driver is low
-	DV	DINIDE	High	1	Pin driver is high
Z	KW	PIN25	Low High	0	Pin 25 Pin driver is low Pin driver is high
AA	RW	PIN26	Low High	0	Pin 26 Pin driver is low Pin driver is high
AB	RW	PIN27	Low	0	Pin 27 Pin driver is low
AC	RW	PIN28	High Low	0	Pin driver is high Pin 28 Pin driver is low



Bit i Id Res	numbe	er		AF	30 2 AE A 0 0	E AC	AA Z	. Y	X	W		U	Т	S	R	Q) N	L	JI	1	н	G F	D	С	Α
Id		Field	Value Id	Val	ue				D	esc	ripti	ion													
			High	1					F	in o	drive	er is	hig	h											
AD	RW	PIN29	Low High	0					F		29 drive drive														
AE	RW	PIN30	Low High	0					F		30 drive drive														
AF	RW	PIN31	Low High	0					F		31 drive drive														

Table 77: OUTSET

Note: Read: reads value of OUT register.

Rit	numb		e set by writing a '1' to the b		a '0' will have no effect. 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	iuiiibi	eı			X W V U T S R Q P O N M L K J I H G F E D C B A
Res	et				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	RW	PIN0			Pin 0
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
В	RW	PIN1			Pin 1
			Low	0	Read: pin driver is low
			High	1 1	Read: pin driver is high Write: writing a '1' sets the pin high
С	D\A/	PIN2	Set	1	Pin 2
C	11.00	FINZ	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
D	RW	PIN3	500	_	Pin 3
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
Е	RW	PIN4			Pin 4
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
F	RW	PIN5		_	Pin 5
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
_	D\A/	PIN6	Set	1	Write: writing a '1' sets the pin high
G	KVV	PINO	Low	0	Pin 6
			Low High	1	Read: pin driver is low Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
Н	RW	PIN7	JC1	1	Pin 7
••			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
I	RW	PIN8			Pin 8
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
J	RW	PIN9			Pin 9
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
V	D\A/	DINI10	Set	1	Write: writing a '1' sets the pin high
K	ĸW	PIN10	Low	0	Pin 10 Read: pin driver is low
			High	1	Read: pin driver is low Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
L	RW	PIN11		-	Pin 11
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
М	RW	PIN12			Pin 12
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
N	RW	PIN13			Pin 13
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
0	RW	PIN14		0	Pin 14
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high



Note: Read: reads value of OUT register. **Note:** Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

	umbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld Boss					X W V U T S R Q P O N M L K J I H G F E D C B A O O O O O O O O O O O O O O O O O O
Rese Id		Field	Value Id	Value	Description
P		PIN15	value lu	value	Pin 15
•		111113	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
Q	RW	PIN16			Pin 16
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
_	D) 4 /	DINIAT	Set	1	Write: writing a '1' sets the pin high
R	RW	PIN17	Low	0	Pin 17 Read: pin driver is low
			Low High	1	Read: pin driver is low Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
S	RW	PIN18		_	Pin 18
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
T	RW	PIN19			Pin 19
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
	DIA	DINIO	Set	1	Write: writing a '1' sets the pin high
U	KVV	PIN20	Low	0	Pin 20 Read: pin driver is low
			High	1	Read: pin driver is low
			Set	1	Write: writing a '1' sets the pin high
V	RW	PIN21			Pin 21
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
W	RW	PIN22			Pin 22
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
Х	D\A/	PIN23	Set	1	Write: writing a '1' sets the pin high Pin 23
^	11.00	FINZS	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
Υ	RW	PIN24			Pin 24
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
_			Set	1	Write: writing a '1' sets the pin high
Z	RW	PIN25	1	0	Pin 25
			Low	0	Read: pin driver is low
			High Set	1 1	Read: pin driver is high Write: writing a '1' sets the pin high
AA	RW/	PIN26	Jet	1	Pin 26
77	11.00	1 11120	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AB	RW	PIN27			Pin 27
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
۸۵	DIA	DINIDO	Set	1	Write: writing a '1' sets the pin high
AC	ĸW	PIN28	Low	0	Pin 28 Read: pin driver is low
			High	1	Read: pin driver is low Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AD	RW	PIN29			Pin 29
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
ΑE	RW	PIN30			Pin 30
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
۸۲	D\A/	DINI21	Set	1	Write: writing a '1' sets the pin high
AF	KVV	PIN31	Low	0	Pin 31 Read: pin driver is low
			High	1	Read: pin driver is low
			Set	1	Write: writing a '1' sets the pin high
					, <u>, , , , , , , , , , , , , , , , , , </u>



Table 78: OUTCLR

Note: Read: reads value of OUT register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Id	numb		, , , , , , , , , , , , , , , , , , , ,	31 30 29 28 27 26 25 24 AF AE AC AC AB AA Z Y	. Writing a '0' will have no effect. 123 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Rese		Field	Value Id	Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A		PINO	value id	value	Pin 0
		1110	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
В	RW	PIN1			Pin 1
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
С	RW	PIN2			Pin 2
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
D	RW	PIN3			Pin 3
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
_			Clear	1	Write: writing a '1' sets the pin low
E	RW	PIN4		•	Pin 4
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
С	D\A/	DINIS	Clear	1	Write: writing a '1' sets the pin low
F	KVV	PIN5	Low	0	Pin 5
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high Write: writing a '1' sets the pin low
G	B/V/	PIN6	Clear	1	Write: writing a '1' sets the pin low Pin 6
J	11.44	IIIVU	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
Н	R\M	PIN7	Cicai	1	Pin 7
	11.00	1 1147	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
ı	RW	PIN8	Cicai	-	Pin 8
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
J	RW	PIN9			Pin 9
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
K	RW	PIN10			Pin 10
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
L	RW	PIN11			Pin 11
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
M	RW	PIN12		•	Pin 12
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
NI.	D: 47	DINIAO	Clear	1	Write: writing a '1' sets the pin low
N	KW	PIN13	Low	0	Pin 13
			Low	0	Read: pin driver is low Read: pin driver is high
			High	1	·
0	D\A/	PIN14	Clear	1	Write: writing a '1' sets the pin low Pin 14
U	11.44	1 11174	Low	0	Read: pin driver is low
			Low High	1	Read: pin driver is low Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
Р	B/W	PIN15	Cicai	•	Pin 15
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
Q	RW	PIN16	- -		Pin 16
		-	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
R	RW	PIN17	·		Pin 17
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
S	RW	PIN18			Pin 18
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high



Note: Read: reads value of OUT register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

	umbe			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					X W V U T S R Q P O N M L K J I H G F E D C B A
Rese		Field	Value Id	Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Iu	NVV	rieiu	Clear	1	Write: writing a '1' sets the pin low
Т	R\M	PIN19	Cicai	1	Pin 19
•		111125	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
U	RW	PIN20			Pin 20
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
V	RW	PIN21			Pin 21
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
W	RW	PIN22			Pin 22
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
	DIA	DINA	Clear	1	Write: writing a '1' sets the pin low
X	KW	PIN23		•	Pin 23
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
Υ	D\A/	PIN24	Clear	1	Write: writing a '1' sets the pin low
1	LVV	PINZ4	Low	0	Pin 24 Read: pin driver is low
			High	1	Read: pin driver is low
			Clear	1	Write: writing a '1' sets the pin low
Z	RW	PIN25	G.Cu.	-	Pin 25
_			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
AA	RW	PIN26			Pin 26
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
AB	RW	PIN27			Pin 27
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
AC	кW	PIN28	Laur	0	Pin 28
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
AD	B/V/	PIN29	Clear	1	Write: writing a '1' sets the pin low Pin 29
AD	IVV	1 111423	Low	0	Read: pin driver is low
			High	1	Read: pin driver is low Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
AE	RW	PIN30	O.Cui	-	Pin 30
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
AF	RW	PIN31			Pin 31
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low

Table 79: IN

Bit n Id Rese		er		AF	30 2 AE A 0 0	AC A	C AE	AA :	X	V	v v				8 17 R 0			М	11 1 L K O O		7 H 0	5 F I O (4 3 E D O 0	_	0 A 0
Id	RW		Value Id	Va	lue				D	esc	cript	ion	ı												
Α	R	PIN0							F	Pin	0														
			Low	0							inpu														
			High	1					F	Pin	inpu	ut is	hig	gh											
В	R	PIN1							F	Pin	1														
			Low	0					F	Pin	inpu	ut is	lov	V											
			High	1					F	Pin	inpu	ut is	hig	gh											
С	R	PIN2							F	Pin	2														
			Low	0					F	Pin	inpu	ut is	lov	V											
			High	1					F	Pin	inpu	ut is	hig	gh											
D	R	PIN3							F	Pin	3														
			Low	0					F	Pin	inpu	ut is	lov	V											
			High	1					F	Pin	inpu	ut is	hig	gh											
E	R	PIN4							F	Pin	4														
			Low	0					F	Pin	inpu	ut is	lov	٧											
			High	1					F	Pin	inpu	ut is	hig	gh											
F	R	PIN5							F	Pin	5														
			Low	0					F	Pin	inpu	ıt is	lov	v											



Id	umbe	er		AF AE AC AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Rese		Field	Value Id	0 0 0 0 0 0 0 0 Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Iu	NVV	rieiu	High	1	Pin input is high
G	R	PIN6	· ·		Pin 6
			Low	0	Pin input is low
Н	R	PIN7	High	1	Pin input is high Pin 7
	11	1 11117	Low	0	Pin input is low
			High	1	Pin input is high
1	R	PIN8			Pin 8
			Low	0 1	Pin input is low Pin input is high
J	R	PIN9	High	1	Pin 9
			Low	0	Pin input is low
			High	1	Pin input is high
K	R	PIN10	Laur	0	Pin 10
			Low High	1	Pin input is low Pin input is high
L	R	PIN11	I II BII	_	Pin 11
			Low	0	Pin input is low
			High	1	Pin input is high
М	R	PIN12	Low	0	Pin 12 Pin input is low
			High	1	Pin input is high
N	R	PIN13			Pin 13
			Low	0	Pin input is low
	_	DINIA A	High	1	Pin input is high
0	R	PIN14	Low	0	Pin 14 Pin input is low
			High	1	Pin input is high
Р	R	PIN15			Pin 15
			Low	0	Pin input is low
Q	R	PIN16	High	1	Pin input is high Pin 16
Q	IX.	TINIO	Low	0	Pin input is low
			High	1	Pin input is high
R	R	PIN17		_	Pin 17
			Low High	0	Pin input is low Pin input is high
S	R	PIN18	riigii	1	Pin 18
			Low	0	Pin input is low
_	_		High	1	Pin input is high
T	R	PIN19	Low	0	Pin 19 Pin input is low
			High	1	Pin input is high
U	R	PIN20	· ·		Pin 20
			Low	0	Pin input is low
V	R	PIN21	High	1	Pin input is high Pin 21
V	N	PINZI	Low	0	Pin input is low
			High	1	Pin input is high
W	R	PIN22		_	Pin 22
			Low	0 1	Pin input is low
Χ	R	PIN23	High	1	Pin input is high Pin 23
			Low	0	Pin input is low
			High	1	Pin input is high
Υ	R	PIN24	Low	0	Pin 24
			Low High	1	Pin input is low Pin input is high
Z	R	PIN25	o		Pin 25
			Low	0	Pin input is low
	_	DINIAC	High	1	Pin input is high
AA	К	PIN26	Low	0	Pin 26 Pin input is low
			High	1	Pin input is high
AB	R	PIN27	_		Pin 27
			Low	0	Pin input is low
AC	R	PIN28	High	1	Pin input is high Pin 28
AC	11	1 11440	Low	0	Pin input is low
			High	1	Pin input is high
AD	R	PIN29			Pin 29
			Low	0	Pin input is low
AE	R	PIN30	High	1	Pin input is high Pin 30
ΛL	11	1 11430	Low	0	Pin input is low
			High	1	Pin input is high
AF	R	PIN31		0	Pin 31
			Low	0 1	Pin input is low
			High	1	Pin input is high



Table 80: DIR

Bit r	numbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
Α	RW	PINO	Input	0	Pin 0 Pin set as input
В	RW	PIN1	Output	0	Pin set as output Pin 1 Pin set as input
С	RW	PIN2	Output	1	Pin set as output Pin 2
			Input Output	0 1	Pin set as input Pin set as output
D	RW	PIN3	Input Output	0	Pin 3 Pin set as input Pin set as output
E	RW	PIN4	Input	0	Pin 4 Pin set as input
F	RW	PIN5	Output	1	Pin set as output Pin 5
			Input Output	0 1	Pin set as input Pin set as output
G	KW	PIN6	Input Output	0 1	Pin 6 Pin set as input Pin set as output
Н	RW	PIN7	Input	0	Pin 7 Pin set as input
I	RW	PIN8	Output	1	Pin set as output Pin 8 Pin set as input
J	RW	PIN9	Input Output	0 1	Pin set as input Pin set as output Pin 9
			Input Output	0 1	Pin set as input Pin set as output
K	RW	PIN10	Input Output	0	Pin 10 Pin set as input Pin set as output
L	RW	PIN11	Input Output	0 1	Pin 11 Pin set as input Pin set as output
М	RW	PIN12	Input Output	0	Pin 12 Pin set as input Pin set as output
N	RW	PIN13	Input Output	0	Pin 13 Pin set as input Pin set as output
0	RW	PIN14	Input Output	0	Pin 14 Pin set as input Pin set as output
Р	RW	PIN15	Input	0	Pin 15 Pin set as input Pin set as output
Q	RW	PIN16	Output	0	Pin 16 Pin set as input
R	RW	PIN17	Output	0	Pin set as output Pin 17 Pin set as input
S	RW	PIN18	Output Input Output	0	Pin set as output Pin 18 Pin set as input Pin set as output
T	RW	PIN19	Input Output	0	Pin 19 Pin set as input Pin set as output
U	RW	PIN20	Input	0	Pin 20 Pin set as input
٧	RW	PIN21	Output	0	Pin set as output Pin 21 Pin set as input
W	RW	PIN22	Output	0	Pin set as output Pin 22 Pin set as input
X	RW	PIN23	Output	1	Pin set as output Pin 23
Υ	RW	PIN24	Input Output	0 1	Pin set as input Pin set as output Pin 24
Z		PIN25	Input Output	0 1	Pin set as input Pin set as output Pin 25
2	IVV	THYES	Input	0	Pin 25 Pin set as input



Id	numb	er		AF AE AC AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Res					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
			Output	1	Pin set as output
AA	RW	PIN26			Pin 26
			Input	0	Pin set as input
			Output	1	Pin set as output
AB	RW	PIN27			Pin 27
			Input	0	Pin set as input
			Output	1	Pin set as output
AC	RW	PIN28	•		Pin 28
			Input	0	Pin set as input
			Output	1	Pin set as output
AD	RW	PIN29			Pin 29
			Input	0	Pin set as input
			Output	1	Pin set as output
ΑE	RW	PIN30	•		Pin 30
			Input	0	Pin set as input
			Output	1	Pin set as output
AF	RW	PIN31	•		Pin 31
			Input	0	Pin set as input
			Output	1	Pin set as output

Table 81: DIRSET

Note: Read: reads value of DIR register. **Note:** Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

Bit r	numbe			its that shall be set. Writing 31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld .		•			X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	- †				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld		Field	Value Id	Value	Description
A	RW		value lu	Value	Set as output pin 0
^	11.44	FINO	lanut	0	·
			Input	1	Read: pin set as input
			Output		Read: pin set as output
_			Set	1	Write: writing a '1' sets pin to output
В	RW	PIN1			Set as output pin 1
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
С	RW	PIN2			Set as output pin 2
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
D	RW	PIN3			Set as output pin 3
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
E	R\M	PIN4	500	-	Set as output pin 4
_	11.00	1 1144	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			•	1	·
_	D\A/	PIN5	Set	1	Write: writing a '1' sets pin to output
г	RW	PINS		•	Set as output pin 5
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
G	RW	PIN6			Set as output pin 6
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Н	RW	PIN7			Set as output pin 7
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
ı	RW	PIN8			Set as output pin 8
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
J	RW	PIN9	360	1	Set as output pin 9
,	11.00	1 1145	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			•	1	· · · · · · · · · · · · · · · · · · ·
.,	D14/	DINIAO	Set	1	Write: writing a '1' sets pin to output
K	RW	PIN10			Set as output pin 10
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
L	RW	PIN11			Set as output pin 11
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
М	RW	PIN12			Set as output pin 12
			Input	0	Read: pin set as input
				1	



Note: Read: reads value of DIR register. **Note:** Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

Bit n	umbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	t				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
N	RW	PIN13	Set	1	Write: writing a '1' sets pin to output Set as output pin 13
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
0	D\A/	PIN14	Set	1	Write: writing a '1' sets pin to output Set as output pin 14
U	11.00	FIIV14	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
Р	D\A/	PIN15	Set	1	Write: writing a '1' sets pin to output Set as output pin 15
	IVV	FINIS	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
_	DIA	DINIAC	Set	1	Write: writing a '1' sets pin to output
Q	KVV	PIN16	Input	0	Set as output pin 16 Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
R	RW	PIN17	Input	0	Set as output pin 17 Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
S	RW	PIN18	Innut	0	Set as output pin 18
			Input Output	0 1	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Т	RW	PIN19		0	Set as output pin 19
			Input Output	0	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
U	RW	PIN20			Set as output pin 20
			Input Output	0 1	Read: pin set as input
			Set	1	Read: pin set as output Write: writing a '1' sets pin to output
٧	RW	PIN21			Set as output pin 21
			Input	0	Read: pin set as input
			Output Set	1	Read: pin set as output Write: writing a '1' sets pin to output
W	RW	PIN22	Jet	•	Set as output pin 22
			Input	0	Read: pin set as input
			Output Set	1	Read: pin set as output Write: writing a '1' sets pin to output
Χ	RW	PIN23	Jet .	1	Set as output pin 23
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
Υ	RW	PIN24	Set	1	Write: writing a '1' sets pin to output Set as output pin 24
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
Z	RW	PIN25	Set	1	Write: writing a '1' sets pin to output Set as output pin 25
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
AA	RW/	PIN26	Set	1	Write: writing a '1' sets pin to output Set as output pin 26
1		:= :	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
AB	R\M	PIN27	Set	1	Write: writing a '1' sets pin to output Set as output pin 27
ΑĐ	IVVV	1 11¥4/	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
AC	R\A/	PIN28	Set	1	Write: writing a '1' sets pin to output Set as output pin 28
AC	11.44	1 11420	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
4.5	DV4	DINIZO	Set	1	Write: writing a '1' sets pin to output
AD	KW	PIN29	Input	0	Set as output pin 29 Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
AE	RW	PIN30	Input	0	Set as output pin 30 Read: pin set as input
			Output	1	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
AF	RW	PIN31	Innut	0	Set as output pin 31
			Input Output	0	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output



Table 82: DIRCLR

Note: Read: reads value of DIR register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Id	numb		, ,	31 30 29 28 27 26 25 24 AF AE AC AC AB AA Z Y	. Writing a '0' will have no effect. I 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Res					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
Α	RW	PIN0		•	Set as input pin 0
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
D	D\A/	DINI1	Clear	1	Write: writing a '1' sets pin to input
В	RW	PIN1	Input	0	Set as input pin 1 Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
С	RW	PIN2	Cicai	1	Set as input pin 2
•		2	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
D	RW	PIN3			Set as input pin 3
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Ε	RW	PIN4			Set as input pin 4
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
F	RW	PIN5			Set as input pin 5
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
G	RW	PIN6			Set as input pin 6
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Н	RW	PIN7			Set as input pin 7
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
		844.0	Clear	1	Write: writing a '1' sets pin to input
I	RW	PIN8			Set as input pin 8
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
	DIA	DINO	Clear	1	Write: writing a '1' sets pin to input
J	KVV	PIN9	lanut	0	Set as input pin 9
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
K	D\A/	DINIAO	Clear	1	Write: writing a '1' sets pin to input
K	IV V V	PIN10	Input	0	Set as input pin 10 Read: pin set as input
			Output	1	Read: pin set as niput Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
L	R\M	PIN11	Cicai	1	Set as input pin 11
-	11.00	1 11411	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
М	RW	PIN12	- -		Set as input pin 12
		·==	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
N	RW	PIN13			Set as input pin 13
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
0	RW	PIN14			Set as input pin 14
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Р	RW	PIN15			Set as input pin 15
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Q	RW	PIN16			Set as input pin 16
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
R	RW	PIN17			Set as input pin 17
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
S	RW	PIN18			Set as input pin 18
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output



Note: Read: reads value of DIR register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Bit r	umbe				23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					X W V U T S R Q P O N M L K J I H G F E D C B A
Rese					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
-	DIA/	DINIAO	Clear	1	Write: writing a '1' sets pin to input
Т	RW	PIN19	Innut	0	Set as input pin 19
			Input	1	Read: pin set as input
			Output Clear	1	Read: pin set as output Write: writing a '1' sets pin to input
U	D\A/	PIN20	Cleai	Ţ	Set as input pin 20
U	IL AA	PINZU	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
V	RW	PIN21	O.C.	_	Set as input pin 21
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
W	RW	PIN22			Set as input pin 22
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Χ	RW	PIN23			Set as input pin 23
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Υ	RW	PIN24			Set as input pin 24
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
7	DIA/	DINIOF	Clear	1	Write: writing a '1' sets pin to input
Z	KVV	PIN25	Input	0	Set as input pin 25 Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AA	RW/	PIN26	Cicai	-	Set as input pin 26
,,,,		111120	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AB	RW	PIN27			Set as input pin 27
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AC	RW	PIN28			Set as input pin 28
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AD	RW	PIN29			Set as input pin 29
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
	D) A :	DINIDO	Clear	1	Write: writing a '1' sets pin to input
ΑE	кW	PIN30	Innut	0	Set as input pin 30
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
۸Ε	D\A/	PIN31	Clear	1	Write: writing a '1' sets pin to input
AF	KVV	riiv31	Innut	0	Set as input pin 31 Read: pin set as input
			Input Output	1	Read: pin set as input Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
			Cicui	_	write. Writing a 2 3cts pill to input

Table 83: PIN_CNF[n]

Bit num Id Reset	ber		31 0		29 2 0 (28 2° 0 0	0	5 24 0	0	22 0			19 0	18 0		16 E 0	15 0	0	4 1 0	3 1 0		0 9 D 0	8 D 0	7 0	6 0	5 0	4 0 0	2 1 : B	1 0 5 A . 0
Id RV	V Field	Value Id	Val	ue					De	scr	ipti	on																	
A RV	V DIR								P	n d	irec	tioi	n																
		Input	0						C	onfi	gur	e p	in a	s aı	n in	put	: pi	n											
		Output	1						C	onfi	gur	ер	in a	s aı	n oı	utp	ut	pin											
B RV	V INPUT								C	onn	ect	or	disc	on	nec	t in	pu	t b	uff	er									
		Connect	0						C	onn	ect	inp	ut l	buf	fer														
		Disconnect	1						D	isco	nne	ect	inp	ut k	ouff	er													
C RV	V PULL								Р	ull c	onf	igu	rati	on															
		Disabled	0						Ν	о рі	ıll																		
		Pulldown	1						Р	ull d	low	n o	n p	in															
		Pullup	3						Р	ull u	ро	n p	in																
D RV	V DRIVE								D	rive	COI	nfig	ura	tio	n														
		S0S1	0						St	and	larc	l '0'	, st	anc	larc	1 '1'													
		H0S1	1						Н	igh	driv	'e '()', s	tan	ıdaı	'd '	l'												
		S0H1	2						St	and	larc	l '0'	, hi	gh (driv	/e ':	L'												
		H0H1	3							igh			,	_				1											
		D0S1	4						D	isco	nne	ect	'0' s	star	nda	rd '	1'												
		D0H1	5						D	isco	nne	ect	'0',	hig	h d	rive	'1												



Bit i	numb	er		31 30 2	29 28	27	26	25	24 2	23 2	2 21	20	19		17 1 E E		5 14	13 1	2 1	1 10 D			7	6	5		3 2 C C		-
Res	et			0 0 (0 0	0	0 (0	0 (0 0	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 (0 (0 0	1	0
Id	RW	Field	Value Id	Value					- 1	Desc	ripti	on																	
			S0D1	6						Star	ndard	l '0'	. dis	cor	nec	t '1'													
			H0D1	7						High	n driv	'e '()', d	isco	nne	ct '1													
Ε	RW	SENSE								Pin	sensi	ng	med	har	nism														
			Disabled	0						Disa	bled																		
			High	2						Sen	se fo	r hi	gh le	eve	ı														
			Low	3						Sen	se fo	r lo	w le	vel															



15 GPIO tasks and events (GPIOTE)

15.1 Functional description

The GPIO Tasks and Events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events. Each GPIOTE channel can be assigned to one pin.

A task can be used in each GPIOTE channel for performing the following write operations to a pin:

- Set
- Clear
- Toggle

An event can be generated in each GPIOTE channel from one of the following input conditions:

- · Rising edge
- · Falling edge
- Any change

15.1.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins; the OUT[n] tasks and the IN[n] events. The tasks can be used for writing to individual pins, and the events can be generated from changes occurring at the inputs of individual pins.

The tasks and events are configured using the CONFIG[n] registers. Every pair of OUT[n] tasks and IN[n] events has one CONFIG[n] register associated with it.

When an OUT[n] task or an IN[n] event has been configured to operate on a pin, the pin can only be written from the GPIOTE module. Attempting to write a pin as a normal GPIO pin will have no effect.

As long as an OUT[n] task or an IN[n] event is configured to control a pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value as specified in the GPIO will therefore be ignored as long as the pin is controlled by GPIOTE. When the GPIOTE is disconnected from a pin, see MODE field in CONFIG[n] register, the associated pin will get the output and configuration values specified in the GPIO module.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].

15.1.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal. The event will be generated on the rising edge of the DETECT signal. See *GPIO* chapter for more information about the DETECT signal.

This feature is always enabled although the peripheral itself appears to be IDLE, that is, no clocks or other power intensive infrastructure have to be requested to keep this feature enabled. This feature can therefore be used to wake up the CPU from a WFI or WFE type sleep in System ON with all peripherals and the CPU idle, that is, lowest power consumption in System ON mode.

15.1.3 Task and events pin configuration

Each GPIOTE channel is associated with one physical GPIO pin through the CONFIG.PSEL field. When Event mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an input, overriding the setting in GPIO. Similarly, when Task mode is selected in CONFIG.MODE the pin specified by CONFIG.PSEL will be configured as an output, overriding the setting in GPIO. When Disabled is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will use its configuration from the PIN_CNF registers in GPIO.



Only one GPIOTE channel can be assigned to one physical pin. Failing to do so may result in unpredictable behavior.

15.2 Register Overview

Table 84: Instances

Base address	Peripheral	Instance	Description
0x40006000	GPIOTE	GPIOTE	GPIO Tasks and Events

Table 85: Register Overview

Register	Offset	Description
Tasks		
OUT[0]	0x000	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in
		CONFIG[0].POLARITY.
OUT[1]	0x004	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is configured in
		CONFIG[1].POLARITY.
OUT[2]	0x008	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is configured in
		CONFIG[2].POLARITY.
OUT[3]	0x00C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is configured in
		CONFIG[3].POLARITY.
Events		
IN[0]	0x100	Event generated from pin specified in CONFIG[0].PSEL
IN[1]	0x104	Event generated from pin specified in CONFIG[1].PSEL
IN[2]	0x108	Event generated from pin specified in CONFIG[2].PSEL
IN[3]	0x10C	Event generated from pin specified in CONFIG[3].PSEL
PORT	0x17C	Event generated from multiple input pins
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG[0]	0x510	Configuration for OUT[n] task and IN[n] event
CONFIG[1]	0x514	Configuration for OUT[n] task and IN[n] event
CONFIG[2]	0x518	Configuration for OUT[n] task and IN[n] event
CONFIG[3]	0x51C	Configuration for OUT[n] task and IN[n] event

15.3 Register Details

Table 86: INTEN

Bit n	umbe	er		31 I	30 2	29 2	28 2	7 26	5 25	24	23	22	21	20	19	18	17 :	L6 1	l 5 1	4 1	3 1	2 1:	1 10	9	8	7	6	5	4 3 D	2 C	1 B	0 A
Rese	t			0	0 0) (0 0	0	0	0	0	0	0	0	0 (0	0 () (0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0
Id	RW	Field	Value Id	Val	lue						De	scri	ptic	on																		
Α	RW	IN0									En	abl	e or	r dis	sabl	e ir	nter	rupt	t on	IN[<u>0]</u> e	ver	nt									
			Disabled	0							Di	sab	le																			
			Enabled	1							En	abl	e																			
В	RW	IN1									En	abl	e or	r dis	sabl	e ir	nter	rupt	t on	IN[1] e	ver	nt									
			Disabled	0							Di	sab	le																			
			Enabled	1							En	abl	e																			
С	RW	IN2									En	abl	e or	r dis	sabl	e ir	nter	rupt	t on	IN[2] e	ver	nt									
			Disabled	0							Di	sab	le																			
			Enabled	1							En	abl	e																			
D	RW	IN3									En	abl	e or	r dis	sabl	e ir	nter	rupt	t on	IN[3] e	ver	nt									
			Disabled	0							Di	sab	le																			
			Enabled	1							En	abl	e																			
1	RW	PORT									En	abl	e or	r dis	sabl	e ir	nter	rupt	t on	PO	RT (eve	nt									
			Disabled	0							Di	sab	le																			
			Enabled	1							En	abl	e																			

Table 87: INTENSET

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

		Mote. Winte o	nas no circet. Which read this re	CPISCEL WIII	11000	4111	ciic	value	01 11		•																						
Bit r	umbe	er		31	30 2	9 2	8 27	26 2	25 2	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				- 1																										D	С	В	Α
Rese	t			0	0 0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Val	ue					D	escri	ptic	on																				
Α	RW	IN0								٧	/rite	'1'	to E	na	ble	int	errı	ıpt	on	ΙΝĮ	0]	eve	nt.										_
			Enabled	1						Ε	nab	e																					
В	RW	IN1								٧	/rite	'1'	to E	na	ble	int	erru	ıpt	on	INĮ	1]	eve	nt.										
			Enabled	1						Ε	nab	e																					
С	RW	IN2								٧	/rite	'1'	to E	na	ble	int	errı	ıpt	on	INĮ	2]	eve	nt.										
			Enabled	1						Ε	nab	e																					



 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$

Bit	numbe	r		31	30 2	29 2	28 2	7 26	5 25	24	23	22 2	21 2	0 1	9 1	B 17	7 16	15	14	13 1	.2 1	1 10	9	8	7	6	5	4	32	1	0
Id				- 1																								0	C	В	Α
Res	et			0	0 () (0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0 0	0	0	0
Id	RW	Field	Value Id	Va	lue						Des	crip	tio	n																	
D	RW	IN3									W	ite '	1' t	ο Ει	nabl	e in	terr	upt	on	IN[3] ev	ent.									
			Enabled	1							En	able	!																		
1	RW	PORT									W	ite '	1' t	ο Ει	nabl	e in	terr	upt	on	POR	7 ev	ent.									
			Enabled	1							En	able																			

Table 88: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.


																									_	_	_	_	_				_
Bit i	านmb	er		31	30 2	29 2	28 2	7 2	6 25	5 24	1 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	. 0
Id				1																										-	o c	В	Α
Res	et			0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0 () (0	0	0
Id	RW	Field	Value Id	Va	lue						De	scri	iptic	on																			
Α	RW	IN0									W	/rite	'1'	to	Clea	ar iı	nte	rup	t o	n <i>II</i>	V[0	ev	ent										
			Disabled	1							D	isab	le																				
В	RW	IN1									W	/rite	'1'	to	Clea	ar iı	nte	rup	t o	n <i>II</i>	V[1	ev	ent										
			Disabled	1							D	isab	le																				
С	RW	IN2									W	/rite	'1'	to	Clea	ar iı	nte	rup	t o	n <i>II</i>	V[2	ev	ent										
			Disabled	1							D	isab	le																				
D	RW	IN3									W	/rite	1'	to	Clea	ar ii	nte	rup	t o	n <i>II</i>	V[3	ev	ent										
			Disabled	1							D	isab	le																				
1	RW	PORT									W	/rite	'1'	to	Clea	ar iı	nte	rup	t o	n P	OR	T ev	en	t.									
			Disabled	1							D	isab	le																				

Table 89: CONFIG[n]

Bit	numb	er		31	30 2	29 2	28 2	7 2	6 2!	5 24	4 23	22 21	L 20	19	18	17	16	15	14	13 :	l2 1	1 1	.0 9	8	7	6	5	4	3	2	1	0
Id													D			С	С			- 1	3 B	В	В	В							Α	Α
Res	et			0	0 () (0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue						De	script	ion																			
Α	RW	MODE									M	ode																				
			Disabled	0								sable PIOTE				ifie	d by	PS	EL v	/ill r	not l	oe a	acqu	ire	d by	the	9					
			Event	1							Ev	ent m	od	e																		
											IN oc	e pin [n] ev curs c	ent	will he p	be																	
			Task	3							Th tri by	sk mo ie pin ggerii POLA	spe ng t	ecifie he C TY or	OUT n th	[n] ie p	tas in. \	k wi Whe	ll p en e	erfo nab	rm led	the as	ope a tas	rat k tl	ion he C	spe SPIC	cifie	ed				
											WI	odule ritten	as	a reg	gula	ır o	utp	ut p	in f	rom	the	GF	PIO r	noc	lule							
В	RW			[0.	31]							n num																				
С	RW	POLARITY									wl	hen Ir nen O i inpu	UT	[n] ta	ask	is t	rigg	ere	d. V	۷he	n İn							ion				
			None	0							Ta	sk mo	ode	: No	eff	ect	on	pin	froi	n O	UT[n] t	ask.	Eve	ent	mo	de:	no				
												[n] ev		_							,											
			LoToHi	1								sk mo [n] ev			•							ven	t mo	de	: Ge	ner	ate					
			HiToLo	2								sk mo [n] ev								•		Eve	ent r	noc	de: 0	Gen	era	te				
			Toggle	3							Ta	sk mo [n] wl	ode	: Tog	ggle	e pii	n fro	om	วบ			ent	mod	le:	Gen	era	te					
D	RW	OUTINIT										hen ir PIOTE															ffe	ct.				
			Low	0							Ta	sk mo	ode	: Init	ial	valı	ie c	f pi	n b	efor	e ta	sk 1	rigg	erir	ng is	lov	V					
			High	1							Ta	sk mo	ode	: Init	ial	valı	ie c	f pi	n b	efor	e ta	sk 1	rigg	erir	ng is	his	gh					



16 Programmable Peripheral Interconnect (PPI)



n: number of channels

m: number of channel groups

Figure 16: PPI block diagram

16.1 Functional description

The Programmable Peripheral Interconnect (PPI) enables different peripherals to interact autonomously with each other using tasks and events and without having to use the CPU.

The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another peripheral. A task is connected to an event through a PPI channel. The PPI channel is composed of two end-point registers, the Event End-Point (EEP) and the Task End-Point (TEP). A peripheral task is connected to a Task End-Point using the address of the task register associated with the task. Similarly, a peripheral event is connected to an Event End-Point using the address of the event register associated with the event.

There are two ways of enabling and disabling PPI channels:

- Enable or disable PPI channels individually using the CHEN, CHENSET, and CHENCLR registers.
- Enable or disable PPI channels in PPI channel groups through the groups' ENABLE and DISABLE tasks.
 Prior to these tasks being triggered, the PPI channel group must be configured to define which PPI channels belongs to which groups.

PPI tasks (for example, CHG0EN) can be triggered through the PPI like any other task, which means they can be hooked up to a PPI channel as a TEP. One event can trigger multiple tasks by using multiple channels and one task can be triggered by multiple events in the same way.



16.1.1 Pre-programmed channels

As illustrated in *Table 90: Pre-programmed channels* on page 74 some of the PPI's channels are pre-programmed. These channels cannot be configured by the CPU, but can be added to groups and enabled/disabled like the general purpose PPI channels.

Table 90: Pre-programmed channels

Channel	EEP	TEP
20	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
21	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
22	TIMERO->EVENTS_COMPARE[1]	RADIO->TASKS_DISABLE
23	RADIO->EVENTS_BCMATCH	AAR->TASKS_START
24	RADIO->EVENTS_READY	CCM->TASKS_KSGEN
25	RADIO->EVENTS_ADDRESS	CCM->TASKS_CRYPT
26	RADIO->EVENTS_ADDRESS	TIMERO->TASKS_CAPTURE[1]
27	RADIO->EVENTS_END	TIMERO->TASKS_CAPTURE[2]
28	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
29	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
30	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_CLEAR
31	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_START

16.2 Register Overview

Table 91: Instances

Base address	Peripheral	Instance	Description
0x4001F000	PPI	PPI	Programmable Peripheral Interconnect

Table 92: Register Overview

Register	Offset	Description
Tasks		
CHG[0].EN	0x000	Enable channel group 0
CHG[0].DIS	0x004	Disable channel group 0
CHG[1].EN	0x008	Enable channel group 1
CHG[1].DIS	0x00C	Disable channel group 1
CHG[2].EN	0x010	Enable channel group 2
CHG[2].DIS	0x014	Disable channel group 2
CHG[3].EN	0x018	Enable channel group 3
CHG[3].DIS	0x01C	Disable channel group 3
Registers		
CHEN	0x500	Channel enable register
CHENSET	0x504	Channel enable set register
CHENCLR	0x508	Channel enable clear register
CH[0].EEP	0x510	Channel 0 event end-point
CH[0].TEP	0x514	Channel 0 task end-point
CH[1].EEP	0x518	Channel 1 event end-point
CH[1].TEP	0x51C	Channel 1 task end-point
CH[2].EEP	0x520	Channel 2 event end-point
CH[2].TEP	0x524	Channel 2 task end-point
CH[3].EEP	0x528	Channel 3 event end-point
CH[3].TEP	0x52C	Channel 3 task end-point
CH[4].EEP	0x530	Channel 4 event end-point
CH[4].TEP	0x534	Channel 4 task end-point
CH[5].EEP	0x538	Channel 5 event end-point
CH[5].TEP	0x53C	Channel 5 task end-point
CH[6].EEP	0x540	Channel 6 event end-point
CH[6].TEP	0x544	Channel 6 task end-point
CH[7].EEP	0x548	Channel 7 event end-point
CH[7].TEP	0x54C	Channel 7 task end-point
CH[8].EEP	0x550	Channel 8 event end-point
CH[8].TEP	0x554	Channel 8 task end-point
CH[9].EEP	0x558	Channel 9 event end-point
CH[9].TEP	0x55C	Channel 9 task end-point
CH[10].EEP	0x560	Channel 10 event end-point
CH[10].TEP	0x564	Channel 10 task end-point
CH[11].EEP	0x568	Channel 11 event end-point
CH[11].TEP	0x56C	Channel 11 task end-point
CH[12].EEP	0x570	Channel 12 event end-point
CH[12].TEP	0x574	Channel 12 task end-point
CH[13].EEP	0x578	Channel 13 event end-point
CH[13].TEP	0x57C	Channel 13 task end-point
CH[14].EEP	0x580	Channel 14 event end-point
CH[14].TEP	0x584	Channel 14 task end-point
CH[15].EEP	0x588	Channel 15 event end-point
CH[15].TEP	0x58C	Channel 15 task end-point
S[15].1L1	0,000	Shariffe 25 cast on a point



Register	Offset	Description
CHG[0]	0x800	Channel group 0
CHG[1]	0x804	Channel group 1
CHG[2]	0x808	Channel group 2
CHG[3]	0x80C	Channel group 3

16.3 Register Details

Table 93: CHEN

Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			AF AE AC AC AB AA Z Y	
Res				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld ^	RW Field	Value Id	Value	Description Enable or disable shappel 0
Α	RW CH0	Disabled	0	Enable or disable channel 0 Disable channel
		Enabled	1	Enable channel
В	RW CH1			Enable or disable channel 1
		Disabled	0	Disable channel
		Enabled	1	Enable channel
С	RW CH2	Disabled	0	Enable or disable channel 2
		Disabled Enabled	1	Disable channel Enable channel
D	RW CH3	2.100.100	_	Enable or disable channel 3
		Disabled	0	Disable channel
		Enabled	1	Enable channel
Ε	RW CH4	Disabled	0	Enable or disable channel 4
		Disabled Enabled	1	Disable channel Enable channel
F	RW CH5	Endoica	±	Enable or disable channel 5
		Disabled	0	Disable channel
		Enabled	1	Enable channel
G	RW CH6	B: 11 1		Enable or disable channel 6
		Disabled Enabled	0 1	Disable channel Enable channel
Н	RW CH7	Enabled	1	Enable or disable channel 7
		Disabled	0	Disable channel
		Enabled	1	Enable channel
I	RW CH8	8: 11 1		Enable or disable channel 8
		Disabled Enabled	0 1	Disable channel Enable channel
J	RW CH9	Ellableu	1	Enable or disable channel 9
-		Disabled	0	Disable channel
		Enabled	1	Enable channel
K	RW CH10		_	Enable or disable channel 10
		Disabled Enabled	0 1	Disable channel
L	RW CH11	Enableu	1	Enable channel Enable or disable channel 11
_	0	Disabled	0	Disable channel
		Enabled	1	Enable channel
М	RW CH12			Enable or disable channel 12
		Disabled	0	Disable channel
N	RW CH13	Enabled	1	Enable channel Enable or disable channel 13
	NW CITES	Disabled	0	Disable channel
		Enabled	1	Enable channel
0	RW CH14			Enable or disable channel 14
		Disabled	0	Disable channel
Р	RW CH15	Enabled	1	Enable channel Enable or disable channel 15
	51115	Disabled	0	Disable channel
		Enabled	1	Enable channel
U	RW CH20			Enable or disable channel 20
		Disabled Enabled	0	Disable channel
V	RW CH21	Enabled	1	Enable channel Enable or disable channel 21
	AVV CITZI	Disabled	0	Disable channel
		Enabled	1	Enable channel
W	RW CH22		_	Enable or disable channel 22
		Disabled	0	Disable channel
Х	RW CH23	Enabled	1	Enable channel Enable or disable channel 23
^	A.V. C1123	Disabled	0	Disable channel
		Enabled	1	Enable channel
Υ	RW CH24			Enable or disable channel 24
		Disabled	0	Disable channel
7	DW/ CHOS	Enabled	1	Enable channel
Z	RW CH25	Disabled	0	Enable or disable channel 25 Disable channel
		Enabled	1	Enable channel



Id	numbe	er			30 2 AE A										19	18	17	16	_	0	-		2 1: L	1 10 K))	8 I	7 H	6 G	5 F	4 : E [3 2 0 C	2 1 B	1 0 A
Res				·	0 0) (0) (0	0	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0
Id		Field	Value Id	Val	ue							escr	-																				
AA	RW	CH26										nab					cha	nne	el 2	6													
			Disabled	0							D	isab	ole (cha	nne	el.																	
			Enabled	1							Ε	nab	le c	har	nne	I																	
AB	RW	CH27									Е	nab	le c	or d	isat	ole	cha	nne	el 2	7													
			Disabled	0							D	isab	ole (cha	nne	el																	
			Enabled	1							Е	nab	le c	har	nne	I																	
AC	RW	CH28									Е	nab	le c	r d	isab	ole	cha	nne	el 2	8													
			Disabled	0							D	isab	ole (cha	nne	el																	
			Enabled	1							Е	nab	le c	har	nne	I																	
AD	RW	CH29									Е	nab	le c	or d	isab	ole	cha	nne	el 2	9													
			Disabled	0							D	isab	ole (cha	nne	el																	
			Enabled	1							Е	nab	le c	har	nne	I																	
ΑE	RW	CH30									Е	nab	le c	r d	isat	ole	cha	nne	el 3	0													
			Disabled	0							D	isab	ole (cha	nne	el .																	
			Enabled	1							Е	nab	le c	har	nne	I																	
AF	RW	CH31									Е	nab	le c	r d	isat	ole	cha	nne	el 3	1													
			Disabled	0							D	isab	ole (cha	nne	el																	
			Enabled	1							Е	nab	le c	har	nne	1																	

Table 94: CHENSET

 $\label{Note: Read: Rea$

	number	dividual bits are set by writing a '1' to t	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				ZYXWVU PONMLKJIHGFEDCBA
Res				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW CH0		_	Write '1': Enable channel 0. Write '0': no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
_		Set	1	Write: Enable channel
В	RW CH1	a		Write '1': Enable channel 1. Write '0': no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
_	DW CH3	Set	1	Write: Enable channel
С	RW CH2	Disabled	0	Write '1': Enable channel 2. Write '0': no effect
		Disabled Enabled	1	Read: channel disabled Read: channel enabled
		Set	1	Write: Enable channel
D	RW CH3	Jei	1	Write '1': Enable channel 3. Write '0': no effect
U	NW CIIS	Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
Е	RW CH4	361	-	Write '1': Enable channel 4. Write '0': no effect
-		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
F	RW CH5			Write '1': Enable channel 5. Write '0': no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
G	RW CH6			Write '1': Enable channel 6. Write '0': no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
Н	RW CH7			Write '1': Enable channel 7. Write '0': no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
ı	RW CH8		_	Write '1': Enable channel 8. Write '0': no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
	DIA	Set	1	Write: Enable channel
J	RW CH9	Disabled	0	Write '1': Enable channel 9. Write '0': no effect
		Disabled Enabled	1	Read: channel disabled Read: channel enabled
		Set	1	Write: Enable channel
K	RW CH10	Set	1	Write '1': Enable channel 10. Write '0': no effect
K	NVV CITTO	Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
L	RW CH11	361	1	Write '1': Enable channel 11. Write '0': no effect
-		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
М	RW CH12		-	Write '1': Enable channel 12. Write '0': no effect
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel



Note: Read: reads value of CH{i} field in CHEN register.

Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

Bit	numb		set by writing a '1' to the bi		23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld .		-, -		AF AE AC AC AB AA Z Y	
Res	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
N	RW	CH13			Write '1': Enable channel 13. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
_	D)A/	CUIA	Set	1	Write: Enable channel
0	RW	CH14	Disabled	0	Write '1': Enable channel 14. Write '0': no effect
			Disabled Enabled	0 1	Read: channel disabled Read: channel enabled
			Set	1	Write: Enable channel
Р	RW	CH15	301	1	Write '1': Enable channel 15. Write '0': no effect
•		CHIS	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
U	RW	CH20			Write '1': Enable channel 20. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
V	RW	CH21			Write '1': Enable channel 21. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
		0.100	Set	1	Write: Enable channel
W	RW	CH22	Disabled	0	Write '1': Enable channel 22. Write '0': no effect
			Disabled	0	Read: channel disabled Read: channel enabled
			Enabled Set	1 1	Write: Enable channel
Χ	RW	CH23	Jet	1	Write '1': Enable channel 23. Write '0': no effect
^		CHES	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
Υ	RW	CH24			Write '1': Enable channel 24. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
Z	RW	CH25			Write '1': Enable channel 25. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
^ ^	D\A/	CHIE	Set	1	Write: Enable channel Write '1': Enable channel 26. Write '0': no effect
AA	KVV	CH26	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
AB	RW	CH27			Write '1': Enable channel 27. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
AC	RW	CH28			Write '1': Enable channel 28. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
A D	DIA	CU20	Set	1	Write: Enable channel
ΑD	KW	CH29	Disabled	0	Write '1': Enable channel 29. Write '0': no effect
			Disabled Enabled	0 1	Read: channel disabled Read: channel enabled
			Set	1	Write: Enable channel
ΑE	RW	CH30	55.	-	Write '1': Enable channel 30. Write '0': no effect
		230	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
AF	RW	CH31			Write '1': Enable channel 31. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel

Table 95: CHENCLR

Note: Read: reads value of CH{i} field in CHEN register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect

		Note:	individual bits are cleared by writing a 1 to th	e bits ti	Πdι	Sildi	l be	ciea	irea.	VVI	TUITI	gа	U	WIII	Πd١	/e i	10 6	пe	CL.														
Bit	numb	er		31 30	29	28 2	27 2	26 25	5 24	23	22	21 :	20	19	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
Id				AF AE	ΑC	AC A	AB /	AA Z	Υ	Х	W	V	U					Р	0	Ν	М	L	K	J	I.	н	G	F	Ε	D (C	В	A
Res	et			0 0	0	0 0) (0 0	0	0	0	0 (0	0 ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 ()
Id	RW	Field	Value Id	Value						De	scri	ptio	n																				П
Α	RW	CH0								W	rite	'1':	Di	sabl	e c	har	ine	0.	Wı	rite	'0':	no	eff	ect									Π
			Disabled	0						Re	ad:	cha	nr	iel d	isa	ble	d																
			Enabled	1						Re	ad:	cha	nr	iel e	nal	ole	t																
			Clear	1						W	rite	: dis	ab	le cl	nar	nne	l																
В	RW	CH1								W	rite	'1':	Di	sabl	e c	har	ne	1.	Wı	rite	'0':	no	eff	ect									
			Disabled	0						Re	ad:	cha	nr	iel d	isa	ble	d																
			Enabled	1						Re	ad:	cha	nr	iel e	nal	ole	ŀ																
			Clear	1						W	rite	: dis	ab	le cl	nar	nne																	



Note: Read: reads value of CH{i} field in CHEN register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Bit i Id Res	numbe et	er		AF AE AC AC AB AA Z Y	I 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U P O N M L K J I H G F E D C B A O O O O O O O O O O O O O O O O
Id		Field	Value Id	Value	Description
С	RW	CH2			Write '1': Disable channel 2. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
_	DVA	0112	Clear	1	Write: disable channel
D	KW	CH3	Disabled	0	Write '1': Disable channel 3. Write '0': no effect
			Disabled Enabled	0 1	Read: channel disabled Read: channel enabled
			Clear	1	Write: disable channel
E	RW	CH4	Cicai	1	Write '1': Disable channel 4. Write '0': no effect
_		····	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
F	RW	CH5			Write '1': Disable channel 5. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
G	RW	CH6	D: 11 1	0	Write '1': Disable channel 6. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1 1	Read: channel enabled Write: disable channel
Н	D\A/	CH7	Cledi	1	Write '1': Disable channel 7. Write '0': no effect
П	IV V V	СП7	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
ı	RW	CH8		_	Write '1': Disable channel 8. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
J	RW	CH9			Write '1': Disable channel 9. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
K	RW	CH10	S. 11.1		Write '1': Disable channel 10. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1	Read: channel enabled Write: disable channel
L	R\M/	CH11	Clear	1	Write '1': Disable channel 11. Write '0': no effect
-	11.00	CIIII	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
М	RW	CH12			Write '1': Disable channel 12. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
N	RW	CH13			Write '1': Disable channel 13. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
O	RW	CH14	D: 11 1	0	Write '1': Disable channel 14. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1 1	Read: channel enabled Write: disable channel
D	D\A/	CH15	Cledi	1	Write '1': Disable channel 15. Write '0': no effect
	11.44	0.113	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
U	RW	CH20			Write '1': Disable channel 20. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
٧	RW	CH21			Write '1': Disable channel 21. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
W	кW	CH22	Disabled	0	Write '1': Disable channel 22. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
٧	D\A/	CH23	Clear	1	Write: disable channel Write '1': Disable channel 23. Write '0': no effect
Х	L VV	CIIZO	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel disabled Read: channel enabled
			Clear	1	Write: disable channel
Υ	R\M	CH24	Cicai	1	Write '1': Disable channel 24. Write '0': no effect
'	11.00	G1124	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
Z	RW	CH25		-	Write '1': Disable channel 25. Write '0': no effect
			Disabled	0	Read: channel disabled



Note: Read: reads value of CH{i} field in CHEN register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		AF AE AC AC AB AA Z Y	X W V U P O N M L K J I H G F E D C B A
Reset		0 0 0 0 0 0 0 0	$0 \;\; 0 \;\; 0 \;\; 0 \;\; 0 \;\; 0 \;\; 0 \;\; 0 \;$
ld RW Field	Value Id	Value	Description
	Enabled	1	Read: channel enabled
	Clear	1	Write: disable channel
AA RW CH26			Write '1': Disable channel 26. Write '0': no effect
	Disabled	0	Read: channel disabled
	Enabled	1	Read: channel enabled
	Clear	1	Write: disable channel
AB RW CH27			Write '1': Disable channel 27. Write '0': no effect
	Disabled	0	Read: channel disabled
	Enabled	1	Read: channel enabled
	Clear	1	Write: disable channel
AC RW CH28			Write '1': Disable channel 28. Write '0': no effect
	Disabled	0	Read: channel disabled
	Enabled	1	Read: channel enabled
	Clear	1	Write: disable channel
AD RW CH29			Write '1': Disable channel 29. Write '0': no effect
	Disabled	0	Read: channel disabled
	Enabled	1	Read: channel enabled
	Clear	1	Write: disable channel
AE RW CH30			Write '1': Disable channel 30. Write '0': no effect
	Disabled	0	Read: channel disabled
	Enabled	1	Read: channel enabled
	Clear	1	Write: disable channel
AF RW CH31			Write '1': Disable channel 31. Write '0': no effect
	Disabled	0	Read: channel disabled
	Enabled	1	Read: channel enabled
	Clear	1	Write: disable channel

Table 96: CH[m].EEP

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A	
Reset		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description
A RW EEP			Pointer to event register. Accepts only addresses to registers

from the Event group.

Table 97: CH[m].TEP

Е	Bit number		31 30 29 28 2	27 26 25 24	4 23 22 21	20 19 1	.8 17 1	6 15	14 13	12 11 1	.0 9	8	76	5	4 3	2	1 0
1	d		A A A A A	A A A	AAA	4 A A	A A	A	AA	4 A A	A	A A	A	Α /	4 А	A A	AA
F	Reset		0 0 0 0 0	0 0 0	0000	0 0	0 0	0	0 0	0 0	0	0 0	0	0 (0 0	0 0	0 0
1	d RW Fie	d Value Id	Value		Descriptio	n											
A	RW TE				Pointer to	task re	egister	. Acce	epts onl	v addre	sses	to re	giste	rs			

from the Task group.

Table 98: CHG[n]

Bit r	numbe	er		31 30	29	28 2	7 26	25 2	24 23	3 22	21	20	19 :	18 :	17 1	L 6 1	L5 1	L4 1	3 1	2 11	. 10	9	8	7	6	5 4	4 3	2	1	0
Id				AF AE	ΑC	AC A	BAA	Ζì	γX	w	V	U				F	, () N	ΙN	1 L	K	j	Ŭ	н	GΙ	E	D	c	В	Α
Rese	et			0 0									0 (0 (0 () () (0	0	0	0	0	0	0 (0	0	0	0	0
Id	RW	Field	Value Id	Value					D	escri	iptic	on																		
Α	RW	CH0							lı	nclud	de o	r ex	xclu	de (chai	nne	10													
			Excluded	0					Е	xclu	de																			
			Included	1					Ir	nclud	de																			
В	RW	CH1							lı	nclud	de o	r ex	xclu	de (chai	nne	11													
			Excluded	0					Е	xclu	de																			
			Included	1					lı	nclud	de																			
С	RW	CH2							li li	nclud	de o	r ex	xclu	de (chai	nne	12													
			Excluded	0					Е	xclu	de																			
			Included	1					lı	nclud	de																			
D	RW	CH3								nclud		r ex	xclu	de (chai	nne	13													
			Excluded	0					_	xclu																				
			Included	1						nclud																				
E	RW	CH4								nclud		r ex	xclu	de (chai	nne	14													
			Excluded	0						xclu																				
			Included	1						nclud																				
F	RW	CH5		_						nclud		r ex	xclu	de (chai	nne	15													
			Excluded	0						xclu																				
_			Included	1						nclud																				
G	RW	CH6								nclud		r ex	xclu	de (chai	nne	16													
			Excluded	0						xclu																				
	DIA	CUZ	Included	1						nclud					_															
Н	KW	CH7	Freelinde d	^						nclud		or ex	xclu	ae (cnai	ıne	1 /													
			Excluded	0						xclu																				
			Included	1					11	nclud	ue																			



D;+	- ما مور ر	~-		21 20 20 20 27 26 25 24	22 22 21 20 10 10 17 16 15 14 12 12 11 10 0 0 7 6 5 4 2 2 4 0
Bit n	umbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Rese	.+			AF AE AC AC AB AA Z Y	X W V U P O N M L K J I H G F E D C B A O O O O O O O O O O O O O O O O O O
		Eiold	Value Id	Value	
ld		Field	value iu	value	Description
I	KVV	CH8	Excluded	0	Include or exclude channel 8
				0	Exclude
	DIA	CLIO	Included	1	Include
J	KVV	CH9	Finalizate d	0	Include or exclude channel 9
			Excluded	0	Exclude
	DIA/	CUIO	Included	1	Include
K	KVV	CH10	5 1 1 1	•	Include or exclude channel 10
			Excluded	0	Exclude
	DIA	CHAA	Included	1	Include
L	KVV	CH11	5 1 1 1		Include or exclude channel 11
			Excluded	0	Exclude
	D14/	C114.2	Included	1	Include
М	RW	CH12	Final radia at	٥	Include or exclude channel 12
			Excluded	0	Exclude
	D) 4 /	6114.2	Included	1	Include
N	KW	CH13	Evaluded	0	Include or exclude channel 13
			Excluded	0	Exclude
0	DIA	CU14	Included	1	Include
0	ĸW	CH14	Evaludad	0	Include or exclude channel 14
			Excluded	0	Exclude
	D) 4 /	CUIT	Included	1	Include
Р	RW	CH15			Include or exclude channel 15
			Excluded	0	Exclude
		0.100	Included	1	Include
U	RW	CH20			Include or exclude channel 20
			Excluded	0	Exclude
			Included	1	Include
V	RW	CH21			Include or exclude channel 21
			Excluded	0	Exclude
			Included	1	Include
W	RW	CH22			Include or exclude channel 22
			Excluded	0	Exclude
.,			Included	1	Include
Х	RW	CH23		•	Include or exclude channel 23
			Excluded	0	Exclude
			Included	1	Include
Υ	RW	CH24			Include or exclude channel 24
			Excluded	0	Exclude
7	Ditt	CHOE	Included	1	Include
Z	RW	CH25	Fueluded	0	Include or exclude channel 25
			Excluded	0	Exclude
Λ Λ	DIA	CUDE	Included	1	Include
AA	KW	CH26	Eveludad	0	Include or exclude channel 26
			Excluded	0	Exclude
ΛP	D\A/	CU27	Included	1	Include
AB	KW	CH27	Evaludad	0	Include or exclude channel 27
			Excluded	0	Exclude
۸۲	D\A/	CH30	Included	1	Include
AC	KVV	CH28	Evaludad	0	Include or exclude channel 28
			Excluded Included	0 1	Exclude
۸D	D\A/	CH30	mciuded	1	Include Include or exclude channel 29
ΑD	KVV	CH29	Excluded	0	
				0	Exclude
۸۲	D\A/	CHOO	Included	1	Include
ΑE	KW	CH30	Excluded	0	Include or exclude channel 30
				0	Exclude Include
۸۲	D\A/	CU21	Included	1	
AF	KVV	CH31	Evaludad	0	Include or exclude channel 31
			Excluded	0	Exclude
			Included	1	Include



17 2.4 GHz Radio (RADIO)

The RADIO contains a 2.4 GHz radio receiver and a 2.4 GHz radio transmitter that is compatible with Nordic's proprietary 250 kbps, 1 Mbps and 2 Mbps radio modes in addition to 1 Mbps Bluetooth Low Energy mode.

The RADIO implements EasyDMA. EasyDMA in combination with an automated packet assembler and packet disassembler, and an automated CRC generator and CRC checker, makes it very easy to configure and use the RADIO. See *Figure 17: RADIO block diagram* on page 81 for more information.




Figure 17: RADIO block diagram

The RADIO includes a Device Address Match unit and an interframe spacing control unit that can be utilized to simplify address white listing and interframe spacing respectively, in *Bluetooth* low energy and similar applications.

The RADIO also includes a Received Signal Strength Indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits have been sent or received by the RADIO.

17.1 Functional description

17.1.1 EasyDMA

The RADIO implements EasyDMA for reading and writing of data packets from and to the RAM without CPU involvement.

As illustrated in *Figure 17: RADIO block diagram* on page 81, the RADIO's EasyDMA utilizes the same PACKETPTR pointer for receiving packets and transmitting packets. The CPU should reconfigure this pointer every time before the RADIO is started via the START task.

The MAXLEN field in the PCNF1 register configures the maximum packet payload size in number of bytes that can be transmitted or received by the RADIO. This feature can be used to ensure that the RADIO does not overwrite, or read beyond, the RAM assigned to the packet payload. This means that if the packet payload length defined by PCNF1.STATLEN and the LENGTH field in the packet specifies a packet larger than MAXLEN, the payload will be truncated at MAXLEN.

If the payload length is specified larger than MAXLEN, the RADIO will still transmit or receive in the same way as before except the payload is now truncated to MAXLEN. The packet's LENGTH field will not be altered when the payload is truncated. The RADIO will calculate CRC as if the packet length is equal to MAXLEN.



If the PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

The EasyDMA will have finished accessing the RAM when the DISABLED event is generated.

17.1.2 Packet configuration

A Radio packet contains the following fields: PREAMBLE, ADDRESS, LENGTH, S0, S1, PAYLOAD and CRC as illustrated in *Figure 18: On-air packet layout* on page 82. The Radio sends the different fields in the packet in the order they are illustrated below, from left to right. The preamble will be sent least significant bit first on-air.




Figure 18: On-air packet layout

For all modes that can be specified in the MODE register, the PREAMBLE is always one byte long. If the first bit of the ADDRESS is 0 the preamble will be set to 0xAA otherwise the PREAMBLE will be set to 0x55.

Radio packets are stored in memory inside instances of a radio packet data structure as illustrated in *Figure 19: In-RAM representation of radio packet, S0, LENGTH and S1 are optional* on page 82. The PREAMBLE, ADDRESS and CRC fields are omitted in this data structure.




Figure 19: In-RAM representation of radio packet, S0, LENGTH and S1 are optional

The byte ordering on air is always Least Significant Byte First for the ADDRESS and PAYLOAD fields and Most Significant Byte First for the CRC field. The ADDRESS fields are always transmitted and received least significant bit first on-air. The CRC field is always transmitted and received Most Significant Bit first. The bit-endian, i.e. which order the bits are sent and received in, of the S0, LENGTH, S1 and PAYLOAD fields can be configured via the ENDIAN in PCNF1.

The sizes, in number of bits, of the S0, LENGTH and S1 fields can be individually configured via S0S, LS and S1S in PCNF0 respectively. If any of these fields are configured to be less than 8 bit long the, the least significant bits of the fields, as seen from the RAM representation, are used.

If S0, LENGTH or S1 are specified with zero length their fields will be omitted in memory, otherwise each field will be represented as a separate byte, regardless of the number of bits in their on-air counterpart.

17.1.3 Maximum packet length

Independent of the configuration of MAXLEN, the combined length of S0, LENGTH, S1 and PAYLOAD cannot exceed 254 bytes.

17.1.4 Address configuration

The on-air radio ADDRESS field is composed of two parts, the base address field and the address prefix field, see *Table 99: Definition of logical addresses* on page 83. The size of the base address field is configurable via BALEN in PCNF1. The base address is truncated from LSByte if the BALEN is less than 4.

The on-air addresses are defined in the BASEn and PREFIXn registers, and it is only when writing these registers the user will have to relate to actual on-air addresses. For other radio address registers such as the



TXADDRESS, RXADDRESSES and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on-air radio addresses and the logical addresses is described in *Table 99: Definition of logical addresses* on page 83.

Table 99: Definition of logical addresses

Logical address	Base address	Prefix byte
0	BASE0	PREFIXO.APO
1	BASE1	PREFIXO.AP1
2	BASE1	PREFIXO.AP2
3	BASE1	PREFIXO.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

17.1.5 Received Signal Strength Indicator (RSSI)

The radio implements a mechanism for measuring the power in the received radio signal. This feature is called Received Signal Strength Indicator (RSSI).

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by RSSI_{PERIOD}, see the device product specification for details. The RSSI sample will hold the average received signal strength during this sample period.

For the RSSI sample to be valid the radio has to be enabled in receive mode (RXEN task) and the reception has to be started (READY event followed by START task).

17.1.6 Data whitening

The RADIO is able to do packet whitening and de-whitening, see WHITEEN in PCNF1 register for how to enable whitening. When enabled, whitening and de-whitening will be handled by the RADIO automatically as packets are sent and received, i.e. radio packets located in RAM will not be whitened.

The whitening word is generated using polynomial $g(D) = D^7 + D^4 + 1$, which then is XORed with the data packet that is to be whitened, or de-whitened, see *Figure 20: Data whitening and de-whitening* on page 83.




Figure 20: Data whitening and de-whitening

Whitening and de-whitening will be performed over the whole packet, except for the preamble, and the address field.

The linear feedback shift register, illustrated in *Figure 20: Data whitening and de-whitening* on page 83 can be initialised via the DATAWHITEIV register.



17.1.7 CRC

The CRC generator in the RADIO calculates the CRC over the whole packet excluding the preamble. If desirable the address field can be excluded from the CRC calculation as well, see CRCCNF register for more information.

The CRC polynomial is configurable as illustrated in *Figure 21: CRC generation of an n bit CRC* on page 84 where bit 0 in the CRCPOLY register corresponds to X⁰ and bit 1 corresponds to X¹ etc. See CRCPOLY for more information.




Figure 21: CRC generation of an n bit CRC

As illustrated in *Figure 21: CRC generation of an n bit CRC* on page 84, the CRC is calculated by feeding the packet serially through the CRC generator. Before the packet is clocked through the CRC generator, the CRC generator's latches b_0 through b_n will be initialized with a predefined value specified in the CRCINIT register. When the whole packet is clocked through the CRC generator, latches b_0 through b_n will hold the resulting CRC. This value will be used by the RADIO during both transmission and reception but it is not available to be read by the CPU at any time. A received CRC can however be read by the CPU via the RXCRC register independent of whether or not it has passed the CRC check.

The length (n) of the CRC is configurable, see CRCCNF for more information.

The status of the CRC check can be read from the CRCSTATUS register after a packet has been received.

17.1.8 Radio states

The RADIO can enter the following states as described in *Table 100: RADIO state diagram* on page 84 below. An overview state diagram for the RADIO is illustrated in *Figure 22: Radio states* on page 85. This figure shows how the tasks and events relate to the RADIO's operation. The RADIO does not prevent a task from being triggered from the wrong state, if a task is triggered from the wrong state, for example if the RXEN task is triggered from the RXDISABLE state, this may lead to incorrect behaviour. As illustrated in *Figure 22: Radio states* on page 85, the PAYLOAD event is always generated even if the payload is zero.

Table 100: RADIO state diagram

State	Description
DISABLED	No operations are going on inside the radio and the power consumption is at a minimum
RXRU	The radio is ramping up and preparing for reception
RXIDLE	The radio is ready for reception to start
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitored
TXRU	The radio is ramping up and preparing for transmission
TXIDLE	The radio is ready for transmission to start
TX	The radio is transmitting a packet
RXDISABLE	The radio is disabling the receiver
TXDISABLE	The radio is disabling the transmitter






Figure 22: Radio states

17.1.9 Maximum consecutive transmission time

Maximum consecutive transmission time is defined as the longest time the RADIO can be active transmitting before it has to be disabled, i.e. the longest possible time between READY event and DISABLE task.

Maximum consecutive transmission time for the RADIO is 1 ms running of a 60 ppm crystal and 16 ms running of a 30 ppm crystal.

17.1.10 Transmit sequence

Before the RADIO is able to transmit a packet, it must first ramp-up in TX mode, see TXRU in *Figure 22: Radio states* on page 85 and *Figure 23: Transmit sequence* on page 86 etc. A TXRU ramp-up sequence is initiated when the TXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiate. A packet transmission is initiated by triggering the START task. As illustrated in *Figure 22: Radio states* on page 85 the START task can first be triggered after the RADIO has entered into the TXIDLE state.

Figure 23: Transmit sequence on page 86 illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in Figure 23: Transmit sequence on page 86 the RADIO will by default transmit '1's between READY and START, and between END and DISABLED.






Figure 23: Transmit sequence

A slightly modified version of the transmit sequence from *Figure 23: Transmit sequence* on page 86 is illustrated in *Figure 24: Transmit sequence using shortcuts to avoid delays* on page 86 where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.




Figure 24: Transmit sequence using shortcuts to avoid delays

The RADIO is able to send multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated in *Figure 25: Transmission of multiple packets* on page 87.






Figure 25: Transmission of multiple packets

17.1.11 Receive sequence

Before the RADIO is able to receive a packet, it must first ramp-up in RX mode, see RXRU in *Figure 22: Radio states* on page 85 and *Figure 26: Receive sequence* on page 87 etc. An RXRU ramp-up sequence is initiated when the RXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in *Figure 22: Radio states* on page 85 the START task can, first be triggered after the RADIO has entered into the RXIDLE state.

Figure 26: Receive sequence on page 87 illustrates a single packet reception where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay, caused by CPU execution, is expected between READY and START, and between END and DISABLE. As illustrated Figure 26: Receive sequence on page 87 the RADIO will be listening and possibly receiving undefined data, illustrated with an 'X', from START and until a packet with valid preamble (P) is received.




Figure 26: Receive sequence

A slightly modified version of the receive sequence from *Figure 26: Receive sequence* on page 87 is illustrated in *Figure 27: Receive sequence using shortcuts to avoid delays* on page 88 where the the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.






Figure 27: Receive sequence using shortcuts to avoid delays

The RADIO is able to receive multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated *Figure 28: Reception of multiple packets* on page 88.




Figure 28: Reception of multiple packets

17.1.12 Interframe spacing

Interframe spacing is the time interval between two consecutive packets. It is defined as the time, in micro seconds, from the end of the last bit of the previous packet received and to the start of the first bit of the subsequent packet that is transmitted. The RADIO is able to enforce this interval as specified in the TIFS register as long as TIFS is not specified to be shorter than the RADIO's turn-around time ⁶, i.e. the time needed to switch off the receiver, and switch back on the transmitter.

TIFS is only enforced if END_DISABLE and DISABLED_TXEN shortcuts are enabled. TIFS is only qualified for use in BLE_1MBIT mode.

17.1.13 Device address match

The device address match feature is tailored for address white listing in a Bluetooth Low Energy and similar implementations. This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and as long as RADIO is configured for little endian, see PCNF1.ENDIAN.

⁶ See product specification for more information on the timing value t_{TXEN}.



The Device Address match unit assumes that the 48 first bits of the payload is the device address and that bit number 6 in S0 is the TxAdd bit. See the Bluetooth Core Specification for more information about device addresses, TxAdd and white listing.

The RADIO is able to listen for 8 different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.

17.1.14 Bit counter

The RADIO implements a simple counter that can be configured to generate an event after a specific number of bits have been transmitted or received. By using shortcuts, this counter can be started from different events generated by the RADIO and hence count relative to these.

The bit counter is started by triggering the BCSTART task, and stopped by triggering the BCSTOP task. A BCMATCH event will be generated when the bit counter has counted the number of bits specified in the BCC register. The bit counter will continue to count bits until the DISABLED event is generated or until the BCSTOP task is triggered. The CPU can therefore, after a BCMATCH event, reconfigure the BCC value for new BCMATCH events within the same packet.

The bit counter can only be started after the RADIO has received the ADDRESS event.

The bit counter will stop and reset on BCSTOP, STOP and DISABLE tasks. The bit counter is also stopped and reset on END event unless the END START shortcut is enabled.

Figure 29: Bit counter example on page 89 illustrate how the bit counter can be used to generate a BCMATCH event in the beginning of the packet payload, and again generate a second BCMATCH event after sending 2 bytes (16 bits) of the payload.




Figure 29: Bit counter example

17.1.15 Bluetooth trim values

Before the RADIO can be used in BLE_1MBIT mode, see *MODE* register, the default trim values of the RADIO must be overridden if so indicated in the *OVERRIDEEN* register.

See OVERRIDE0 through OVERRIDE4 for information about the override registers in the RADIO.

The correct values to specify in the override registers are found in FICR, see *BLE_1MBIT[0]* through *BLE_1MBIT[4]*.



To enable the trim values to be overridden the override mechanism must be enabled via the ENABLE field in the *OVERRIDE4* register. After override is enabled the new trim values will be used next time the RADIO is enabled in TX or RX mode.

To go back to standard trim values, for example when switching between BLE_1MBIT and another RADIO MODE, the override mechanism must be disabled via the ENABLE field in the *OVERRIDE4* register.

17.2 Register Overview

Table 101: Instances

Base address	Peripheral	Instance	Description
0x40001000	RADIO	RADIO	2.4 GHz Radio

Table 102: Register Overview

RXEN 0x004 Er START 0x008 St STOP 0x00C St DISABLE 0x010 Di RSSISTART 0x014 St RSSISTOP 0x018 St BCSTART 0x01C St BCSTOP 0x020 St Events READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	nable RADIO in TX mode nable RADIO in RX mode nable RADIO rop RADIO rop RADIO rop RADIO rop RADIO rop RADIO rop RADIO rop RADIO rart the RSSI and take one single sample of the receive signal strength rop the RSSI measurement rop the bit counter rop the bit counter rop the bit counter rop the sampled up and is ready to be started ddress sent or received rocket payload sent or received rocket sent or received rocket sent or received rocket sent or received rocket sent or received rocket sent or received rocket sent or received rocket sent or received rocket sent or received rocket sent or received
RXEN 0x004 Er START 0x008 St STOP 0x00C St DISABLE 0x010 Di RSSISTART 0x014 St RSSISTOP 0x018 St BCSTART 0x01C St BCSTOP 0x020 St Events READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	nable RADIO in RX mode cart RADIO cop RADIO isable RADIO isable RADIO isable RADIO art the RSSI and take one single sample of the receive signal strength cop the RSSI measurement cart the bit counter cop the bit counter ADIO has ramped up and is ready to be started didress sent or received acket payload sent or received acket sent or received
START 0x008 St STOP 0x00C St DISABLE 0x010 Di RSSISTART 0x014 St RSSISTOP 0x018 St BCSTART 0x01C St BCSTOP 0x020 St Events READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	cart RADIO cop RADIO isable RADIO start the RSSI and take one single sample of the receive signal strength cop the RSSI measurement cart the bit counter cop the bit counter ADIO has ramped up and is ready to be started didress sent or received acket payload sent or received acket sent or received
STOP 0x00C St DISABLE 0x010 Di RSSISTART 0x014 St RSSISTOP 0x018 St BCSTART 0x01C St BCSTOP 0x020 St Events READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	top RADIO isable RADIO isable RADIO isart the RSSI and take one single sample of the receive signal strength top the RSSI measurement iterate the bit counter top the bit counter ADIO has ramped up and is ready to be started didress sent or received acket payload sent or received acket sent or received
DISABLE 0x010 Di RSSISTART 0x014 St RSSISTOP 0x018 St BCSTART 0x01C St BCSTOP 0x020 St Events READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	isable RADIO cart the RSSI and take one single sample of the receive signal strength cop the RSSI measurement cart the bit counter cop the bit counter ADIO has ramped up and is ready to be started ddress sent or received cacket payload sent or received cacket sent or received
RSSISTART 0x014 St RSSISTOP 0x018 St BCSTART 0x01C St BCSTOP 0x020 St Events READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	cart the RSSI and take one single sample of the receive signal strength cop the RSSI measurement cart the bit counter cop the bit counter ADIO has ramped up and is ready to be started ddress sent or received cacket payload sent or received cacket sent or received
RSSISTOP 0x018 St BCSTART 0x01C St BCSTOP 0x020 St Events 8 8 READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	cop the RSSI measurement cart the bit counter cop the bit counter ADIO has ramped up and is ready to be started ddress sent or received acket payload sent or received acket sent or received
BCSTART 0x01C St BCSTOP 0x020 St Events 8 8 READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	art the bit counter cop the bit counter ADIO has ramped up and is ready to be started ddress sent or received acket payload sent or received acket payload sent or received
BCSTOP 0x020 St Events READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	ADIO has ramped up and is ready to be started ddress sent or received acket payload sent or received acket payload sent or received
Events READY 0x100 RA ADDRESS 0x104 AC PAYLOAD 0x108 PE END 0x10C PE DISABLED 0x110 RA DEVMATCH 0x114 A	ADIO has ramped up and is ready to be started ddress sent or received acket payload sent or received acket payload sent or received acket payload sent or received
READY 0x100 RA ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	ddress sent or received acket payload sent or received acket sent or received
ADDRESS 0x104 Ac PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	ddress sent or received acket payload sent or received acket sent or received
PAYLOAD 0x108 Pa END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	acket payload sent or received acket sent or received
END 0x10C Pa DISABLED 0x110 RA DEVMATCH 0x114 A	acket sent or received
DISABLED 0x110 RA DEVMATCH 0x114 A	
DEVMATCH 0x114 A	ADIO has been disabled
DEVMISS 0x118 No	device address match occurred on the last received packet
	o device address match occurred on the last received packet
	ampling of receive signal strength complete. A new RSSI sample is ready for readout from the
RS	SSISAMPLE register.
BCMATCH 0x128 Bir	t counter reached bit count value specified in the BCC register
Registers	
	nortcut register
	nable interrupt
	isable interrupt
	RC status
	eceived address
	RC field of previously received packet
	evice address match index
	acket pointer
	requency
	utput power
	ata rate and modulation
	acket configuration register 0
	acket configuration register 1
	ase address 0
	ase address 1
	refixes bytes for logical addresses 0-3
	refixes bytes for logical addresses 4-7
	ransmit address select
	eceive address select
	RC configuration
	RC polynomial
	RC initial value
	est features enable register
	ter Frame Spacing in us
	SSI sample
	urrent radio state
	ata whitening initial value
	t counter compare
	evice address base segment 0
• •	evice address base segment 1
	evice address base segment 2
	evice address base segment 3
	evice address base segment 4
	evice address base segment 5
	evice address base segment 6
	evice address base segment 7
• •	evice address prefix 0
• •	evice address prefix 1
<i>DAP[2]</i> 0x628 De	evice address prefix 2



Register	Offset	Description
DAP[3]	0x62C	Device address prefix 3
DAP[4]	0x630	Device address prefix 4
DAP[5]	0x634	Device address prefix 5
DAP[6]	0x638	Device address prefix 6
)AP[7]	0x63C	Device address prefix 7
ACNF	0x640	Device address match configuration
VERRIDEO	0x724	Trim value override register 0
VERRIDE1	0x728	Trim value override register 1
VERRIDE2	0x72C	Trim value override register 2
VERRIDE3	0x730	Trim value override register 3
VERRIDE4	0x734	Trim value override register 4
OWER	0xFFC	Peripheral power control

17.3 Register Details

Table 103: SHORTS

Bit	numb	er		31 3	0 29	9 28	27 2	6 2	5 24	1 23	22	21 2	20 :	19 1	8 1	7 16	15	14	13 1	2 1	1 10	9	8	7	6	5 4	3	2	1 0
Id																							н		G F	Е	D	С	ВА
Res	et			0 0	0	0	0 0	0	0	0	0	0 0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0 0
Id	RW	Field	Value Id	Valu	e					De	escri	ptio	n																
Α	RW	READY_START								Sł	hort	cut k	bet	wee	n <i>RE</i>	AD	Y ev	ent	and	STA	<i>RT</i> t	ask							
			Disabled	0						Di	isabl	le sh	nort	tcut															
			Enabled	1						Er	nabl	e sh	ort	cut															
В	RW	END_DISABLE								Sł	hort	cut k	bet	wee	n <i>El</i>	VD e	ven	t an	d DI	SAB	<i>LE</i> ta	ask							
			Disabled	0						Di	isabl	le sh	nort	tcut															
			Enabled	1						Er	nabl	e sh	ort	cut															
С	RW	DISABLED_TXEN								Sh	hort	cut k	bet	wee	n <i>Dl</i>	SAE	LED	eve	nt a	nd	TXEN	/ ta	sk						
			Disabled	0						Di	isabl	le sh	nort	tcut															
			Enabled	1						Er	nabl	e sh	ort	cut															
D	RW	DISABLED_RXEN								Sh	hort	cut k	bet	wee	n <i>Dl</i>	SAE	LED	eve	nt a	nd	RXEI	V ta	sk						
			Disabled	0						Di	isabl	le sh	nort	tcut															
			Enabled	1						Er	nabl	e sh	ort	cut															
Ε	RW	ADDRESS_RSSISTART								Sh	horto	cut b	bet	wee	n <i>Al</i>	DDR	ESS	eve	nt a	nd F	RSSIS	TAF	RT ta	sk					
			Disabled	0						Di	isabl	le sh	nort	tcut															
			Enabled	1							nabl																		
F	RW	END_START								Sł	hort	cut k	bet	wee	n <i>El</i>	VD e	ven	t an	d 57	AR	tas	k							
			Disabled	0							isabl																		
			Enabled	1							nabl																		
G	RW	ADDRESS_BCSTART									hort				n <i>Al</i>	DDR	ESS	eve	nt a	nd E	CST.	AR1	tasl	k					
			Disabled	0							isabl																		
			Enabled	1						Er	nabl	e sh	ort	cut															
Н	RW	DISABLED_RSSISTOP									hort				n <i>Dl</i>	SAE	LED	eve	ent a	nd	RSSI	STO	P ta	sk					
			Disabled	0						Di	isabl	le sh	nort	tcut															
			Enabled	1						Er	nabl	e sh	ort	cut															

Table 104: INTENSET

Bit num	nbe	_																												
				31	30 2	29 2	28 27	7 26	25 2	24 2	23 22	21	20	19 :	18 :	l7 1	6 15	14	13 :	12 1	1 10 K	9	8	7 H	6 G I	5 4 F E	4 3 D	2 C	1 B	0 A
Reset				0	0 0) (0 (0	0 (0 (0 (0	0	0 (0 (0	0	0	0 (0 0	0	0	0	0	0 (0 0	0	0	0)
Id R\	W	Field	Value Id	Va	lue					- 1	Desci	ipti	on																	
A R\	W	READY									Writ	e '1'	to E	Enal	ole i	nte	rup	t on	REA	DY e	even	ıt.								
			Enabled	1							Enab	le																		
B R\	W	ADDRESS									Writ	e '1'	to E	Enal	ole i	nte	rup	t on	ADL	ORES	S ev	ent								
			Enabled	1							Enab	le																		
C R\	W	PAYLOAD									Writ	e '1'	to E	Enal	ole i	nte	rup	t on	PAY	'LOA	D ev	/ent								
			Enabled	1							Enab	le																		
D R\	W	END									Writ	e '1'	to E	Enal	ole i	nte	rup	t on	ENL	eve	ent.									
			Enabled	1							Enab	le																		
E R\	W	DISABLED									Writ	e '1'	to I	Enal	ole i	nte	rup	t on	DIS	4 <i>BLE</i>	D e	vent	t.							
			Enabled	1							Enab	le																		
F R\	W	DEVMATCH									Writ	e '1'	to 8	Enal	ole i	nte	rup	t on	DEV	/MA	ТСН	eve	nt.							
			Enabled	1							Enab	le																		
G R\	W	DEVMISS									Writ	e '1'	to E	Enal	ole i	nte	rup	t on	DEV	MIS	S ev	ent.								
			Enabled	1							Enab	le																		
H R\	W	RSSIEND									Writ	e '1'	to E	Enal	ole i	nte	rup	t on	RSS	IENL) ev	ent.								
			Enabled	1							Enab	le																		
K R\	W	BCMATCH									Writ	e '1'	to E	Enal	ole i	nte	rup	t on	BCN	1AT	CH e	ven	t.							
			Enabled	1							Enab	le																		



Table 105: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit i	numb	er		31 30	29	28 2	7 2	6 25	5 24	23	22 2	21 2	0 1	9 18	3 17	16	15	14	13 :	l2 1	1 1(K	9	8	7 H	6 G	5 F	4 F [3 2 0 C	. 1 B	0 A
Res	et			0 0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0		0
Id	RW	Field	Value Id	Value						De	escrip	tior	n																	
Α	RW	READY	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>R</i>	EAD	Y ev	ent.									
В	RW	ADDRESS	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>A</i> .	DDF	ESS	eve	nt.								
С	RW	PAYLOAD	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>P</i>	4YL	DAD	eve	nt.								
D	RW	END	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>El</i>	VD (ever	it.									
E	RW	DISABLED	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>D</i>	ISAE	BLEC	eve	ent.								
F	RW	DEVMATCH	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>D</i>	EVN	1AT	CH e	ven	t.							
G	RW	DEVMISS	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>D</i>	EVN	IISS	eve	nt.								
Н	RW	RSSIEND	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>R</i> .	SSIE	ND	ever	nt.								
K	RW	BCMATCH	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>B</i>	CMA	ATC	ev.	ent.								

Table 106: CRCSTATUS

Bit	numb	er		31 30	29	28	27 2	6 2!	5 24	23	22 2	21 2	0 19	9 18	17	16	15	14 1	3 12	11	10	9 8	3 7	6	5	4	3	2	1 0
Id																													Α
Res	et			0 0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0 () (0	0	0	0	0	0	0 (0 0
Id	RW	Field	Value Id	Value						De	scrip	tior	1																
Α	R	CRCSTATUS								CF	RC st	atus	of	pack	(et i	rece	ive	t											
			CRCError	0						Pa	icket	rec	eive	d w	ith	CRC	err	or											
			CRCOk	1						Pa	cket	rec	eive	d w	ith	CRC	ok												

Table 107: RXMATCH

Bit	numb	er		31 30	29 28	27 2	6 2	5 24	23	22 2	21 20	0 19	18 :	17 1	6 15	14	13	12 1	1 10	9	8	7	6	5 4	1 3	2	1	0
Id																										Α	Α.	Α
Res	et			0 0	0 0	0 0	0	0	0	0 (0 0	0	0 (0 0	0	0	0	0 0	0	0	0 () () (0	0	0	0	0
Id	RW	Field	Value Id	Value					Des	scrip	tion	1																
Α	R	RXMATCH							Re	ceiv	ed a	ddre	ess															
									Lo	gica	l add	dress	of v	vhic	n pre	evio	us p	acke	t was	s red	ceiv	ed						

Table 108: RXCRC

Bit	umb	er		31 30	29	28	27 :	26 2	25 2	24 2	23 2	2 2	1 2	0 19	18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id											\ A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱,	AA
Res	et			0 0	0	0	0 (0 () () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 (
Id	RW	Field	Value Id	Value							es	ript	tior	1																		
Α	R	RXCRC									CRC	fie	ld c	f pr	evi	ous	ly re	ecei	vec	l pa	cket	t										
											CRC	fie	ld c	f pr	evi	ous	ly re	ecei	vec	l pa	cket	t										

Table 109: DAI

Bit	numb	er		31 30 2	9 28 2	27 26	25	24 2	3 22	2 21	20	19 1	8 17	16	15	14 1	3 12	11	10	9	8 7	' 6	5	4	3	2 1	1 0
Id																									1	۱ A	A
Res	et			0 0 0	0 0	0 (0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0 (0 (0 (0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value				C	esc	ripti	on																
Α	R	DAI							Devi	ce a	ddre	ess n	natch	n ind	dex												

Index (n) of device address, see *DAB[n]* and *DAP[n]*, that got an address match.

Table 110: PACKETPTR

Bit	numbe	er		31 30 29 28 2	27 26	25 2	4 23	22 21	20	19 1	.8 17	16	15	14 1	3 12	11	10	9	8	7	6 5	4	3	2	1 0
Id				AAAA	AA	А А	Α	А А	Α.	A A	A	Α	Α .	4 A	Α	Α	Α.	Α.	A A	۱ 4	A	Α	Α	A A	AA
Res	et			0 0 0 0 0	0	0	0 (0 0	0	0	0	0	0 0) (0	0	0	0 (0 0						
Id	RW	Field	Value Id	Value			De	script	on																
Α	RW	PACKETPTR					Pa	cket p	oint	er															

Packet address to be used for the next transmission or reception. When transmitting, the packet pointed to by this address will be transmitted and when receiving, the received packet will be written to this address. This address is a byte aligned ram address.

Decision point: START task.



Table 111: FREQUENCY

Bit	numb	er		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					A A A A A A
Res	et			0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	RW	FREQUENCY		[0100]	Radio channel frequency

Frequency = 2400 + FREQUENCY (MHz). Decision point: *TXEN* or *RXEN*

Table 112: TXPOWER

Bit n	umbe	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 A A A A A A	0 A
Rese	t			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
Id	RW	Field	Value Id	Value Description	
A	RW	TXPOWER	Pos4dBm OdBm Neg4dBm Neg8dBm Neg12dBm Neg16dBm Neg20dBm Neg30dBm	RADIO output power. Decision point: TXEN task Output power in number of dBm, i.e. if the value -20 is specified the output power will be set to -20 dBm. 0x04 +4 dBm 0x00 0 dBm 0xFC -4 dBm 0xFB -8 dBm 0xF4 -12 dBm 0xF0 -16 dBm 0xEC -20 dBm 0xEC -20 dBm 0xD8	

Table 113: MODE

Id	umbe	er		31 30																							,	A A
Rese	τ			0 0	U	U	υι	ט נ				0 (, (U U	U	U	0 (ט כ	U	U	U	U	U	U	U	U	י ע	ט נ
Id	RW	Field	Value Id	Value					esc	ripti	on																	
A	RW	MODE	Nrf_1Mbit Nrf_2Mbit Nrf_250Kbit Ble_1Mbit	0 1 2 3					Freq 1 Ml 2 Ml 250	uen oit/s oit/s kbit,	cy-s No No /s No	shift ordic ordic	Key pro pro c pi	ying oprie oprie ropr	(FSK tary tary ieta	rad rad rad ry ra	n set odul lio m lio m adio	atioi ode ode	١.	e rad	dio s	sup	por	ts				

Table 114: PCNF0

Bit r	umbe	er		31 30										Ε	Ε	Ε	E							C					A	4 4	A A
Rese	et			0 0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 () (0 (
Id	RW	Field	Value Id	Value	:					- 1	Desc	ripti	ion																		
Α	RW	LFLEN									Len STA	_			f LE	NG	TH	fiel	d in	nun	nbe	r of	bits	. De	cisi	on Į	ooiı	nt:			
С	RW	SOLEN									Len STA	_			of SC) fie	ld i	n nı	ımb	er c	of by	tes.	De	cisio	n p	oin	t:				
E	RW	S1LEN									Len:	gth o			f S1	L fie	ld i	n nı	ımb	er c	of bi	ts. C)eci:	sion	ро	int:					

Table 115: PCNF1

Di+ i	numb	n#		31 30	20	20 2	7 2	6 2	E 2/	1 22	22	21 2	n 1	10 1	0 1	7 1	C 1	C 1/	1 1 2	12	11 .	Λ (7	6	_	4 :	, ,	1	0
Id	umb	er		31 30	29	20 2	, ,	.o z: E		+ 23	22	21 2	10 1			, T			+ 13	B	11.	LU S B B	סי ח	′	0	2	4 :	, ,	,	0
Res	.+			0 0	^				٥	۸					۰		D	Δ	Δ	Δ	0 1		Δ	Α	Α .	A /	A A	Α	Α	Α
		etald	Malus Id	V-1	U	0 0	·	U	U	0				, 0	U	U	U	U	U	U	0 (, 0	U	U	U	0 '	0 0	U	U	U
ld		Field	Value Id	Value								ptio																		
Α	RW	MAXLEN		[025	5]					la		thai		_							the			•						
В	RW	STATLEN		[025	5]					St	atic	leng	gth i	in n	um	ber	of I	byte	es											
										pa le th	ayloa ngth an v	ad w	her et t	n se to N defii	ndi the	ng a e ra I in	and dio the	rec will LEN	eivii rec	ng p	o th acke or s eld o	ts, e end	e.g. i N b	f the	e sta mo	atic	•			
С	RW	BALEN		[24]						Ва	ase a	addr	ess	len	gth	in r	านท	nbei	of	byte	es									
										Th	ne ad	ddre	ss f	field	is (com	ipo:	sed	of t	he b	oase	add	ress	and	the	on	e			
										,		_		dres	s pr	efix	к, e.	g. s	et B	ALE	N=2	to g	et a	tota	al ac	ldre	SS			
												ytes																		
												on p																		
D	RW	ENDIAN																			ies to nt: 5 7				IGTI	⊣, S	1			
			Little	0						Le	ast	Sign	ifica	ant l	bit	on a	air f	irst												
			Big	1						M	ost :	signi	ifica	ant b	oit (on a	air f	irst												
Е	RW	WHITEEN								Er	nable	e or	disa	able	pa	cke	t w	hite	ning	3										
			Disabled	0						Di	sabl	le																		



Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld.	F	
nu D	- · ·	
Reset	000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value	Id Value	Description
Enabl	nd 1	Fnahle

Table 116: BASE0

Bit	numb	er		31 30	29	28	27 2	6 2	5 24	23	22	21 2	20 19	18	17	16	15	14	13 1	2 11	10	9	8	7	6	5 4	4 3	2	1	0
Id				ΑА	Α	A	A A	A	Α	Α	Α.	A 4	A A	Α	Α	Α	Α	Α.	A A	A A	Α	Α	Α.	Α.	A A	A A	A A	Α	Α	Α
Res	et			0 0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0 (0	0	0	0	0 (0 0	0	0	0	0
Id	RW	Field	Value Id	Value						De	scri	ptio	n																	
Α	RW	BASE0								Ва	ase a	addr	ess ()																
										Ra	adio	bas	e ad	dres	s 0.	. De	cisi	on p	oint	t: ST	٩RT	tasl	۲.							

Table 117: BASE1

Bit	numb	er		31 30	29	28	27 :	26 2	25	24	23	22 2	21 2	20 19	9 18	B 17	7 16	15	14	13	12	11 1	.0 9	9 8	3 7	6	5	4	3	2	1 0
Id				А А	Α.	Α.	A A	A A	Α.	Α	Α	A 4	۱ 4	A A	Α	Α	Α	Α	Α	Α	Α.	A A		A	Α	Α	Α	Α	Α .	A A	A A
Res	et			0 0	0	0	0 (0 (0	0	0	0 0) (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0 (
Id	RW	Field	Value Id	Value							Des	scrip	tio	n																	
Α	RW	BASE1									Ва	se a	ddr	ess :	1																
											Ra	dio l	bas	e ad	dre	ss 1	. De	cis	ion	ioq	nt: S	TAR	T ta	sk.							

Table 118: PREFIX0

Bit r	umbe	er		31	1 30	29	28	27	7 26	25	24	1 23	22	21	20	19	18	17	16	15	14	13	12 1	.1 1	0 9	8	7	6	5	4	3 2	1	0
Id				D	D	D	D	D	D	D	D	С	С	С	С	С	С	С	С	В	В	В	ВЕ	В	В	В	Α	Α	Α	A	A A	Α	Α
Rese	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	0	0												
Id	RW	Field	Value Id	Value Description																													
Α	RW	AP0		Value Description Address prefix 0. Decision point START task.																													
В	RW	AP1										A	ddre	ess	pre	efix	1. [Deci	sio	n po	int	STA	RT	task									
С	RW	AP2										A	ddre	ess	pre	efix	2. [Deci	sio	n po	int	STA	RT	task									
D	RW	AP3										A	ddre	ess	pre	efix	3. [Deci	sio	n po	int	STA	RT	task									

Table 119: PREFIX1

Bit r	umb	er		3:	1 30	29	9 2	8 2	7 2	26 2	5 2	4 23	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	1 0
Id				D	D	D	D	D) [D D	D	C	С	С	С	С	С	С	С	В	В	В	В	В	ВΙ	В	B /	١,	4 /	Α /	A A	A A	Α	A
Res	et			000000000000000000000000000000000000000															0	0	0													
Id	RW	Field	Value Id	V	alu	е						D	esci	ripti	ion																			
Α	RW	AP4		Value Description Address prefix 4. Decision point <i>START</i> task.																														
В	RW	AP5										Α	ddr	ess	pr	efix	5. I	Deci	sio	n p	oint	STA	4RT	tas	k.									
С	RW	AP6										Α	ddr	ess	pr	efix	6. I	Deci	sio	n p	oint	STA	4RT	tas	k.									
D	RW	AP7										Α	ddr	ess	pr	efix	7. I	Deci	sio	n p	oint	STA	4RT	tas	k.									

Table 120: TXADDRESS

Bit	number		31 30 29 28 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				AAA
Res	et		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW TXADDRESS			Transmit address select

Logical address to be used when transmitting a packet.

Decision point: START task

Table 121: RXADDRESSES

Ri+	numbe	or		21	20	20	20	27	26	25	24	23 2	2 21	20	10	10	17	16	15	1/	12	12 '	11 1	n a	Q	7	6	E .	1 2	2	1	Λ
Id	iuiiibe	GI		31	. 30	, 23	, 20	۷,	20	23		23 2	2 21	. 20	, 13	10	1,	10	13		13				٥	ú	6		. D	ŕ	В	^
Res	o†			٥	0	٥	0	^	n	0	n	n n	n	n	٥	n	٥	^	n	n	0	٠,	٠ ،	٥	٥		'n			n		0
Id	RW	Field	Value Id	_	alue	Ü	٠	•	•	•	٠	Desc	rinti	ion	Ů	ŭ	ŭ	ŭ	ŭ	٠	•	•	, ,	ŭ	٠	٠	٠		, ,	·	ŭ	Ü
			value lu	Vc	iiue								•																			
Α	KW	ADDR0										Enal				oie i	rece	pti	on (on i	ogic	aı a	aare	ess (). De	ecisi	on	poin	τ			
												STAI		ask.																		
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ole																			
В	RW	ADDR1										Enal	ole c	or d	isat	ole i	rece	pti	on (on I	ogic	al a	ddre	ess 1	L. De	ecisi	ion	poin	t			
												STAI	RT ta	ask.																		
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ole																			
C	RW	ADDR2										Enal	ole d	or d	isal	ole i	rece	nti	on o	on I	ogic	al a	ddre	ss 2	2. De	cisi	ion	noin	t			
												STAI									-6											
			Disabled	0								Disa																				
			Enabled	1								Enal																				
D	RW	ADDR3	Lilabled	_								Enal		or d	icak	ر مار	roco	nti	on i	an I	ogic	al a	ddra	·cc 3	ם ס	ocici	ion	noin	+			
U	LVV	ADDRS														ле	iece	pu	OII	וווכ	ogic	aı a	uuie	:55 3). De	CIS	OH	poiii	ι			
			5: 11 1									STAI		ask.																		
			Disabled	0								Disa																				
			Enabled	1								Enal	ole																			
Ε	RW	ADDR4																														



Bit nun	nber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 H G F E D C B A
Reset			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id R	W Field	Value Id	Value	Description
				Enable or disable reception on logical address 4. Decision point START task.
		Disabled	0	Disable
		Enabled	1	Enable
F R	W ADDR5			Enable or disable reception on logical address 5. Decision point
				START task.
		Disabled	0	Disable
		Enabled	1	Enable
G R	W ADDR6			Enable or disable reception on logical address 6. Decision point
				START task.
		Disabled	0	Disable
		Enabled	1	Enable
H R	W ADDR7			Enable or disable reception on logical address 7. Decision point
				START task.
		Disabled	0	Disable
		Enabled	1	Enable

Table 122: CRCCNF

Id	umbe	er				29	28 2	27 2																			В		6	5	4	3		1 A	
Rese	et			0	0 (0	0 () (0 0) (0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	ue						- 1	Des	cri	ptic	on																				
Α	RW	LEN		[1.	3]							CR	C le	eng	th i	in n	um	ıbeı	r of	by	tes.	De	cisi	on	poii	nt:	STAI	RT	task	(
			Disabled	0								CR	C le	eng	th i	is ze	ero	and	d C	RC	calc	ula	tior	ı is	disa	able	d								
			One	1								CR	C le	eng	th i	is o	ne	byt	e a	nd (CRC	ca	cul	atio	on is	s en	able	ed							
			Two	2								CR	C le	eng	th i	is tv	νo	byt	es a	and	CR	C c	alcu	ılat	ion	is e	nab	led							
			Three	3								CR	C le	eng	th i	is th	re	e by	/tes	s ar	d C	RC	cal	cula	atio	n is	ena	ble	ed						
В	RW	SKIPADDR										Inc	lud	le o	r e	xclı	ude	pa	cke	t a	ddr	ess	fiel	d o	ut c	of C	RC c	alc	ula	tior	٦.				
												De	cisi	on	poi	int:	ST	AR1	ta	sk.															
			Include	0								CR	C c	alcı	ulat	tion	in	clud	des	ad	dre	ss fi	eld												
			Skip	1								CR	C c	alcı	ılat	tion	do	es	not	ine	cluc	le a	ddr	ess	fie	ld	The	CR	С						
												cal	cul	atio	on v	will	sta	rt a	it t	he 1	irst	by	te a	fte	r th	e a	ddre	ess.							

Table 123: CRCPOLY

Bit	numb	er		31	30	29	28	27	26	25	5 24	23	22	2 21	L 2	0 1	.9	18	17	16	15	14	13	12	2 1:	1 10	9	8	7	6	5	4	3	2	1	0
Id												Α	Α	Α	Α		١,	A .	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Id	RW	Field	Value Id	Va	alue							De	esci	ript	ioi	1																				
Α	RW	CRCPOLY										E		te	rm	in t	the	e CF			•									this						
													_								•									ent.						
												TI	he l	leas	st s	ign	ific	can	t te	rm	/bi	t is	ha	rdv	vire	d to	1.	The	e fo	llov	ving	3				
												e	xan	nple	e is	fo	r a	n 8	bit	CF	C p	ooly	yno	mia	al: x	(8 +	х7	+ x	3 +	x2 +	1:	= 1				
												1	000	11	.01	. C	ec	isic	n p	oii	nt:	STA	ART	tas	sk.											

Table 124: CRCINIT

Bit ı	numb	er		31 30 2	9 28	27 2	5 25	24	23	22 2	1 2	0 19	18	17	16	15 1	l4 1	3 12	11	10	9	8	7 (6 5	4	3	2	1 0
Id									Α	A A	Α	Α	Α	Α	Α.	A A	A A	Α	Α	Α	Α.	A 4	\ A	A	Α	Α	Α.	А А
Res	et			0 0 0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	Value					Des	crip	tior	า																
Α	RW	CRCINIT							CR	C ini	tial	valu	ie															
									Ini	tial v	alu	e foi	r CR	C ca	alcul	atio	n. D	ecis	ion	ioq	nt: S	STAR	T ta	ask.				

Table 125: TEST

Bit Id Res	numbo	er			30								3 22																					В	Α
Id	RW	Field	Value Id	_	lue	Ü	U	U	U	U	U		esc				U	U	U	U	U	U	u	U	0	U	0	U	U	U	U	U	U	Ü	Ü
A	RW	CONSTCARRIER	Disabled	0	iiuc							-	Enal Disa	le d			ble	con	sta	nt c	arri	er.	Dec	isio	n p	oin	t: <i>T.</i>	XEI	V ta	sk.					
			Enabled	1									isa Enal																						
В	RW	PLLLOCK										-	Enal	le c	or d	isal	ble	PLL	loc	k. D	eci	sior	ро	int:	TXI	ΕN	or F	RXE	N ta	ask					
			Disabled	0								- 1	Disa	ble																					
			Enabled	1								- 1	Enal	le																					

Table 126: TIFS

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	A A A A A A A
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A RW TIFS	Inter Frame Spacing in us



Bit num	ber		31 30	29 28	27 2	6 25	24	23	22 2	1 20	19	18 :	17 1	6 15	14	13 :	l2 1	1 10	9	8	7 (5 5	4	3	2	1 0
Id																				-	A A	Α	Α	Α	A	А А
Reset			0 0	0 0	0 0	0	0	0	0 0	0	0	0 (0 0	0	0	0 (0 (0	0	0 (0 (0	0	0	0 (0 0
Id R	V Field	Value Id	Value					Des	crip	tion																

Inter frame space is the time interval between two consecutive packets. It is defined as the time, in micro seconds, from the end of the last bit of the previous packet to the start of the first bit of the subsequent packet. Decision point: *START* task.

Table 127: RSSISAMPLE

Bit ı	numb	er		31 30 29 28 27	⁷ 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Id					A A A A A A	Α
Res	et			0 0 0 0 0	$ \begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0$	D
Id	RW	Field	Value Id	Value	Description	
Α	R	RSSISAMPLE		[0127]	RSSI sample	
					RSSI sample result. The value of this register is read as a	

RSSI sample result. The value of this register is read as a positive value while the actual received signal strength is a negative value. Actual received signal strength is therefore as follows: received signal strength = -A dBm

Table 128: STATE

Bit n	umbe	er		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A
Rese	t			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	R	STATE			Current radio state
			Disabled	0	RADIO is in the Disabled state
			RxRu	1	RADIO is in the RXRU state
			RxIdle	2	RADIO is in the RXIDLE state
			Rx	3	RADIO is in the RX state
			RxDisable	4	RADIO is in the RXDISABLED state
			TxRu	9	RADIO is in the TXRU state
			TxIdle	10	RADIO is in the TXIDLE state
			Tx	11	RADIO is in the TX state
			TxDisable	12	RADIO is in the TXDISABLED state

Table 129: DATAWHITEIV

Bit i Id Res	numbe et	er		31 30 0 0															В	Α	A	A A	Α	Α
Id	RW	Field	Value Id	Value			Des	crip	tior	ı														
Α	RW	DATAWHITEIV					Bit	0 cc	orre	spo	nds	osit			_SFR	Bit	1 to	Ро	sitic	n 5	,			
В	R	RESERVED						•	•				fect) of t	SFR										

Table 130: BCC

Bit ı	numb	er		31 30 29 28 2	27 26	25	24 2	3 22 2	1 20	19 :	18 17	7 16	15	14 13	12	11	10	9	8 7	6	5	4	3	2	1 0
Id				AAAAA	А А	Α	А А	A A	Α	Α /	ΑА	Α	Α	А А	Α	Α.	A A	A A	۱ A	Α	Α	Α	A	A A	A A
Res	et			0 0 0 0 0	0 0	0	0 0	0 0	0	0 (0 0	0	0	0 0	0	0	0 (0 (0	0	0	0	0 (0 (0 0
Id	RW	Field	Value Id	Value			D	escrip	tion																
Α	RW	BCC					В	it cou	nter (com	pare														
							В	it cou	nter	com	pare	regi	ister												

Table 131: DAB[n]

Bit r	umb	er		31	30	29	28	27	26	25	5 24	4 2	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	۱ ۱	ΑА	
Rese	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0	
Id	RW	Field	Value Id	Va	lue							D	esc	ript	ion																				
Α	RW	DAB										[Devi	ce a	add	ress	ba	se s	segi	mer	nt n	ı													
												[)evi	ce a	add	ress	ba	se s	segi	mer	nt														

Table 132: DAP[n]

Bit r	umb	er		3:	1 30	29	28	3 27	7 26	5 2	5 24	4 2	3 2	2 2:	12	0 1	9 1	8 1	7 1	5 1!	5 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A A	A i	4
Rese	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 ()
Id	RW	Field	Value Id	V	alue	9						D	esc	ript	ioi	1																			
Α	RW	DAP										[Dev	ice a	ado	dres	s p	refi	x n																
												[Dev	ice a	ado	dres	s p	refi	х																



Table 133: DACNF

	numbe	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					PONMLKJI HGFEDCBA
Res					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
Α	RW	ENA0			Enable or disable device address matching using device address
				_	0
			Disabled	0	Disabled
			Enabled	1	Enabled
В	RW	ENA1			Enable or disable device address matching using device address 1
			Disabled	0	Disabled
			Enabled	1	Enabled
С	RW	ENA2			Enable or disable device address matching using device address
					2
			Disabled	0	Disabled
			Enabled	1	Enabled
D	RW	ENA3			Enable or disable device address matching using device address
					3
			Disabled	0	Disabled
			Enabled	1	Enabled
E	RW	ENA4			Enable or disable device address matching using device address 4
			Disabled	0	Disabled
			Enabled	1	Enabled
F	RW	ENA5			Enable or disable device address matching using device address 5
			Disabled	0	Disabled
			Enabled	1	Enabled
G	R\M/	ENA6	Lilabled	1	Enable or disable device address matching using device address
J	11.00	LIVAO			6
			Disabled	0	Disabled
			Enabled	1	Enabled
Н	RW	ENA7			Enable or disable device address matching using device address 7
			Disabled	0	Disabled
			Enabled	1	Enabled
1	RW	TXADD0			TxAdd for device address 0
J	RW	TXADD1			TxAdd for device address 1
K	RW	TXADD2			TxAdd for device address 2
L	RW	TXADD3			TxAdd for device address 3
M	RW	TXADD4			TxAdd for device address 4
Ν	RW	TXADD5			TxAdd for device address 5
0	RW	TXADD6			TxAdd for device address 6
Р	RW	TXADD7			TxAdd for device address 7

Table 134: OVERRIDE0

Bit	number		31 30 29 28	27 26 2	5 24 2	23 22 2	1 20	19 1	8 17	16	15 14	13	12 1	1 10	9	8	7	6 5	4	3	2 1	1 0
Id			AAAA	AAA	A A	A A A	A	A 4	A	Α	А А	Α	A 4	A	Α	A	4 4	۱ A	Α	Α.	A A	· A
Res	et		0 0 0 0	0 0 0	0 (0 0	0	0 0	0 (0	0 0	0	0 (0 (0	0 (0	0	0	0	0 0	0
Id	RW Field	Value Id	Value			Descrip	tion															
Α	RW OVERR	DE0				Trim v	alue c	verr	ide re	egist	ter 0											

Table 135: OVERRIDE1

Bit	numb	er		31 30	29 2	28 2	27 2	6 25	24	23	22	21	20 1	19 1	8 1	7 10	5 15	14	13	12	11 :	LO	9 8	3 7	6	5	4	3	2	1 0	ı
Id				ΑА	A /	4 4	۱ A	Α	Α	Α	Α	Α.	A A	4 <i>A</i>	۱ A	Α	Α	Α	Α	Α	A A	4 4	A A	Α	Α	Α	Α	Α.	A A	А А	ı
Res	et			0 0	0 () (0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0 (0 0	ı
Id	RW	Field	Value Id	Value						De	scri	ptic	n																		l
Α	RW	OVERRIDE1								Tr	im۱	valu	e ov	/err	ide i	regi	ster	1													

Table 136: OVERRIDE2

Bit	numbe	er		31 30 29 28 2	7 26 25 24	23 22 21	20 19	18 17	16 1	5 14	13 1	2 11 10	9	8	7 (5 5	4	3	2 1	0
Id				A A A A A	AAAA	ААА	A A	A A	A A	Α	A A	A A	Α	Α.	A A	Α	Α	A	A A	Α
Res	et			0 0 0 0 0	0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0 0	0	0	0 0	0	0	0 (0 0	0
Id	RW	Field	Value Id	Value		Descripti	on													
Α	RW	OVERRIDE2				Trim val	ue ove	rride r	egiste	r 2										

Table 137: OVERRIDE3

Bit ı	numbe	er		31 30 29	28	27	26 2	5 24	23	22 2	1 20	0 19	18	17	16	15 1	4 13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id				AAA	Α	A .	А А	Α	Α	А А	Α	Α	Α	A	Α.	A A	Α	Α	Α	Α.	Α.	Α.	Α.	A	A /	A A	A	Α	Α
Res	et			0 0 0	0	0	0 0	0	0	0 0	0	0	0	0 (0	0 0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0
Id	RW	Field	Value Id	Value					De	scrip	tion	1																	
Α	RW	OVERRIDE3							Tr	m va	lue	ove	rrid	e re	gist	er 3													



Table 138: OVERRIDE4

Bit ı	numbe	er		31	30 2	29 2	28 2	27 :	26 2	25 2	24 :	23 2	2 2:	1 2	0 1	9 1	8 1	7 16	15	14	13	12 :	11 1	0 9	8	7	6	5	4	3 2	1	. 0
Id				В			1	۹.	A /	۹ ۱	A A	A A	A	Α	A	Α	Α	Α	Α	Α	Α.	A A	4 A	Α	Α	Α	Α	A A	A A	A A	Α	Α
Res	et			0	0 () (0 () (0 () (0 (0 0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0 (0 (0	0	0
Id	RW	Field	Value Id	Val	ue						- 1	Des	ript	tion	ı																	
Α	RW	OVERRIDE4										Trir	n va	lue	ov	erri	de ı	egi	ster	4												
В	RW	ENABLE										Ena	ble	or o	disa	ble	OV	errio	de o	f de	faul	lt tri	m v	alue	es							
			Disabled	0								Disa	able																			
			Enabled	1								Ena	ble																			

Table 139: POWER

Bit r	umbe	er		3:	1 30	29	28	27	26	5 25	5 24	1 23	22	21	. 20	19	18	17	7 16	5 1	5 1	4 1	3 1	2 1	1 1	0 9	8	7	6	5	4	1 3	2	1	L O
Id																																			Α
Rese	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Id	RW	Field	Value Id	V	alue	•						De	escr	ipti	ion																				
A	RW	POWER	Disabled Enabled	0								b th P	e re nen erip	set bao hei	ral p to ck o ral i ral i	its n a s p	init gai owe	ial : n. ere	stat d o	e b															



18 Timer/counter (TIMER)




Figure 30: Block schematic for timer/counter

18.1 Functional description

The TIMER can operate in two modes, Timer mode and Counter mode. In both modes the TIMER is started by triggering the START task, and stopped by triggering the STOP task. After the timer is stopped the timer can resume timing/counting by triggering the START task again. When timing/counting is resumed the timer will continue from the value it had prior to being stopped.

If the timer does not need to be able to resume timing/counting after a STOP the SHUTDOWN task could be used instead of or following the STOP task.

When the timer is shut down the internal core of the timer, as illustrated in *Figure 30: Block schematic for timer/counter* on page 99, is switched off. To reach lowest power consumption in system ON mode the timer must be shut down. The startup time from shutdown state may be longer compared to starting the timer from the stopped state. See *Power management (POWER)* on page 42 for more information about power modes. See product specification for more information about startup times and power consumption.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency f_{TIMER} as illustrated in *Figure 30: Block schematic for timer/counter* on page 99. The timer frequency is derived from PCLK16M as described in *Equation 1* using the values specified in the PRESCALER register:

```
f_{\text{TIMER}} = 16 \text{ MHz} / (2^{\text{PRESCALER}})
```

When f_{TIMER} <= 1 MHz the TIMER will use PCLK1M instead of PCLK16M for reduced power consumption.



In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, that is, the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in the BITMODE register. For details on which bitmodes are supporting which timers see the device product specification.

The PRESCALER register and the BITMODE register must only be updated when the timer is stopped. If these registers are updated while the TIMER is started then this may result in unpredictable behavior.

When the timer is incremented beyond its maximum value the Counter register will overflow and the TIMER will automatically start over from zero.

The Counter register can be cleared, that is, its internal value set to zero explicitly, by triggering the CLEAR task.

The TIMER implements multiple capture/compare registers, see the product specification for more information on how many capture/compare registers that are supported in the chip.

18.1.1 Capture

The TIMER implements one capture task for every available capture/compare register. Every time the CAPTURE[n] task is triggered the Counter value is copied to the CC[n] register.

18.1.2 Compare

The TIMER implements one COMPARE event for every available capture/compare register. A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated. The amount of compare registers per TIMER instantiation is defined in the Product Specification.

BITMODE specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

18.1.3 Task delays

The CLEAR task, COUNT task and the STOP task will guarantee to take effect within one clock cycle of the PCLK16M. Depending on sub-power mode, the START task may require longer time to take effect, see product specification for more information. See *POWER* chapter for more information about sub-power modes.

18.1.4 Task priority

If the START task and the STOP task are triggered at the same time, that is, within the same period of PCLK16M, the STOP task will be prioritized.

18.2 Register Overview

Table 140: Instances

Base address	Peripheral	Instance	Description
0x40008000	TIMER	TIMER0	Timer/Counter
0x40009000	TIMER	TIMER1	Timer/Counter
0x4000A000	TIMER	TIMER2	Timer/Counter

Table 141: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start Timer
STOP	0x004	Stop Timer
COUNT	0x008	Increment Timer (Counter mode only)
CLEAR	0x00C	Clear time
SHUTDOWN	0x010	Shut down timer
CAPTURE[0]	0x040	Capture Timer value to CC[0] register



Register	Offset	Description
CAPTURE[1]	0x044	Capture Timer value to CC[1] register
CAPTURE[2]	0x048	Capture Timer value to CC[2] register
CAPTURE[3]	0x04C	Capture Timer value to CC[3] register
Events		
COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[1]	0x144	Compare event on CC[1] match
COMPARE[2]	0x148	Compare event on CC[2] match
COMPARE[3]	0x14C	Compare event on CC[3] match
Registers		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MODE	0x504	Timer mode selection
BITMODE	0x508	Configure the number of bits used by the TIMER
PRESCALER	0x510	Timer prescaler register
CC[0]	0x540	Capture/Compare register 0
CC[1]	0x544	Capture/Compare register 1
CC[2]	0x548	Capture/Compare register 2
CC[3]	0x54C	Capture/Compare register 3

18.3 Register Details

Table 142: SHORTS

Bit n	umbe	er		31 3	0 2	29 2	28 2	7 2	6 2	5 2	24 2	23	22	21 2	20	19	18	17	16	1	5 1	4 1	3 1	2 1	1 1	.0 9	9	8	7	6	5	4	3	2	1 (
Id																								J	- 1	H	1	G) (: E	3 A
Rese	t			0 0	0) (0	0	0	() (0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0) (0 ()	0 (0	0 (0	0	0 0
Id	RW	Field	Value Id	Valu	e						- 1	Des	scrip	ptio	n																				
Α	RW	COMPAREO_CLEAR										Sh	orto	cut l	be	twe	en	CC	М	PAF	RE[<mark>)]</mark> e	ver	t a	nd	CLE	ΑF	tas	sk						
			Disabled	0								Dis	sabl	e sh	hor	rtcu	ıt																		
			Enabled	1								En	able	e sh	or	tcu	t																		
В	RW	COMPARE1_CLEAR										Sh	orto	cut l	be	twe	en	CC	M	PAF	RE[:	1] e	ver	t a	nd	CLE	AF	tas	sk						
			Disabled	0								Dis	sabl	e sh	hor	rtcu	ıt																		
			Enabled	1								En	able	e sh	or	tcu	t																		
С	RW	COMPARE2_CLEAR										Sh	orto	cut l	be	twe	en	СС	М	PAF	RE[2	2] e	ver	t a	nd	CLE	AF	tas	sk						
		_	Disabled	0								Dis	sabl	e sh	hor	rtcu	ıt																		
			Enabled	1								En	able	e sh	or	tcu	t																		
D	RW	COMPARE3_CLEAR										Sh	orto	cut l	be	twe	en	CC	M	PAF	RE[3	3] e	ver	t a	nd	CLE	AF	tas	sk						
			Disabled	0								Dis	sabl	le sh	hor	rtcu	ıt																		
			Enabled	1								En	able	e sh	or	tcu	t																		
G	RW	COMPAREO_STOP										Sh	orto	cut l	be	twe	en	СС	М	PAF	RE[)] e	ver	t a	nd	STC)P	task	(
			Disabled	0								Dis	sabl	le sh	hor	rtcu	ıt																		
			Enabled	1								En	able	e sh	or	tcu	t																		
Н	RW	COMPARE1_STOP										Sh	orto	cut l	be	twe	en	CC	MI	PAF	<i>RE[:</i>	1] e	ver	t a	nd.	STC)P	task	(
			Disabled	0								Dis	sabl	e sh	hor	rtcu	it																		
			Enabled	1								En	able	e sh	or	tcu	t																		
I	RW	COMPARE2_STOP										Sh	orto	cut l	be	twe	en	CC	M	PAF	RE[2	2] e	ver	t a	nd.	STC)P	task	(
			Disabled	0								Dis	sabl	le sh	hor	rtcu	ıt																		
			Enabled	1								En	able	e sh	or	tcu	t																		
J	RW	COMPARE3_STOP										Sh	orto	cut l	be	twe	en	CC	MI	PAF	RE[3	3] e	ver	t a	nd.	STC)P	task	(
			Disabled	0								Dis	sabl	e sh	hor	rtcu	it																		
			Enabled	1								Fn	able	sh	or	tcu	t																		

Table 143: INTENSET

Note: Write '0' has no effect. When read this register will return the value of INTEN.

			nas no circot. When read this regis					• • • •																							
Bit	numb	er		31	30 2	29 2	28 2	7 26	25	24	23	22 2	1 2	0 1	9 1	B 17	1 16	15	14	13	12 1	1 10	9	8	7	6	5	4	3	2 1	L 0
Id														D	C	В	Α														
Res	et			0	0 0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Va	lue						Des	crip	tior	1																	
Α	RW	COMPARE0									Wr	ite '	1' to	a Er	nabl	e in	ter	rupt	on	COI	MPA	RE[C)] e	vent							
			Enabled	1							Ena	able																			
В	RW	COMPARE1									Wr	ite '	1' to	a C	nabl	e in	ter	rupt	on	COI	MPA	RE[1	.] e	vent							
			Enabled	1							Ena	able																			
С	RW	COMPARE2									Wr	ite '	1' to	a Er	nabl	e in	ter	rupt	on	COI	MPA	RE[2	?] e	vent							
			Enabled	1							Ena	able																			
D	RW	COMPARE3									Wr	ite '	1' to	a C	nabl	e in	ter	rupt	on	COI	MPA	RE[3	8] e	vent							
			Enabled	1							Ena	able																			

Table 144: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note. Write	o nas no enect. When read this registe	VVI	IIIe	un	LLITE	e va	nue	01 11	VIE	٧.																						
Bit	numb	er		31	30	29 :	28 2	27 2	26 2	5 24	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id															D	С	В	Α																
Res	et			0	0) (0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue						D	escr	ipti	on																				
Α	RW	COMPARE0									٧	/rit	e '1'	' to	Cle	ar i	nte	rru	pt c	n (ΟN	1PA	RE	[0] e	eve	nt.								
			Disabled	1							D	isal	ole																					



 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$

Bit	numb	er		31 3	29	28	3 27	26	25	24	1 23	22	2 21	20	19	18	3 1	7 1	5 1	5 1	1 1	3 1:	2 1	1 10	9	8	7	6	5	4	3	2	1	0
Id															D	С	В	Α																
Re	set			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	•
Id	RW	Field	Value Id	Valu	9						De	SCI	ripti	on																				
В	RW	COMPARE1									W	/rit	e '1	' to	Cle	ear	int	errı	ıpt	on	col	MP.	ARE	[1]	eve	nt.								
			Disabled	1							D	isa	ble																					
С	RW	COMPARE2									W	/rit	e '1	' to	Cle	ear	int	errı	ıpt	on	CO	MP.	ARE	[2]	eve	nt.								
			Disabled	1							D	isa	ble																					
D	RW	COMPARE3									W	/rit	e '1	' to	Cle	ear	int	errı	ıpt	on	CO	MP.	ARE	[3]	eve	nt.								
			Disabled	1							D	isa	ble																					

Table 145: MODE

Bit	numl	er		31 30	29	28	27	26	25	24	23 2	22 2	1 2	0 19	18	3 17	16	15	14	13	12	11 1	.0 9	9 8	7	6	5	4	3	2	1 0
Id																															Α
Res	et			0 0	0	0	0	0 (0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 0
Id	RW	Field	Value Id	Value							Des	crip	tior	1																	
Α	RW	MODE									Tin	ner i	noc	le																	
			Timer	0							Sel	ect :	Tim	er n	nod	e															
			Counter	1							Sel	ect (Cou	ntei	r m	ode															

Table 146: BITMODE

Bit ı	numb	er		31 30	29	28 2	27 26	25	24	23 2	22 2	1 20	0 19	18	17	16 1	L5 1	4 13	12 :	L1 1(9	8	7	6	5	4 3	3 2	1	0
Id																												Α	Α
Res	et			0 0	0	0 0	0 (0	0	0 (0 0	0	0	0	0	0 (0 (0	0 (0 (0	0	0	0	0 (0 0	0	0	0
Id	RW	Field	Value Id	Value	9					Des	crip	tion	ı																
Α	RW	BITMODE								Tim	ner b	oit v	vidtl	า															
			16Bit	0						16	bit t	ime	r bit	wi	dth														
			08Bit	1						8 b	it tir	ner	bit '	widt	th														
			24Bit	2						24	bit t	ime	r bit	wi	dth														
			32Bit	3						32	bit t	ime	r bit	wi	dth														

Table 147: PRESCALER

Bit	numb	er		31 30 2	29 28 2	7 26	25 2	24 23	3 22	21 2	20 19	18	17 1	16 1	5 14	13 1	2 1:	1 10	9	8	7	6 !	5 4	1 3	2	1 0
Id																								Α	Α	A A
Res	et			0 0 0	0 0	0	0 (0 0	0	0 0	0	0	0 0	0	0	0 0	0	0	0	0 () (0 0	0	0	1	0 0
Id	RW	Field	Value Id	Value				D	escri	ptio	n															
Α	RW	PRESCALER		[09]				P	resc	aler '	valu	е														

Table 148: CC[n]

Bit	number		31 30 29 28	27 26 25	24 23 22 21	20 19	18 17 :	16 15	14 13	12 1	1 10	9 8	7	6	5	4 3	2	1 0
Id			AAAA	AAA	A A A A	AA	A A A	A A .	А А	A A	A	A A	Α	Α	A /	ΑА	Α	A A
Res	et		0 0 0 0	0 0 0	0 0 0 0	0 0	0 0	0 0	0 0	0 0	0 (0 0	0	0	0 (0 0	0	0 0
Id	RW Field	Value Id	Value		Descripti	on												
Α	RW CC				Capture,	'Compa	re valu	ie										

Capture/Compare value

Only the number of bits indicated by BITMODE will be used by



19 Real Time Counter (RTC)




Figure 31: RTC block schematic

19.1 Functional description

The RTC is a 24 bit low-frequency clock with frequency prescaling and tick, compare, and overflow events.

19.1.1 Clock source

The RTC will run off the LFCLK, see *Clock management (CLOCK)* on page 51 for more information about clock sources. The COUNTER resolution will therefore be 30.517 µs. The RTC is able to run while the HFCLK is OFF and PCLK16M is not available.

19.1.2 Resolution versus overflow and the PRESCALER

Counter increment frequency:

```
f_{RTC} [kHz] = 32.768 / (PRESCALER + 1 )
```

The PRESCALER register is read/write when the RTC is stopped. The RESCALER register is read-only once the RTC is STARTed. Writing to the RESCALER register when the RTC is started has no effect.

The PRESCALER is restarted on START, CLEAR and TRIGOVRFLW, that is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

Examples:

1. Desired COUNTER frequency 100 Hz (10 ms counter period)

PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327

 $f_{RTC} = 99.9 \; Hz$

10009.576 µs counter period

2. Desired COUNTER frequency 8 Hz (125 ms counter period)

PRESCALER = round (32.768 kHz / 8 Hz) - 1 = 4095

 $f_{RTC} = 8 Hz$

125 ms counter period



Table 149: RTC resolution versus overflow

Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
2 ⁸ -1	7812.5 μs	131072 seconds
2 ¹² -1	125 ms	582.542 hours

19.1.3 The COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. The internal <<PRESC>> register is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event can be disabled.




Figure 32: Timing diagram - COUNTER_PRESCALER_0




Figure 33: Timing diagram - COUNTER_PRESCALER_1

19.1.4 Overflow features

The TRIGOVRFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition. OVRFLW occurs when COUNTER overflows from 0xFFFFFF to 0x000000.

Note:

The OVRFLW event is disabled by default.

19.1.5 The TICK event

The TICK event enables low power "tick-less" RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the ARM® SysTick feature. Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.

Note:

The TICK event is disabled by default.

19.1.6 Event Control feature

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK being requested when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may raise power consumption if HFCLK otherwise could be powered down for long durations.



This means that the RTC implements a slightly different task and event system compared to the standard system described in *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37. The RTC's task and event system is illustrated in *Figure 34: Tasks, events and interrupts in the RTC* on page 105.




Figure 34: Tasks, events and interrupts in the RTC

19.1.7 Compare feature

There are three supported compare registers and one optional. See product specification for details on available compare registers.

When setting a compare register, the following behavior of the RTC compare event should be noted:

• If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.




Figure 35: Timing diagram - COMPARE_CLEAR

• If a CC register is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.






Figure 36: Timing diagram - COMPARE_START

• COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.




Figure 37: Timing diagram - COMPARE

• If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.




Figure 38: Timing diagram - COMPARE_N+2

• If the COUNTER is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 39: Timing diagram - COMPARE_N+1

If the COUNTER is N and the current CC register value is N+1 or N+2 when a new CC value is written,
a match may trigger on the previous CC value before the new value takes effect. If the current CC value
greater than N+2 when the new value is written, there will be no event due to the old value.






Figure 40: Timing diagram - COMPARE N-1

19.1.8 TASK and EVENT jitter/delay

The source of jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster PCLK16M. Registers in the peripheral interface, part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (PCLK16M and LFCLK).

The following is a summary of the jitter introduced on tasks and events. Figures illustrating jitter follow.

Table 150: RTC jitter magnitudes on tasks

Task	Delay		
CLEAR, STOP, START, TRIGOVRFLOW		+15 to 46 μs	
Table 151: RTC jitter magnitudes on events			
Operation/Function	Jitter		
START to COUNTER increment		+/- 15 μs	
COMPARE to COMPARE 7		+/- 62 5 ns	

1. CLEAR and STOP (and TRIGOVRFLW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585 μ s and 45.7755 μ s – rounded to 15 μ s and 46 μ s for the remainder of the section.




Figure 41: Timing diagram - DELAY_CLEAR

Note: 32.768 kHz clock jitter is additional to the above provided numbers.

⁷ Assumes RTC runs continuously between these events.






Figure 42: Timing diagram - DELAY_STOP

2. The START task will start the RTC. The first increment of COUNTER (and instance of TICK event) will be after 30.5 μs +/-15 μs, again because at least 1 falling edge must occur after the START TASK before the rising edge causes events and COUNTER increment. The figures show the smallest and largest delays to on the START task which appears as a +/-15 μs jitter on the first COUNTER increment.




Figure 43: Timing diagram - JITTER_START-




Figure 44: Timing diagram - JITTER_START+

19.1.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled. To ensure <<COUNTER>> is safely sampled (considering a LFCLK transition may occur during a read), the CPU and core memory bus are halted for 3 cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five PCLK16M clock cycles.




Figure 45: Timing diagram - COUNTER_READ



19.2 Register Overview

Table 152: Instances

Base address	Peripheral	Instance	Description	
0x4000B000	RTC	RTC0		
0x40011000	RTC	RTC1		
0x40024000	RTC	RTC2		

Table 153: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start RTC COUNTER
STOP	0x004	Stop RTC COUNTER
CLEAR	0x008	Clear RTC COUNTER
TRIGOVRFLW	0x00C	Set COUNTER to 0xFFFFF0
Events		
TICK	0x100	Event on COUNTER increment
OVRFLW	0x104	Event on COUNTER overflow
COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[1]	0x144	Compare event on CC[1] match
COMPARE[2]	0x148	Compare event on CC[2] match
COMPARE[3]	0x14C	Compare event on CC[3] match
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVTEN	0x340	Enable or disable event routing
EVTENSET	0x344	Enable event routing
EVTENCLR	0x348	Disable event routing
COUNTER	0x504	Current COUNTER value
PRESCALER	0x508	12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is
		stopped
CC[0]	0x540	Compare register 0
CC[1]	0x544	Compare register 1
CC[2]	0x548	Compare register 2
CC[3]	0x54C	Compare register 3

19.3 Register Details

Table 154: INTEN

ICK event
OVRFLW event
OVRFLW event
OVRFLW event
OMPARE[0] event
OMPARE[1] event
OMPARE[2] event
• •
OMPARE[3] event
-

Table 155: INTENSET

Note: Write '0' has no effect. When read this register will return the value of INTEN.

			Note.	Write o has no en	ect. When read this reg	SISTEL N	/1111 119	ctui	II U	ic v	aiue	- 01	11 V I	LIV.																						
Bi	t num	ıbe	r			3:	1 30	29	28	27	26	25	24	23 2	22 2	1 2	20 1	9 1	8 1	7 1	6 1!	5 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																	F	E	D	C															B /	A
Re	eset					0	0	0	0	0	0	0	0	0 (0	(0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 ()
ld	R۱	N	Field		Value Id	٧	alue	:						Des	crip	tio	n																			
Α	R۱	Ν	TICK											Wr	ite '	1' t	o Ei	nab	le i	nter	rup	t or	า <i>TI</i>	CK e	ever	nt.										
					Enabled	1								Ena	able																					



 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$

Bit r	numb	er		31	30	29	28 2	27 2	26 2	5 24	4 23	3 22	21 2	20 1	L9 1	8 1	7 16	5 15	14	13	12 1	1 1	0 9	8	7	6	5	4	3	2 :	1 0
Id														F	: Е	D	С													В	3 A
Res	et			0	0	0	0 () (0 (0	0	0	0 (0 (0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0 (
Id	RW	Field	Value Id	Va	alue						D	escri	iptio	n																	
В	RW	OVRFLW									٧	Vrite	'1' t	to E	nab	le ir	nter	rupt	on	OVI	RFLV	V ev	ent								
			Enabled	1							Е	nabl	le																		
С	RW	COMPARE0									٧	Vrite	'1' t	to E	nab	le ir	nter	rupt	on	COI	ИΡΑ	RE[<mark>0]</mark> e	ven	t.						
			Enabled	1							Е	nabl	le																		
D	RW	COMPARE1									٧	Vrite	'1' t	to E	nab	le ir	nter	rupt	on	COI	ИРА	RE[1] e	ven	t.						
			Enabled	1							Е	nabl	le																		
Ε	RW	COMPARE2									٧	Vrite	'1' t	to E	nab	le ir	nter	rupt	on	COI	ИРА	RE[2] e	ven	t.						
			Enabled	1								nabl																			
F	RW	COMPARE3									٧	Vrite	'1' t	to E	nab	le ir	nter	rupt	on	COI	ИРА	RE[3] e	ven	t.						
			Enabled	1							Е	nabl	le																		

Table 156: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note. Write o has no er	rect. When read this registe	I VV	III I E	tui	II U	ie v	/aiut	2 01	IIV.	I EIV.																					
Bit i	umb	er		31	. 30	29	28	27	26	25	24	23 22	2 21	20	19	18	17	16	15	14	13	12	11 1	LO	9	8	7	6	5	4	3 2	1	. 0
Id															F	Ε	D	С														В	Α
Res	et			0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0) () () () () () (0 (0 (0	0	0
Id	RW	Field	Value Id	Va	lue							Desci	ripti	ion																			
Α	RW	TICK										Writ	e '1	' to	Cle	ar i	nte	rrup	ot o	n <i>T</i>	ICK	eve	nt.										
			Disabled	1								Disal	ble																				
В	RW	OVRFLW										Writ	e '1	' to	Cle	ar i	nte	rrup	ot o	n	VRI	LW	eve	ent.									
			Disabled	1								Disal	ble																				
С	RW	COMPARE0										Writ	e '1	' to	Cle	ar i	nte	rrup	ot o	n C	ОМ	PAF	<i>E[0</i>] ev	en'	t.							
			Disabled	1								Disal	ble																				
D	RW	COMPARE1										Writ	e '1	' to	Cle	ar i	nte	rrup	ot o	n C	ОМ	PAF	<i>E[1</i>] ev	en'	t.							
			Disabled	1								Disal	ble																				
Ε	RW	COMPARE2										Writ	e '1	' to	Cle	ar i	nte	rrup	ot o	n C	ОМ	PAF	<i>E[2</i>] ev	en'	t.							
			Disabled	1								Disal	ble																				
F	RW	COMPARE3										Writ	e '1	' to	Cle	ar i	nte	rrup	ot o	n C	ОМ	PAF	RE[3] ev	en'	t.							
			Disabled	1								Disal	ble																				

Table 157: EVTEN

Bit r	numbe	er		31	30	29	28	27	26	25	24	23 2	22 2	21 2				17 1 O C		5 1	4 1	3 1	2 1	1 10	9	8	7	6	5	4	3 :	2 1 B	1 0
Rese	et			0	0	0	0	0	0 (0	0	0 0) (0	0	0) (0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
Id	RW	Field	Value Id	Va	lue							Des	crip	tio	n																		
Α	RW	TICK										Ena	ble	or	disa	able	e ev	ent/	ro	utir	g o	n Tl	СК	eve	nt								
			Disabled	0								Disa	abl	е																			
			Enabled	1								Ena	ble	•																			
В	RW	OVRFLW										Ena	ble	or	disa	able	e ev	ent/	ro	utir	g o	n	VRI	LW	eve	ent							
			Disabled	0								Disa	abl	е																			
			Enabled	1								Ena	ble	•																			
С	RW	COMPARE0										Ena	ble	or	disa	able	e ev	ent/	ro	utir	g o	n C	OM	PAR	<i>E[0]</i>] ev	ent						
			Disabled	0								Disa	abl	е																			
			Enabled	1								Ena																					
D	RW	COMPARE1										Ena			disa	able	e ev	ent	ro	utir	g o	n C	OM	PAR	RE[1] ev	ent						
			Disabled	0								Disa																					
			Enabled	1								Ena																					
Е	RW	COMPARE2										Ena			disa	able	e ev	ent/	ro	utir	g o	n C	OM	PAR	<i>E</i> [2] ev	ent						
			Disabled	0								Disa	abl	е																			
			Enabled	1								Ena	ble	•																			
F	RW	COMPARE3										Ena			disa	able	e ev	ent	ro	utir	g o	n C	OM	PAR	RE[3] ev	ent						
			Disabled	0								Disa																					
			Enabled	1								Ena	ble	:																			

Table 158: EVTENSET

Note: Write '0' has no effect. When read this register will return the value of *EVTEN*.

		Note: Write o nas no er																														
Bit r	umb	er		31	30 2	29	28 2	27 2	26 2	5 2	4 23	3 22	21	20	19	18	17	16	15	14	13	12 :	11 1	0 9	8	7	6	5	4	3	2	1 0
Id															F	E	D	С													- 1	ВА
Res	et			0	0 ()	0 0) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 () (0 0
Id	RW	Field	Value Id	Va	lue						D	escri	iptio	n																		
Α	RW	TICK									V	Vrite	·1'	to	Ena	ble	eve	ent	rou	tin	g on	TIC	CK ev	/en	t.							
			Enabled	1							Е	nabl	le																			
В	RW	OVRFLW									٧	Vrite	'1'	to I	Ena	ble	eve	ent	rou	tin	g on	O	/RFL	W e	ver	ıt.						
			Enabled	1							Е	nabl	le																			
С	RW	COMPARE0									V	Vrite	'1'	to	Ena	ble	eve	ent	rou	tin	g on	CC	MP	4RE	[0]	eve	nt.					
			Enabled	1							Е	nabl	le																			
D	RW	COMPARE1									٧	Vrite	'1'	to I	Ena	ble	eve	ent	rou	tin	g on	CC	MP	4RE	[1]	eve	nt.					
			Enabled	1							Е	nabl	le																			
Ε	RW	COMPARE2									V	Vrite	'1'	to I	Ena	ble	eve	ent	rou	tin	g on	CC	MP	4RE	[2]	eve	nt.					
			Enabled	1							Е	nabl	le																			
F	RW	COMPARE3									٧	Vrite	e '1'	to	Ena	ble	eve	ent	rou	tin	g on	CC	MP	4RE	[3]	eve	nt.					
			Enabled	1							Е	nabl	le																			



Table 159: EVTENCLR

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{EVTEN}.$

Bit ı	numbe	er		31	30 2	9 28	27	26 2	5 24	1 23 2	22 2	21 2	0 1	9 18	3 17	16	15	14 1	3 12	2 11	10	9 8	3 7	6	5	4	3 2	2 1	0
Id													F	Ε	D	С												В	Α
Res	et			0	0 0	0	0	0 0	0	0 (0 (0 0	0	0	0	0	0 (0 0	0	0	0 (0 (0	0	0	0 0	0	0	0
Id	RW	Field	Value Id	Val	ue					Des	crip	ption	1																
Α	RW	TICK								Wr	ite	'1' to	o Cl	ear	eve	nt r	outii	ng o	n <i>Tl</i>	CK e	vent								
			Disabled	1						Dis	abl	e																	
В	RW	OVRFLW								Wr	ite	'1' to	o Cl	ear	eve	nt r	outii	ng o	n <i>0</i> l	/RFL	W e	vent							
			Disabled	1						Dis	abl	e																	
С	RW	COMPARE0								Wr	ite	'1' to	o Cl	ear	eve	nt r	outii	ng o	n CC	ЭMР	ARE	<u>0]</u> e	vent						
			Disabled	1						Dis	abl	e																	
D	RW	COMPARE1								Wr	ite	'1' to	o Cl	ear	eve	nt r	outii	ng o	n CC	OMP	ARE	1] e	vent						
			Disabled	1						Dis	abl	e																	
Ε	RW	COMPARE2								Wr	ite	'1' to	o Cl	ear	eve	nt r	outii	ng o	n CC	OMP	ARE	2] e	vent						
			Disabled	1						Dis	abl	e																	
F	RW	COMPARE3								Wr	ite	'1' to	o Cl	ear	eve	nt r	outii	ng o	n CC	OMP	ARE	<u>3]</u> e	vent						
			Disabled	1						Dis	abl	e																	

Table 160: COUNTER

Bit	numb	er		31 30 2	9 28 2	27 2	6 25	24	23	22	21	20 1	19 1	8 17	7 16	5 15	14	13 :	12 1	1 10	9	8	7	6	5 4	1 3	2	1 ()
Id									Α	Α	Α	A 4	4 4	A	Α	Α	Α	A	4 A	Α	Α	Α.	Α.	A A	A A	Α	Α	A A	L
Res	et			0 0 0	0 (0	0	0	0	0	0	0 0) (0	0	0	0	0 (0 0	0	0	0	0	0 (0 (0	0	0 0	
Id	RW	Field	Value Id	Value					De	scri	ptic	on																	ı
Α	R	COUNTER							Cc	ount	er	valu	e																_

Table 161: PRESCALER

Bit	numb	er		31	. 30	29	28	27	26	25 2	24 2	23 2	22 2	1 2	0 19	9 18	3 17	16	15	14	13 :	12 11	l 10	9	8	7	6	5	4	3	2	1 0
Id																						Α	Α	Α	Α	Α	Α	Α	Α	A A	A /	А А
Res	et			0	0	0	0	0	0 (0 () () (0 (0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 (0 (0 0
Id	RW	Field	Value Id	Va	lue						- 1	Des	crip	tior	1																	
Α	RW	PRESCALER										Pre	scal	er١	alu	е																

Table 162: CC[n]

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 1	8 17 16 15 14 13	12 11 10 9 8	7 6 5 4 3 2 1 0
Id			A A A A A A		A A A A A	
Reset		0 0 0 0 0	0 0 0 0 0 0 0 0 0	00000	0 0 0 0 0	0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description			
A RW COMPARE			Compare value			



20 Watchdog timer (WDT)

20.1 Functional description

The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. The watchdog timer is started by triggering the START task, whereupon the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The watchdog's timeout period is given by:

```
timeout [s] = ( CRV + 1 ) / 32768
```

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on as long as no other 32.768 kHz clock source is running and generating the 32.768 kHz system clock, see *CLOCK* chapter.

20.1.1 Reload criteria

The watchdog has 8 separate reload request registers which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers. One or more RR registers can be individually enabled through the RREN register.

20.1.2 Temporarily pausing the watchdog

By default the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is however possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

20.1.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset equivalent to a system reset, see *POWER chapter* for more information about reset sources. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprises registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog is reset when the device is put into System OFF mode. The watchdog is also reset when the whole system is reset, except for when the system is reset through a soft reset, see *POWER chapter* for more information about reset types.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.

20.2 Register Overview

Table 163: Instances

Base address	Peripheral	Instance	Description
0x40010000	WDT	WDT	Watchdog Timer



Table 164: Register Overview

Register	Offset	Description	
Tasks		·	
START	0x000	Start the watchdog	
Events		-	
TIMEOUT	0x100	Watchdog timeout	
Registers			
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
RUNSTATUS	0x400	Run status	
REQSTATUS	0x404	Request status	
CRV	0x504	Counter reload value	
RREN	0x508	Enable register for reload request registers	
CONFIG	0x50C	Configuration register	
RR[0]	0x600	Reload request 0	
RR[1]	0x604	Reload request 1	
RR[2]	0x608	Reload request 2	
RR[3]	0x60C	Reload request 3	
RR[4]	0x610	Reload request 4	
RR[5]	0x614	Reload request 5	
RR[6]	0x618	Reload request 6	
RR[7]	0x61C	Reload request 7	

20.3 Register Details

Table 165: INTENSET

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit	numb	er		31 30 29 2	28 27 26	25 2	4 23	22 21	L 20 :	19 18	17	16 15	14 1	3 12	11 10	9	8	7 6	5	4	3	2 1	0
Id																							Α
Res	et			0 0 0 0	0 0	0 0	0	0 0	0 (0 0	0	0 0	0 (0 (0 0	0	0 (0 (0	0	0 (0	0
Id	RW	Field	Value Id	Value			Des	script	ion														
Α	RW	TIMEOUT					W	rite '1	' to E	nable	e inte	errup	t on 7	IME	OUT e	/ent							
			Enabled	1			En	able															

Table 166: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

			o mas me emeder winding and mis registe					· · · · ·		• •																		
Bit	numb	er		31 30 2	9 28	27 2	26 2	5 24	1 23	22 2	21 2	0 19	18	17	16 1	15 1	4 13	12	11 1	0 9	8	7	6	5	4	3 2	1	0
Id																												Α
Res	et			0 0 0	0	0 0	0 (0	0	0 0	0	0 (0	0	0 (0	0 (0	0 0	0	0	0	0	0	0 (0	0	0
Id	RW	Field	Value Id	Value					De	scrip	tio	n																
Α	RW	TIMEOUT							W	rite '	1' t	o Cle	ar ii	nter	rupt	t on	TIM	EOL	/T ev	ent.								
			Disabled	1					D	isable	9																	

Table 167: RUNSTATUS

Bit	numl	oer		31 30 29 28 27	²⁶	25 2	24 23	22 2	1 20	19	18 1	7 1	6 15	14	13	12 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																										Α
Res	et			0 0 0 0 0	0	0 0	0 0	0 0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	/ Field	Value Id	Value			De	scrip	tion																	
Α	R	RUNSTATUS					In	dicat	es w	hetl	her o	r nc	t th	e wa	itch	dog	is ru	nniı	ng							
			NotRunning	0			W	atcho	dog r	not	runni	ng														
			Running	1			W	atcho	dog i	is ru	nnin	g														

Table 168: REQSTATUS

Bit I	numb	er		31	30	29	28	27	26	25 2	24	23 2	22 2	1 20	0 19	18	17	16	15	L4 1	3 1	2 1:	1 10	9	8	7 H	6 G 1	5 F I	4 3 E D	2 C	1 B	0 A
Res	et			0	0	0	0	0	0	0 (0	0 0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 (0 0	0	0	1
Id	RW	Field	Value Id	Va	lue							Des	crip	tion	1																	
Α	R	RR0										Rec	ques	t st	atus	for	RR	1 [0]	egis	ter												
			DisabledOrRequested	0								RR[[0] r	egis	ter i	s no	ot e	าab	led,	or a	are	alre	ady	req	uest	ing	rel	oad				
			EnabledAndUnrequested	1								RR[[0] r	egis	ter i	s er	nabl	ed,	and	are	no	t ye	t red	que	sting	re	load	t				
В	R	RR1										Rec	ques	t st	atus	for	RR	[1] r	egis	ter												
			DisabledOrRequested	0								RR[[1] r	egis	ter i	s no	ot e	nab	led,	or a	are	alre	ady	req	uest	ing	rel	oad				
			EnabledAndUnrequested	1								RR[[1] r	egis	ter i	s er	nabl	ed,	and	are	no	t ye	t red	que	sting	re	load	t				
С	R	RR2										Rec	ques	t st	atus	for	RR	2] r	egis	ter												
			DisabledOrRequested	0								RR[[2] r	egis	ter i	s no	ot e	nab	led,	or a	are	alre	ady	req	uest	ing	rel	oad				
			EnabledAndUnrequested	1								RR[[2] r	egis	ter i	s er	nabl	ed,	and	are	no	t ye	t red	que	sting	re	load	t				
D	R	RR3										Rec	ques	t st	atus	for	RR	[E]	egis	ter												
			DisabledOrRequested	0								RR[[3] r	egis	ter i	s no	ot e	nab	led,	or a	are	alre	ady	req	uest	ing	rel	oad				
			EnabledAndUnrequested	1								RR[[3] r	egis	ter i	s er	nabl	ed,	and	are	no	t ye	t red	que	sting	re	load	t				
Ε	R	RR4										Red	ques	t st	atus	for	RR	4] r	egis	ter												
			DisabledOrRequested	0								RR[[4] r	egis	ter i	s no	ot e	nab	led,	or a	are	alre	ady	req	uest	ing	rel	oad				
			EnabledAndUnrequested	1								RR[[4] r	egis	ter i	s er	nabl	ed,	and	are	no	t ye	t red	que	sting	re	load	t				



Bit r	umbe	er		31	30	29	28 2	27 2	26 2!	5 24	23	22	21 2	20 :	19 1	8 17	7 16	5 15	14	13	12	11	10	9 8	8 7 H	' 6 G	5 F	4 E	3 D	2 C	1 B	0 A
Rese	et			0	0	0	0 0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	1
Id	RW	Field	Value Id	Va	lue						De	scr	iptio	n																		
F	R	RR5	DisabledOrRequested EnabledAndUnrequested	0							RI	R[5]	est s regi regi	iste	r is	not (ena	ble	l, or	are						_		ıd				
G	R	RR6	DisabledOrRequested EnabledAndUnrequested	0							RF	R[6]	est s regi regi	iste	r is	not (ena	ble	l, or	are						_		ıd				
Н	R	RR7	DisabledOrRequested EnabledAndUnrequested	0							RF	R[7]	est s regi regi	iste	r is	not e	ena	ble	l, or	are								ıd				

Table 169: CRV

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	1 0
Id		A A A A A A A A A A A A A A A A A A A	A A
Reset		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	l 1
Id RW Field	Value Id	Value Description	
A RW CRV		[0x0000000F0xFFFFFFFF Counter reload value in number of cycles of the 32.768 kHz	
		clock	

Table 170: RREN

Bit r	numb	er		31	L 30	29	28	27	26	25	24	23 2	22 2	1 2	0 1	9 18	8 1	7 10	5 1	5 1	4 1	3 1	2 1	.1 1	.0 9	9	8 7 H	' (G	5 F	4 E	3 D	2 C	1 B	0 A
Rese	et			0	0	0	0	0	0	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	(-	0	_	_	0	
Id	RW	Field	Value Id	Va	alue							Des	crip	tio	n																			
Α	RW	RR0										Ena	able	or	disa	ble	RR	[0]	reg	ist	er													
			Disabled	0								Disa	able	RR	R[0]	regi	iste	r																
			Enabled	1								Ena	able	RR	[0]	egi	ste	-																
В	RW	RR1										Ena	able	or	disa	ble	RR	[1]	reg	ist	er													
			Disabled	0								Disa	able	RR	R[1]	regi	iste	r																
			Enabled	1								Ena	able	RR	[1] r	egi	stei	•																
С	RW	RR2										Ena	able	or	disa	ble	RR	[2]	reg	ist	er													
			Disabled	0								Disa	able	RR	R[2]	regi	iste	r																
			Enabled	1								Ena	able	RR	[2] ۱	egi	ste	-																
D	RW	RR3										Ena	able	or	disa	ble	RR	[3]	reg	ist	er													
			Disabled	0								Disa	able	RR	R[3]	regi	iste	r																
			Enabled	1								Ena	able	RR	[8]	egi	stei	•																
Ε	RW	RR4										Ena	able	or	disa	ble	RR	[4]	reg	ist	er													
			Disabled	0									able																					
			Enabled	1									able																					
F	RW	RR5											able						reg	ist	er													
			Disabled	0									able																					
			Enabled	1									able			_																		
G	RW	RR6											able						reg	ist	er													
			Disabled	0									able																					
			Enabled	1									able			_																		
Н	RW	RR7											able						reg	ist	er													
			Disabled	0									able			_																		
			Enabled	1								Ena	able	RR	[7] ı	egi	stei																	

Table 171: CONFIG

Bit	numb	er		31 30	29	28 2	27 2	6 25	5 24	23	22 2	21 2	0 19	9 18	17	16	15	14	13	12 :	11 1	.0 9	9 8	7	6	5	4	3	2	1 0
Id																												С		Α
Res	et			0 0	0	0 0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 (1
Id	RW	Field	Value Id	Value	•					De	scrip	tior	1																	
Α	RW	SLEEP									nfig nile 1					_		eithe	er b	e pa	ause	d, c	r ke	pt i	runr	ning	ξ,			
			Pause	0						Pa	use	wat	chd	og v	vhil	e th	e C	PU i	is sl	eep	ing									
			Run	1						Ke	ep t	he v	vato	hdc	g rı	ınn	ing	whi	le t	he (PU	is sl	eep	ing						
С	RW	HALT									nfig nile 1					_				•		d, c	r ke	pt i	runr	ning	ζ,			
			Pause	0						Pa	use	wat	chd	og v	vhil	e th	e C	PU i	is h	alte	d by	the	e de	bug	ger					
			Run	1							ep t		vato	hdo	g rı	ınn	ing	whi	le t	he (PU	is h	alte	d b	y the	e				

Table 172: RR[n]

Bit r	umb	er		31 3	30 2	9 2	8 2	7 26	5 25	5 24	23	22	21	20	19	18	17 :	16 1	L5 1	4 1	3 12	2 11	. 10	9	8	7	6	5	4	3 2	1	. 0
Id				Α /	A A	A	Α	Α	Α	Α	Α	Α	Α	Α.	Α	A	A A	A A	۱ ۸	A A	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	A A	Α	Α
Rese	t			0 (0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0) (0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Valu	ıe						De	scri	ptic	on																		
Α	RW	RR									R	eloa	d re	equ	est	regi	iste	r														
			Reload	0x6	E52	463	5				V	alue	to	req	ues	t a ı	relo	ad (of t	he v	vato	hdc	g ti	mer	r							



21 Random Number Generator (RNG)




Figure 46: Random Number Generator

21.1 Functional description

The Random Number Generator (RNG) generates true non-deterministic random numbers based on internal thermal noise.

The RNG is started by triggering the START task and stopped by triggering the STOP task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register. This means that after a VALRDY event is generated the CPU has the time until the next VALRDY event to read out the random number from the VALUE register before it is overwritten by a new random number.

21.1.1 Digital error correction

A digital corrector algorithm is employed on the internal bit stream to remove any bias toward '1' or '0'. The bits are then queued into an 8 bit register for parallel readout from the VALUE register.

It is possible to disable the bias in the CONFIG register. This offers a substantial speed advantage, but may result in a statistical distribution that is not perfectly uniform.

21.1.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next, see product specification for more information. This is especially true when digital error correction is enabled.

21.2 Register Overview

Table 173: Instances

Base address	Peripheral	Instance	Description
0x4000D000	RNG	RNG	Random Number Generator

Table 174: Register Overview

Decistor	Offset	Description
Register	Offset	Description
Tasks		
START	0x000	Task starting the random number generator
STOP	0x004	Task stopping the random number generator
Events		
VALRDY	0x100	Event being generated for every new random number written to the VALUE register
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG	0x504	Configuration register
VALUE	0x508	Output random number



21.3 Register Details

Table 175: SHORTS

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Id					Α
Res	et			$ \begin{smallmatrix} & & & & & & & & & & & & & & & & & & $	0
Id	RW	Field	Value Id	Value Description	
Α	RW	VALRDY_STOP		Shortcut between VALRDY event and STOP task	
			Disabled	0 Disable shortcut	
			Enabled	1 Enable shortcut	

Table 176: INTEN

Bit	numk	er		31 30	29	28	27	26	25	24	23	22	21 2	20 1	9 1	8 1	7 1	5 15	14	13	12	11 1	.0 9	9 8	7	6	5	4	3	2	1 0
Id																															Α
Res	et			0 0	0	0	0	0	0	0	0	0 (0 (0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 0
Id	RW	Field	Value Id	Value							De	scrip	otio	n																	
Α	RW	VALRDY									Er	able	e or	dis	able	int	erri	ıpt (on I	/ALI	RDY	eve	nt								
			Disabled	0							Di	sabl	e																		
			Enabled	1							Er	able	•																		

Table 177: INTENSET

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit	numb	er		31 30 2	9 28	27 2	6 2	5 24	1 23	22 2	21 2	20 19	9 18	17	16 1	15 1	4 13	12 1	1 10	9	8	7	6	5	4 3	3 2	1	0
Id																												Α
Res	et			0 0 0	0	0 0	0	0	0	0 () (0	0	0	0 0	0 (0	0 0	0	0	0	0	0	0 (0 0	0	0	0
Id	RW	Field	Value Id	Value					De	scrip	tio	n																
Α	RW	VALRDY							W	rite	'1' t	o En	able	int	erru	pt o	n <i>VA</i>	LRDY	eve '	nt.								
			Enabled	1					Er	able	•																	

Table 178: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		NOCC. VV	THE O HAS NO CITECT. WHEN TEACH THIS TEBISTE		11110	tui	11 (11	C V	aiu	. 01	// V /	LIV.																				
Bit	num	oer		31	30	29	28	27	26	25	24 :	23 2	22 2	1 2	0 19	18	17	16	15	14	13 :	12 1	1 1	0 9	8	7	6	5	4	3	2 :	1 0
Id																																Α
Re	set			0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 (0	0
Id	RW	/ Field	Value Id	Va	lue							Des	crip	tion	1																	
Α	RW	/ VALRDY										Wr	ite ':	1' to	Cle	ear	inte	rru	pt o	n V	ALR	DY (even	t.								
			Disabled	1								Dis	able																			

Table 179: CONFIG

Bit	ะทเ	ımbe	er		31 30	29	28	27	26	25	24 :	23	22 2	1 20	0 19	18	17	16	15	14	13	12 :	11 1	9	8	7	6	5	4	3	2	1 0
Id																																Α
Re	set	t			0 0	0	0	0	0 (0	0 (0 (0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 (0 0
Id		RW	Field	Value Id	Value	9					- 1	Des	crip	tion																		
Α		RW	DERCEN									Dig	gital	erro	r co	rre	ctio	n														
				Disabled	0							Dis	able	d																		
				Enabled	1							Ena	able	d																		

Table 180: VALUE

Bit	numb	er		31 30 2	9 28 2	7 26	25	24 2	23 2	22 21	L 20	19	18	17 1	6 15	14	13	12 1	1 10	9	8	7	6	5 4	1 3	2	1 ()
Id																						Α	A	A A	Α	Α	A A	i
Res	et			0 0 0	0 0	0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0 (0 (0	0	0 0	
Id	RW	Field	Value Id	Value				ı	Des	cript	ion																	ı
Α	R	VALUE		[0255]					Ger	nerat	ted	ranc	dom	nun	nber													7



22 Temperature sensor (TEMP)

22.1 Functional description

The temperature sensor measures the silicon die temperature.

The TEMP is started by triggering the START task. When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register

In order to be accurate, the measurement has to be performed while the HFCLK crystal oscillator is selected as clock source, see *CLOCK* for more information.

When the temperature measurement is completed, the TEMP analog electronics power down to save power.

The TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

22.2 Register Overview

Table 181: Instances

Base address	Peripheral	Instance	Description
0x4000C000	TEMP	TEMP	Temperature Sensor

Table 182: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start temperature measurement
STOP	0x004	Stop temperature measurement
Events		
DATARDY	0x100	Temperature measurement complete, data ready
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
TEMP	0x508	Temperature in °C

22.3 Register Details

Table 183: INTEN

Bit	nur	mbe	r		31 30	29	28	27	26	25	24	23	22 2	21 2	20 1	L 9 1	l8 1	7 1	6 15	5 14	1 13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id																																	Α
Res	et				0 0	0	0	0	0	0	0	0	0 0) (0) (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 (
Id	R	W	Field	Value Id	Value							Des	scrip	tio	n																		
Α	R	W	DATARDY									En	able	or	disa	able	e int	err	upt	on	DA1	ARI	DΥ e	ver	nt								
				Disabled	0							Dis	able	9																			
				Enabled	1							En	able																				

Table 184: INTENSET

Enabled

Bit nu Id Reset

	Note:	write '0' has no effect.	. wnen rea	a tnis registe	r wiii r	eturr	the	e vait	ie or	INIE	IV.																		
numbe	r				31 30	29	28 2	27 26	25 2	4 2	3 22	21	20 1	19 1	8 17	16	15 1	4 13	3 12	11	10 9	8	7	6	5	4	32	1	0
																													Α
et					0 0	0 () (0 0	0 (0	0	0	0 (0 0	0	0	0 0	0	0	0	0 0	0	0	0	0	0 0	0	0	0
RW	Field	Val	lue Id		Value	•				D	escr	iptio	on																
RW	DATARE	Υ								١	Vrit	e '1'	to E	nab	e in	terru	ıpt c	n D	4 <i>TAF</i>	RDY	ever	ıt.							

Enable



Table 185: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit	number	31	30 29 28 27 26	25 24	23 22	21 20	0 19 :	18 17	16 1	5 14	13 12	11 10	9	8 7	6	5 4	1 3	2	1 0
Id																			Α
Res	set	0	0 0 0 0 0	0 0	0 0	0 0	0 (0 0	0 0	0	0 0	0 0	0	0 0	0	0 0	0	0 0	0 (
Id	RW Field \	Value Id Va	lue		Descri	ption	ı												
Α	RW DATARDY				Write	'1' to	Clea	r inte	rrupt	on D	4TAR	DY eve	nt.						
	0	Disabled 1			Disabl	le													

Table 186: TEMP

Bit	numb	er		31	30 2	29 2	28 2	27 2	6 2	5 24	4 23	22	21	20	19	18	17	16 :	15 1	4 1	3 1	2 11	l 10	9	8	7	6	5	4	3 2	1	0
Id				Α	A	۱ ۱	4 /	A A	۱ A	Α	Α	Α	Α	Α	Α	Α.	A .	A A	A <i>A</i>	. 4	Α	Α	Α	Α	Α	Α	Α.	A A	A <i>A</i>	Α	Α	Α
Res	et			0	0 () () (0 0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0
Id	RW	Field	Value Id	Va	ue						D	escri	pti	on																		
Α	R	TEMP									Т	emp	era	itur	e in	°C																

Temperature in °C
Result of temperature measurement. Die temperature in °C, 2's complement format, 0.25 °C
Decision point: DATARDY



23 AES Electronic Codebook mode encryption (ECB)

23.1 Functional description

AES ECB is a single AES block encrypt hardware module.

AES ECB features:

- 128 bit AES encryption
- · Supports standard AES ECB block encryption
- · Memory pointer support
- DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

23.1.1 EasyDMA

The ECB implements an EasyDMA mechanism for reading and writing to the RAM. This DMA cannot access the program memory or any other parts of the memory area except RAM.

If the ECBDATAPTR is not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

The EasyDMA will have finished accessing the RAM when the ENDECB or ERRORECB is generated.

23.1.2 ECB Data Structure

Input to the block encrypt and output from the block encrypt are stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

Table 187: ECB data structure overview

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block

23.1.3 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.

23.2 Register Overview

Table 188: Instances

Base address	Peripheral	Instance	Description
0x4000E000	ECB	ECB	AES ECB Mode Encryption

Table 189: Register Overview

Register	Offset	Description
Tasks		
STARTECB	0x000	Start ECB block encrypt
STOPECB	0x004	Abort a possible executing ECB operation
Events		
ENDECB	0x100	ECB block encrypt complete



Register	Offset	Description
ERRORECB	0x104	ECB block encrypt aborted because of a STOPECB task or due to an error
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ECBDATAPTR	0x504	ECB block encrypt memory pointers

23.3 Register Details

Table 190: INTENSET

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Mote. Write o mas no en	reet. Whien reducting registe			ctu		ciic	v u i	uc.	01 11																								
Bit	numb	er		31	30	29	28	8 2	7 2	6 2	5 2	4 2	3 22	2 21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																	- 1	В	A
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () ()
Id	RW	Field	Value Id	Va	lue	•						D	esc	ripti	ion																				
Α	RW	ENDECB										١	Nrit	e '1	' to	Ena	able	e in	teri	up	t or	۱ <i>E۱</i>	IDE	CB e	ever	nt.									
			Enabled	1								E	Enak	le																					
В	RW	ERRORECB										١	Nrit	e '1	' to	Ena	able	e in	teri	up	t or	ı <i>ER</i>	RO	REC	B ev	/ent									
			Enabled	1								E	nat	le																					

Table 191: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit r	umbe	er		31 30	29	28 2	27 2	26 2	25 2	24 2	3 2	2 2:	1 20	19	18	17	16 1	15 1	4 13	12	11 1	0 9	8 (7	6	5	4	3	2	1 0
Id																													E	3 A
Rese	et			0 0	0	0 (0 (0 (0	0 (0	0	0	0	0	0	0 (0 0	0	0	0 0	0	0	0	0	0	0	0	0 0	0
Id	RW	Field	Value Id	Value						D	esc	cript	tion																	
Α	RW	ENDECB								١	Wri	te '1	l' to	Cle	ar i	nter	rupt	t on	ENL	DECB	eve	nt.								
			Disabled	1						- 1	Disa	able																		
В	RW	ERRORECB								١	Wri	te '1	l' to	Cle	ar i	nter	rupt	t on	ERR	ORE	CB e	ven	t.							
			Disabled	1						- 1	Disa	able																		

Table 192: ECBDATAPTR

Bit n	umb	er		31	1 30	29	28	27	26	25	24	1 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	Α	Α	Α	Α	A	Α	A A	۹.	A A	k
Rese	t			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 () (0 0	,
Id	RW	Field	Value Id	V	alue	•						De	esci	ipti	on																				
Α	RW	ECBDATAPTR										Ρ	oin	ter 1	to t	he	ECB	da	ta s	tru	ctur	e (s	ee	Tab	le 1	l EC	СВ с	lata	1						Ξ.



24 AES CCM Mode Encryption (CCM)

24.1 Functional description

The AES CCM supports three operations: key-stream generation, packet encryption, and packet decryption. All these operations are done in compliance with the *Bluetooth* specification⁸. A new key-stream must be generated before a new packet encryption or packet decryption operation can be started.

A key-stream is generated by triggering the KSGEN task. An ENDKSGEN event will be generated when the new key-stream has been generated. The key-stream will be stored in the AES CCM's temporary memory area, specified by the SCRATCHPTR, where it will be used in subsequent encryption and decryption operations.

Encryption is started by triggering the CRYPT task with the MODE register set to ENCRYPTION. Similarly, decryption is started by triggering the same task with MODE set to DECRYPTION. An ENDCRYPT event will be generated when packet encryption is completed as well as when packet decryption is completed, see *Figure 47: Key-stream generation followed by encryption or decryption. The shortcut is optional.* on page 121.




Figure 47: Key-stream generation followed by encryption or decryption. The shortcut is optional.

Key-stream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by the CNFPTR pointer. It is necessary to configure this pointer and its underlying data structure, and the MODE register before the KSGEN task is triggered. It is also necessary to configure the INPTR pointer and the OUTPTR pointer before the CRYPT task is triggered.

If a shortcut is used between ENDKSGEN event and CRYPT task, the INPTR pointer and the OUTPTR pointer must be configured before the KSGEN task is triggered.

24.1.1 Encryption

During packet encryption the AES CCM will read the unencrypted packet located in RAM at the address specified in the INPTR pointer, encrypt the packet and append a four byte long Message Integrity Check (MIC) field to the packet. The AES CCM will also modify the length field of the packet to adjust for the appended MIC field, that is, add four bytes to the length, and store the resulting packet back into RAM at the address specified in the OUTPTR pointer, see *Figure 48: Encryption* on page 122.

Empty packets (length field is set to 0) will not be encrypted but instead moved unmodified through the AES CCM.

The AES CCM is limited to read maximum 27 bytes of the unencrypted payload (PL) regardless of what is specified in the length field of the unencrypted packet.

⁸ Bluetooth AES CCM 128 bit block encryption, see Bluetooth Core specification Version 4.0.






Figure 48: Encryption

24.1.2 Decryption

During packet decryption the AES CCM will read the encrypted packet located in RAM at the address specified in the INPTR pointer, decrypt the packet, authenticate the packet's MIC field and generate the appropriate MIC status. The AES CCM will also modify the length field of the packet to adjust for the MIC field, that is, subtract four bytes from the length, and then store the decrypted packet back into RAM at the address pointed to by the OUTPTR pointer, see *Figure 49: Decryption* on page 122.

The CCM is only able to decrypt packets that are at least 5 bytes long, that is, 1 byte encrypted payload (EPL) and 4 bytes of MIC. The CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3 or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through the AES CCM, these packets will always pass the MIC check.

The AES CCM is limited to read maximum 27 bytes of the encrypted payload and four bytes of the MIC regardless of what is specified in the length field of the encrypted packet.




Figure 49: Decryption

24.1.3 AES CCM and RADIO concurrent operation

The AES CCM is designed to run in parallel with the RADIO to enable on-the-fly encryption and decryption of RADIO packets without CPU involvement. To facilitate this, the RADIO has to be configured with the following settings:

Table 193: Radio configuration settings

Radio parameter	Value	Description
PCNF0.S0LEN	1	Length of HEADER field in: Table 195: Data structure for unencrypted packet on page 125 and
		Table 196: Data structure for encrypted packet on page 125.
PCNF0.LFLEN	5	Length of LENGTH field in: Table 195: Data structure for unencrypted packet on page 125 and
		Table 196: Data structure for encrypted packet on page 125.
PCNF0.S1LEN	3	Length of the RFU field in: Table 195: Data structure for unencrypted packet on page 125 and
		Table 196: Data structure for encrypted packet on page 125. The combined length of LENGTH and
		RFU must be 8 bit always.
MODE	Ble_1Mbit	Data rate.
PCNF1.BALEN	3	Length of address (32 bit)
CRCCNF.LEN	3	Length of CRC (24 bit)

24.1.4 Encrypting packets on-the-fly in radio transmit mode

When the AES CCM is encrypting a packet on-the-fly at the same time as the RADIO is transmitting it, the RADIO must read the encrypted packet from the same memory location as the AES CCM is writing to. The



OUTPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 50: Configuration of on-the-fly encryption* on page 123.




Figure 50: Configuration of on-the-fly encryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered, in addition the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in *Figure 51: On-the-fly encryption using a PPI connection* on page 123 using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM.




Figure 51: On-the-fly encryption using a PPI connection

24.1.5 Decrypting packets on-the-fly in radio receive mode

When the AES CCM is decrypting a packet on-the-fly at the same time as the RADIO is receiving it, the AES CCM must read the encrypted packet from the same memory location as the RADIO is writing to. The INPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 52: Configuration of on-the-fly decryption* on page 124.






Figure 52: Configuration of on-the-fly decryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered. In addition, the CRYPT task must be triggered no earlier than when the ADDRESS event is generated by the RADIO.

If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by the RADIO, the AES CCM will guarantee that the decryption is completed no later than when the END event in the RADIO is generated.

This use-case is illustrated in *Figure 53: On-the-fly decryption using a PPI connection between the READY* event in the RADIO and the KSGEN task in the AES CCM on page 124 using a PPI connection between the ADDRESS event in the RADIO and the CRYPT task in the AES CCM. The KSGEN task is triggered from the READY event in the RADIO through a PPI connection.




Figure 53: On-the-fly decryption using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM

24.1.6 CCM data structure

The CCM data structure specified in *Table 194: CCM data structure overview* on page 124 is located in RAM at the memory location specified by the CNFPTR pointer register.

Table 194: CCM data structure overview

Property	Address offset	Description
KEY	0	16 byte AES key
PKTCTR	16	Octet0 (LSO) of packet counter
	17	Octet1 of packet counter
	18	Octet2 of packet counter
	19	Octet3 of packet counter
	20	Bit 6 – Bit 0: Octet4 (7 most significant bits of packet counter, with Bit 6 being the most significant
		bit) Bit7: Ignored
	21	Ignored
	22	Ignored
	23	Ignored
	24	Bit 0: Direction bit Bit 7 – Bit 1: Zero padded
IV	25	8 byte initialization vector (IV) Octet0 (LSO) of IV, Octet1 of IV,, Octet7 (MSO) of IV



The NONCE vector (as specified by the Bluetooth Core Specification) will be generated by hardware based on the information specified in the CNFPTR data structure from *Table 194: CCM data structure overview* on page 124.

Table 195: Data structure for unencrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in unencrypted payload
RFU	2	Reserved Future Use
PAYLOAD	3	Unencrypted payload

Table 196: Data structure for encrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in encrypted payload including length of MIC
		Note: LENGTH will be 0 for empty packets since the MIC is not added to empty packets
RFU	2	Reserved Future Use
PAYLOAD	3	Encrypted payload
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC

Note: MIC is not added to empty packets

24.1.7 EasyDMA and ERROR event

The CCM implements an EasyDMA mechanism for reading and writing to the RAM.

In some scenarios where the CPU and other DMA enabled peripherals are accessing the RAM at the same time, the CCM DMA could experience some bus conflicts which may also result in an error during encryption. If this happens, the ERROR event will be generated.

The EasyDMA will have finished accessing the RAM when the ENDKSGEN and ENDCRYPT events are generated.

If the CNFPTR, SCRATCHPTR, INPTR and the OUTPTR are not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

24.1.8 Shared resources

The CCM shares registers and other resources with other peripherals that have the same ID as the CCM. The user must therefore disable all peripherals that have the same ID as the CCM before the CCM can be configured and used. Disabling a peripheral that have the same ID as the CCM will not reset any of the registers that are shared with the CCM. It is therefore important to configure all relevant CCM registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

24.2 Register Overview

Table 197: Instances

Base address	Peripheral	Instance	Description
0x4000F000	CCM	CCM	AES CCM Mode Encryption

Table 198: Register Overview

Register	Offset	Description
Tasks		
KSGEN	0x000	Start generation of key-stream. This operation will stop by itself when completed.
CRYPT	0x004	Start encryption/decryption. This operation will stop by itself when completed.
STOP	0x008	Stop encryption/decryption
Events		
ENDKSGEN	0x100	Key-stream generation complete
ENDCRYPT	0x104	Encrypt/decrypt complete
ERROR	0x108	CCM error event
Registers		
SHORTS	0x200	Shortcut register



Register	Offset	Description
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MICSTATUS	0x400	MIC check result
ENABLE	0x500	Enable
MODE	0x504	Operation mode
CNFPTR	0x508	Pointer to data structure holding AES key and NONCE vector
INPTR	0x50C	Input pointer
OUTPTR	0x510	Output pointer
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

24.3 Register Details

Table 199: SHORTS

Bit ı	numb	er		31 30	29	28	3 27	26	25	24	23	22 2	21 2	0 1	9 1	8 17	7 16	15	14	13	12 :	11 1	0 9	8	7	6	5	4	3	2	1 0
Id																															Α
Res	et			0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 (0 0
Id	RW	Field	Value Id	Value	•						De	scrip	tio	n																	
Α	RW	ENDKSGEN_CRYPT									Sh	ortc	ut b	etv	vee	n <i>EN</i>	IDK	SGE	N e	ven	t an	d CR	YP	tas	k						
			Disabled	0							Di	sable	e sh	orto	cut																
			Enabled	1							En	able	sh	orto	ut																

Table 200: INTENSET

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit Id	numb	er		31 30	29	28 2	27 2	6 25	5 24	4 23	22	21	20	19	18	17	16 :	15 1	4 1	3 1	2 11	l 10	9	8	7	6	5	4		1 0 B A
Res	et			0 0	0	0 (0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0		
Id	RW	Field	Value Id	Value						De	escr	ipti	on																	
Α	RW	ENDKSGEN								W	/rite	e '1'	to	Ena	ble	inte	rru	pt c	n E	NDI	(SG	EN e	ver	nt.						
			Enabled	1						E	nab	le																		
В	RW	ENDCRYPT								W	/rite	e '1'	to	Ena	ble	inte	rru	pt c	n E	ND	CRY	PT e	ven	t.						
			Enabled	1						E	nab	le																		
С	RW	ERROR								W	/rite	e '1'	to	Ena	ble	inte	rru	pt c	n E	RRC)R e	ven	t.							
			Enabled	1						E	nab	le																		

Table 201: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note. Write o has no e	niect. Whien read this registe	I VVI	IIIIC	tui	11 (iie i	vaic	ie o	1 // v	IL	٧.																							
Bit ı	umb	er		31	30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	1!	5 1	4 1	3 :	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																		С	В	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							De	scri	pti	on																					
Α	RW	ENDKSGEN										W	rite	'1'	to	Cle	ar i	nte	rru	pt	on	ΕN	DK	SG	ΕN	eve	ent									
			Disabled	1								D	sab	le																						
В	RW	ENDCRYPT										W	rite	'1'	to	Cle	ar i	nte	rru	pt	on	ΕN	DC	RY	PT	eve	nt.									
			Disabled	1								D	sab	le																						
С	RW	ERROR										W	rite	'1'	to	Cle	ar i	nte	rru	pt	on	ER	RO	R e	ve	nt.										
			Disabled	1								D	sab	le																						

Table 202: MICSTATUS

	numb	er		31 3	0 2	9 2	8 2	7 2	6 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6 5	4	3	2	1	0
Id						_	_	_	_	_	_				_		_	_	_	_	_	_							_			_	A
Res	eτ			0 0	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	י נ	י נ	, (U	U	U	U	U	U
Id	RW	Field	Value Id	Valu	ıe						De	scr	ipti	on																			
Α	R	MICSTATUS													of th ope				ck	perf	forn	ned	du	ring	the	e pr	evi	ous					
			CheckFailed	0							N	IIC d	che	ck f	aile	d																	
			CheckPassed	1							N	IIC d	che	ck p	oass	sed																	

Table 203: ENABLE

Bit ı	num	ber		31 30	29	28	27	26	25	24	23	22 2	1 2	0 1	9 1	B 17	7 16	15	14	13	12 :	l1 1	0 9	8	7	6	5	4	3	2	1 0
Id																															А А
Res	et			0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 (0 0
Id	RW	/ Field	Value Id	Value	:						Des	crip	tior	1																	
Α	RW	/ ENABLE									En	able	or (disa	ble	CCI	M														
			Disabled	0							Dis	able	!																		
			Enabled	2							En	able																			



Table 204: MODE

Bit	nuı	mbe	er		31 30	29	28	27	26	25	24	23	22 2	21 2	20 1	9 1	8 1	7 1(5 15	14	13	12	11 1	.0 9	8 (7	6	5	4	3	2	1 0
Id																																Α
Res	et				0 0	0	0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 1
Id	R	W	Field	Value Id	Value							Des	crip	tio	n																	
Α	R	W	MODE									Th	e mo	ode	of	оре	rati	on '	to b	e u	sed											
				Encryption	0							ΑE	s cc	M	рас	ket	enc	ryp	tion	mo	de											
				Decryption	1							ΑE	s cc	M	pac	ket	dec	ryp	tion	mo	de											

Table 205: CNFPTR

Bit ı	number			31	30	29	28	27	26	25	24	23	22 2	21 2	20 1	9 1	8 17	16	15	14	13	12 1	1 10	9	8	7	6	5	4 3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۸	A A	Α	Α	Α	Α	Α	Α	A A	Α	Α	Α	Α	Α	A A	A A	Α	Α	Α
Res	et			0	0	0	0	0	0	0	0	0	0 0) (0 (0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0
Id	RW Fie	eld '	Value Id	Val	ue							Des	crip	tio	n																	
Α	RW CN	IFPTR										Po	inte	r to	the	da	ta st	ruc	ture	e ho	ldir	g th	e AE	S ke	y ar	nd t	he	CCN	1			

Pointer to the data structure holding the AES key and the CCM NONCE vector (see Table 1 CCM data structure overview)

Table 206: INPTR

Bit number		31 30 29 28 21	7 26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A	A A A A A A A A A A	A A A A A A A A A A A A A A
Reset		0 0 0 0 0	0000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description	
A RW INPTR			Input pointer	

Table 207: OUTPTR

Bit	numbe	er		31 3	0 2	9 2	28 2	27 :	26	25	24 2	23 2	22 2	1 2	20 1	9 1	8 1	7 1	6 1	5 1	4 13	3 12	11	10	9	8	7	6	5	4	3 2	2 1	L 0
Id				\ A	١,	١,	۱ ۱	۹.	A	Α.	A A	۱ ۸	A A	. /	A A	١,	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A A	A	Α
Res	et			A A A A A A A A A A A A A A A A A A A														0 0	0	0													
Id	RW	Field	Value Id	/alu	ıe						- 1	Des	crip	tio	n																		
Α	RW	OUTPTR										Ou	tput	рс	ointe	er																	

Table 208: SCRATCHPTR

Bit	numb	er		31 30 29 28 2	7 26 25 24	4 23 22 21 20	19 18 17	16 15 1	4 13 12 1	1 10 9	8	7 6	5	4	3 2	1 0
Id				A A A A A	AAA	AAAA	ААА	ААА	. A A A	AA	Α	А А	Α	Α /	ΑА	A A
Re	set			0 0 0 0 0	0 0 0	0 0 0 0	0 0 0	0 0 0	0 0 0	0 0	0	0 0	0	0 (0 0	0 0
Id	RW	Field	Value Id	Value		Description										
Α	RW	SCRATCHPTR				Pointer to a	'scratch"	data are	a used fo	r temp	orary	stora	age			

during key-stream generation, MIC generation and encryption/decryption. The scratch area is used for temporary storage of data during key-stream generation and encryption. 16 + MAXPACKETSIZE number of bytes must be reserved in RAM for this area.



25 Accelerated Address Resolver (AAR)

25.1 Functional description

25.1.1 Resolving a resolvable address

A private resolvable address shall be composed of 6 bytes as illustrated in *Figure 54: Resolvable address* on page 128




Figure 54: Resolvable address

To resolve an address the ADDRPTR pointer must point to the least significant byte (LSB) of the resolvable address offset by 3 bytes to accommodate the packet header. The resolver is started by triggering the START task. A RESOLVED event is generated when and if the AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. The AAR will use the IRK specified in the register IRK0 to IRK15 starting from IRK0. How many to be used is specified by the NIRK register. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

The AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the *Bluetooth* Specification⁹. The time it takes to resolve an address may vary depending on where in the list the resolvable address is located. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See product specification for more information about resolution time.

The AAR will not distinguish between public and random addresses. The AAR will also not distinguish between static and private addresses, or between private resolvable and private non-resolvable addresses.

The AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. The AAR will generate an END event after it has stopped.




Figure 55: Address resolution with packet preloaded into RAM

25.1.2 Use case example for chaining RADIO packet reception with resolving addresses with the AAR

The AAR may be started as soon as the 6 bytes required by the AAR has been received by the RADIO and stored in RAM. The ADDRPTR pointer must point to the least significant byte of the resolvable address within the received packet offset by 3 bytes to accommodate the packet header.

⁹ Bluetooth Specification Version 4.0 [Vol 3] chapter 10.8.2.3.






Figure 56: Address resolution with packet loaded into RAM by the RADIO

25.1.3 IRK data structure

The IRK data structure specified in *Table 209: IRK data structure overview* on page 129 is located in RAM at the memory location specified by the CNFPTR pointer register.

Table 209: IRK data structure overview

Property	Address offset	Description
IRK0	0	IRK number 0 (16 - byte)
IRK1	16	IRK number 0 (16 - byte)
		·
IRK15	240	IRK number 15 (16 - byte)

25.1.4 EasyDMA

The AAR implements EasyDMA for reading and writing to the RAM. The EasyDMA will have finished accessing the RAM when the END, RESOLVED, and NOTRESOLVED events are generated.

If the IRKPTR, ADDRPTR and the SCRATCHPTR is not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

25.1.5 Shared resources

The AAR shares registers and other resources with other peripherals that have the same ID as the AAR. The user must therefore disable all peripherals that have the same ID as the AAR before the AAR can be configured and used. Disabling a peripheral that have the same ID as the AAR will not reset any of the registers that are shared with the AAR. It is therefore important to configure all relevant AAR registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

25.1.6 Register Overview

Table 210: Instances

Base address	Peripheral	Instance	Description
0x4000F000	AAR	AAR	Accelerated Address Resolver

Table 211: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start resolving addresses based on IRKs specified in the IRK data structure
STOP	0x008	Stop resolving addresses
Events		
END	0x100	Address resolution procedure complete
RESOLVED	0x104	Address resolved
NOTRESOLVED	0x108	Address not resolved
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt



Register	Offset	Description
STATUS	0x400	Resolution status
ENABLE	0x500	Enable AAR
NIRK	0x504	Number of IRKs
IRKPTR	0x508	Pointer to IRK data structure
ADDRPTR	0x510	Pointer to the resolvable address
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

25.1.7 Register Details

Table 212: INTENSET

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

		Mote: Write o mas i	io circet. Which reducti	is register will retain the ve	aide oi iii	I LIV.																				
Bit ı	numb	er		31 30 29 28 27 2	26 25 24	23 22	2 21	20	19	18	17 :	16	15	14 :	13 1	2 1	.1 1	0 9) {	3 7	6	5	4	3	2	1 0
Id																									С	ВА
Res	et			000000	0 0 0	0 0	0	0	0	0	0 (0 (0	0 (0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	Value Description Write '1' to Enable interrupt on FND event																						
Α	RW	END		Write '1' to Enable interrupt on <i>END</i> event.																						
			Enabled	1		Enal	ole																			
В	RW	RESOLVED				Writ	e '1'	to	Enal	ble	inte	erru	ıpt	on /	RESC	OLV	ΈD	eve	nt.							
			Enabled	1		Enal	ole																			
С	RW	NOTRESOLVED				Writ	e '1'	to	Enal	ble	inte	erru	ıpt	on /	VOT	RES	OL	VED	ev	ent						
			Enabled	1		Enal	ole																			

Table 213: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note: Write o nas no c	incet. When read this registe		· · · · · ·	ccu		ciic	v a i	uc (<i>J</i> 1 11 1		•																						
Bit ı	numb	er		31	1 30	29	28	8 27	7 2	5 2!	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	ĺ
Id																																	C	3 A	ı
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	ı
Id	RW	Field	Value Id	V	alue	:						De	scri	pti	on																				ı
Α	RW	END		Write '1' to Clear interrupt on <i>END</i> event.																															
			Disabled	Write '1' to Clear interrupt on <i>END</i> event. 1 Disable																															
В	RW	RESOLVED										W	rite	'1'	to	Cle	ar i	nte	rru	pt o	on /	ES	OLV	'ED	eve	ent.									
			Disabled	1								D	sab	le																					
С	RW	NOTRESOLVED										W	rite	'1'	to	Cle	ar i	nte	rru	pt o	on /	101	RE:	SOL	VE) ev	ent								
			Disabled	1								D	sab	le																					

Table 214: STATUS

Bit	numb	er		31 30 29	28 27 2	26 25	24 23	3 22 3	21 20	0 19	18 1	7 16	15 :	14 13	3 12	11 10	9	8	7	6	5 4	1 3	2	1 0
Id																						Α	Α	A A
Res	et			0 0 0	0 0 0	0 0	0 0	0 (0 0	0	0 0	0	0 (0 0	0	0 0	0	0	0	0 (0	0	0	0 0
Id	RW	Field	Value Id	Value			D	escrip	ption	1														
Α	R	STATUS		[015]			Т	he IR	K tha	at wa	s use	d las	st tin	ne ar	n add	ress	was	resc	olve	d				

Table 215: ENABLE

Bit	numb	er		31 30	29	28	27	26	25	24	23	22 2	21 2	0 1	9 1	8 1	7 1(5 15	14	13	12	11 1	.0 9	9 8	7	6	5	4	3	2	1 0
Id																															А А
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	
Id	RW	Field	Value Id	Value Description Enable or disable AAR																											
Α	RW	ENABLE									En	able	or	disa	able	AΑ	R														
			Disabled	0							Dis	abl	е																		
			Enabled	3							En	able	•																		

Table 216: NIRK

Bit	number	31	29 28 27 26	25 24	23 2	2 21	20 19	18	17 1	6 15	14 :	L3 12	2 11	10	9	8 7	6	5	4	3	2 1	. 0
Id																			Α	A A	۱ A	Α
Res	et	0	0 0 0	0 0	0 0	0	0 0	0	0 0	0	0 (0 0	0	0 (0 (0 0	0	0	0	0 0	0	1
Id	RW Field	Value Id Val			Desc	riptio	on															
Α	RW NIRK	[1			Nur	nber	of Ide	ntity	roo'	t key	s ava	ilabl	le in	the	IRK	data	str	uctu	ıre			

Table 217: IRKPTR

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id		
Reset		
Id RW Field	Value Id	Value Description
Δ RW IRKPTR		Pointer to the IRK data structure



Table 218: ADDRPTR

Bit	numb	er		31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	1 ()
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α.	Α.	Α.	Α	Α.	Α.	A	Α.	Α	Α	Α	Α	Α	Α.	A A	۱ ۱	A A	
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0 () (0 0																	
Id	RW	Field	Value Id	۷a	lue							De	scri	ptic	on																				ı
Α	RW	ADDRPTR										Po	inte	er to	o th	e r	eso	lval	ole :	adc	lres	s (6	-by	tes)										

Table 219: SCRATCHPTR

Bit	numb	er		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17	7 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Id				A A A A A A A	A A A A A A A	A A A A A A A A A A A	
Res	et			0000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
Id	RW	Field	Value Id	Value	Description		
Α	RW	SCRATCHPTR			Pointer to a "scratch"	data area used for temporary storage	

Pointer to a "scratch" data area used for temporary storage during resolution. A space of minimum 3 bytes must be



26 Serial Peripheral Interface (SPI) Master




Figure 57: SPI master

Note: RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

26.1 Functional description

The SPI master as illustrated in *Figure 57: SPI master* on page 132 provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. These registers are double buffered to enable some degree of uninterrupted data flow in and out of the SPI master. The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.

Table 220: SPI modes

Mode	Clock polarity CPOL	Clock phase CPHA
SPI_MODE	0	0
SPI_MODE	0	1
SPI_MODE	1	0
SPI_MODE	1	1

26.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins according to the configuration specified in the PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated SPI master signal is not connected to any physical pin. The PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSELSCK, PSELMOSI, and PSELMISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in *Table 221: GPIO configuration* on page 133 prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

Table 221: GPIO configuration

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSELSCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSELMOSI	Output	0
MISO	As specified in PSELMISO	Input	Not applicable

26.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used. Disabling a peripheral that have the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

26.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register. Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in *Figure 58: SPI master transaction* on page 134. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.






Figure 58: SPI master transaction

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.

The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see *Figure 59: SPI master transaction* on page 134. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.




Figure 59: SPI master transaction



26.2 Register Overview

Table 222: Instances

Base address	Peripheral	Instance	Description
0x40003000	SPI	SPI0	Serial Peripheral Interface
0x40004000	SPI	SPI1	Serial Peripheral Interface

Table 223: Register Overview

Register	Offset	Description
Events		
READY	0x108	TXD byte sent and RXD byte received
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable SPI
PSELSCK	0x508	Pin select for SCK
PSELMOSI	0x50C	Pin select for MOSI
PSELMISO	0x510	Pin select for MISO
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	SPI frequency
CONFIG	0x554	Configuration register

26.3 Register Details

Table 224: INTEN

Bit	numb	er		31 30	29	28	27	26	25 2	24 2	23 2	2 2:	1 20	19	18	3 17	16	15	14	13	12	11 1	.0	9	8 :	7 6	5	4	3	2	1 0
Id																														Α	
Res	et			0 0	0	0	0	0 (0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	Value						- 1	Desc	ript	ion																		
Α	RW	READY									Ena	ble	or c	lisal	ble	inte	erru	pt o	on /	REA	DY e	even	t								
			Disabled	0							Disa	ble																			
			Enabled	1							Ena	ble																			

Table 225: INTENSET

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit	numb	er		31 30 2	9 28	27 26	25	24	23 2	22 2:	1 20	19	18	17 1	6 1	5 14	113	12	11 1	9	8	7	6	5	4	32	1	0
Id																										Α		
Res	et			0 0 0	0	0 0	0	0	0 0	0 (0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
Id	RW	Field	Value Id	Value					Des	cript	tion																	
Α	RW	READY							Wri	ite '1	l' to	Ena	able	inte	rrup	ot or	n <i>RE</i>	ADY	eve	nt.								
			Enabled	1					Ena	ble																		

Table 226: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note: V	vrite. U. nas no errect, when read this registe	WI	II re	tur	n tn	e va	nue	01	IIV	EIV																					
Bit	numb	er		31	30	29	28	27 2	26 2	25 2	24	23 2	22 2	12	0 1	9 1	B 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	. 0
Id																															Α		
Res	et			0	0	0	0 (0 () (0 ()	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0
Id	RW	Field	Value Id	Va	lue							Des	crip	tio	n																		
Α	RW	READY										Wr	ite '	1' t	o Cl	ear	inte	erru	pt c	on <i>F</i>	REAL	DΥ e	vei	nt.									
			Disabled	1								Dis	able																				

Table 227: ENABLE

Bit i	numb	er		31 30	29 2	8 2	7 26	25	24	23 2	22 2	1 20	19	18	17	16	15	14	13 1	2 1:	L 10	9	8	7	6	5	4	3	2	1 0
Id																												1	۱ ۸	A
Res	et			0 0	0 0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0) (0 (
Id	RW	Field	Value Id	Value						Des	cript	tion																		
Α	RW	ENABLE								Ena	ble	or d	lisal	ole S	SPI															
			Disabled	0						Dis	able	SPI																		
			Enabled	1						Ena	ble	SPI																		



Table 228: PSELSCK

Bit	numb	er		31	30 2	29 28	B 27	7 26	25	24	23	22 2	1 20	0 19	18	17	16	15	14 :	13 1	2 11	10	9	8	7	6	5 4	3	2	1	0
Id				Α	A A	A A	Α	Α	Α	Α	Α.	A A	A	Α	Α	Α	Α	Α.	A	4 A	Α	Α	Α	Α.	Α.	4 4	۱ A	Α	Α	A	Α
Res	et			1	1 1	L 1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1 :	1 1	1	1	1	1	1	1 1	. 1	1	1	1 :	1
Id	RW	Field	Value Id	Val	ue						Des	crip	tion	1																	
Α	RW	PSELSCK		[0	31]						Pir	nui	nbe	r co	nfig	ura	tion	of r	r SPI	SCk	(sig	nal									
			Disconnected	0xF	FFF	FFFF					Dis	con	nect	t																	

Table 229: PSELMOSI

Bit	numb	er		31 30	29 2	8 27	7 26	25	24	23 2	22 2:	1 20	19	18	17 1	6 15	5 14	13	12 1:	1 10	9	8	7	5 5	4	3	2 :	1 0
Id				АА	А А	Α	Α	Α	Α	A	A A	Α	Α	A	A A	Α	Α	Α	А А	Α	Α	A	4 4	Α	Α	Α /	A A	A
Res	et			1 1	1 1	1	1	1	1	1 :	l 1	1	1	1	1 1	1	1	1	1 1	1	1	1 :	1 1	. 1	1	1 1	1	1
Id	RW	Field	Value Id	Value						Des	cript	ion																
Α	RW	PSELMOSI		[031]						Pin	nun	nber	cor	nfigu	ırati	on fo	or S	PI M	OSI s	igna	l							
			Disconnected	0xFFFF	FFFF					Dis	conr	ect																

Table 230: PSELMISO

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	7 6	5	4	3 2	2 1	0
Id				A A A A A A A A A A A A A A A A A A A	Α	Α	Α	A A	A	Α
Res	et			11111111111111111111111111111	1	1	1	1 1	. 1	1
Id	RW	Field	Value Id	Value Description						
Α	RW	PSELMISO		[031] Pin number configuration for SPI MISO signal						
			Disconnected	OxFFFFFFF Disconnect						

Table 231: RXD

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 1	0 9) 8	7	6	5	4	3	2	1	0
Id																											Α	Α	Α	Α	Α	Α	Α	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	D
Id	RW	Field	Value Id	Va	lue							De	scri	ptic	on																			
Α	R	RXD										R۶	(da	ta r	ece	ive	d. E	Oou	ble	bu	ffe	ed												

Table 232: TXD

Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19 18 3	17 16 15 14 13 12 11 10 9 8	8 7 6 5 4 3 2 1 0
Id				A A A A A A A
Reset	0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description		
A RW TXD		TX data to send. Do	ouble buffered	

Table 233: FREQUENCY

Bit nu Id Reset		er		Α	Α	Α	A	27 2 A A O 1	Α	Α	22 A 0	Α	Α	Α	Α	Α.	Α	15 A 0	Α	A	4 A	Α	Α	Α	Α	Α	A	3 : A A O O	 1 0 A A D 0
Id	RW	Field	Value Id	Va	lue					De	scri	ptio	on																
Α	RW	FREQUENCY								SF	l m	ast	er c	lata	rat	e													
			K125	0x	020	000	000			12	25 k	bps																	
			K250	0x	040	000	000			25	50 k	bps																	
			K500	0x	080	000	000			50	00 k	bps																	
			M1	0x	100	000	000			1	Mb	ps																	
			M2	0x	200	000	000			2	Mb	ps																	
			M4	0x	400	000	000			4	Mb	ps																	
			M8	0x	800	000	000			8	Mb	ps																	

Table 234: CONFIG

Bit n Id Rese	umbe	er			30 2 0 0			26 2	25 24	4 23 0	3 22 0	21		19 0				15 0							8		6 0	5 0 (4 0 (3 2 C	1 B	L 0 A 0
Id		Field	Value Id	Val		Ū	Ŭ		, ,	D	•	ipti	_		Ů	Ü	Ü	Ü	Ü		Ü	Ŭ		Ü	٠	•		•		Ū	Ů	
Α	RW	ORDER								В	it o	rder	r																			
			MsbFirst	0						Ν	/los	sig	nifi	can	t bi	it sh	ifte	ed c	ut	firs	t											
			LsbFirst	1						L	eas	sig	nifi	can	t bi	it sh	ifte	ed c	out	firs	t											
В	RW	СРНА								S	eria	l clo	ock	(SC	K) p	has	se															
			Leading	0							amı dge	ole d	on l	ead	ling	ed	ge (of c	loc	k, sl	nift	ser	ial o	data	on	tra	ilin	g				
			Trailing	1							amı dge	ole d	on t	rail	ing	ed	ge c	of c	locl	c, sł	ift	ser	ial c	data	on	lea	din	g				
С	RW	CPOL								S	eria	l clc	ock	(SC	K) p	oola	rity	,														
			ActiveHigh	0						Α	ctiv	e hi	gh																			
			ActiveLow	1						Α	ctiv	e lo	W																			



27 SPI Slave (SPIS)

SPIS is a SPI slave with EasyDMA support for ultra low power serial communication from an external SPI master. EasyDMA in conjunction with hardware based semaphore mechanisms removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.




Figure 60: SPI slave

27.1 Pin configuration

The different signals CSN, SCK, MOSI, and MISO associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSELCSN, PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated SPI slave signal will not be connected to any physical pins.

The PSELCSN, PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode, see *POWER* chapter for more information about power modes. PSELCSN, PSELSCK, PSELMOSI, and PSELMISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in *Table 235: Pin configuration* on page 137 prior to enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

Table 235: Pin configuration

SPI signal	SPI pin	Direction	Output value
CSN	As specified in PSELCSN	Input	Not applicable
SCK	As specified in PSELSCK	Input	Not applicable
MOSI	As specified in PSELMOSI	Input	Not applicable



SPI signal	SPI pin	Direction	Output value	Comment
MISO	As specified in PSELMISO	Input	Not applicable	Emulates that the SPI slave is not selected.

27.2 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used. Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in *Instantiation* on page 17 shows which peripherals have the same ID as the SPI slave.

27.3 EasyDMA

The SPI Slave implements EasyDMA for reading and writing to and from the RAM. The EasyDMA will have finished accessing the RAM when the END event is generated.

If the TXDPTR and the RXDPTR are not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

27.4 SPI slave operation

SPI slave uses two memory pointers, RXDPTR and TXDPTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively, see *Figure 60: SPI slave* on page 137. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

Before the CPU can safely update the RXDPTR and TXDPTR pointers it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXDPTR and TXDPTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it. The CPU releases the semaphore by triggering the RELEASE task. This is illustrated in *Figure 61: SPI transaction when shortcut between END and ACQUIRE is enabled* on page 139. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect.

The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXDPTR register, the TXDPTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU.

The SPI slave will try to acquire the semaphore when CSN goes low. If the SPI slave does not manage to acquire the semaphore at this point, the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in *Figure 61: SPI transaction when shortcut between END and ACQUIRE is enabled* on page 139, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available the SPI slave can be granted multiple transactions one after the other. If the CPU is not able to reconfigure the TXDPTR and RXDPTR between granted transactions, the



same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END_ACQUIRE shortcut can be used. With this shortcut enabled the semaphore will be handed over to the CPU automatically after the granted transaction has completed, giving the CPU the ability to update the TXPTR and RXPTR between every granted transaction.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.

The MAXRX register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than MAXRX number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The MAXTX parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than MAXTX number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The AMOUNTRX and AMOUNTTX registers are updated when a granted transaction is completed. The AMOUNTTX register indicates how many bytes were read from the TX buffer in the last transaction, that is, ORC (over-read) characters are not included in this number. Similarly, the AMOUNTRX register indicates how many bytes were written into the RX buffer in the last transaction.




Figure 61: SPI transaction when shortcut between END and ACQUIRE is enabled



27.5 Register Overview

Table 236: Instances

Base address	Peripheral	Instance	Description
0x40004000	SPIS	SPIS1	SPI Slave

Table 237: Register Overview

Register	Offset	Description
Tasks		
ACQUIRE	0x024	Acquire SPI semaphore
RELEASE	0x028	Release SPI semaphore, enabling the SPI slave to acquire it
Events		
END	0x104	Granted transaction completed
ACQUIRED	0x128	Semaphore acquired
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
SEMSTAT	0x400	Semaphore status register
STATUS	0x440	Status from last transaction
ENABLE	0x500	Enable SPI slave
PSELSCK	0x508	Pin select for SCK
PSELMISO	0x50C	Pin select for MISO
PSELMOSI	0x510	Pin select for MOSI
PSELCSN	0x514	Pin select for CSN
RXDPTR	0x534	RXD data pointer
MAXRX	0x538	Maximum number of bytes in receive buffer
AMOUNTRX	0x53C	Number of bytes received in last granted transaction
TXDPTR	0x544	TXD data pointer
MAXTX	0x548	Maximum number of bytes in transmit buffer
AMOUNTTX	0x54C	Number of bytes transmitted in last granted transaction
CONFIG	0x554	Configuration register
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.
ORC	0x5C0	Over-read character

27.6 Register Details

Table 238: SHORTS

Bit	numl	per		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	1 0
Id				A	
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
Id	RW	/ Field	Value Id	Value Description	
Α	RW	END_ACQUIRE		Shortcut between END event and ACQUIRE task	
			Disabled	0 Disable shortcut	
			Enabled	1 Enable shortcut	

Table 239: INTEN

Bit I	numbe	er		31	30	29	9 2	28 2	27	26	25	24	23	22	21	20	1	9 1	8 1	7 1	6 1	.5 1	L 4 1	L 3 :	12		10 B	9	8	7	6	5	4	3	2	1 A	0
Res	et			0	0	0	C) ()	0	0	0	0	0	0	0	0	0	0	0	0	() () (0 (0 (0 (0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue								De	escr	ipti	ion																					
Α	RW	END											E	nab	le c	or d	lisa	ble	int	err	upt	or	ı <i>EN</i>	ID	eve	nt											
			Disabled	0									D	isal	ole																						
			Enabled	1									E	nab	le																						
В	RW	ACQUIRED											E	nab	le d	or d	lisa	ble	int	err	upt	or	ı A	QU	JIRI	ED (eve	nt									
			Disabled	0									D	isal	ole																						
			Enabled	1									E	nab	le																						

Table 240: INTENSET

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note. Write o has no el	nect. When read this registe	I VVIII	ICU	arri	uic	vai	ue c	יוו וכ	IILI	٠.																					
Bit	numb	er		31 3	30 2	9 2	28 2	7 2	6 25	5 24	23	22 2	21 2	20 1	L9 1	L8 1	.7 1	6 1	15 1	14 :	13 :	L2 1	1 1	0 9	8	7	6	5	4	3	2	1	0
Id																							В									Α	
Res	et			0 0	0 (0	0	0	0	0	0	0 () () () () (0) () () () (0	0	0	0	0	0	0	0	0	0 (0 ()
Id	RW	Field	Value Id	Valu	ıe						De	scrip	otio	n																			
Α	RW	END									W	rite	'1' t	o E	nab	ole i	nte	rru	pt o	on	NE	ev	ent.										Π
			Enabled	1							En	able	•																				
В	RW	ACQUIRED									W	rite	'1' t	o E	nab	ole i	nte	rru	pt o	on /	4CC	UIR	ED	eve	nt.								
			Enabled	1							En	able	•																				



Table 241: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit r	numbe	er		31 30	29 2	8 27	7 26	25	24	23 2	22 21	1 20	19	18	17 1	6 1	5 14	13 :	L2 1	1 10	9	8	7 6	5	4	3	2 1	1 0
Id																				В							Α	
Rese	et			0 0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0 (0 (0	0 () (0	0	0	0 (0 0	0
Id	RW	Field	Value Id	Value						Des	cript	ion																
Α	RW	END								Wri	te '1	' to	Cle	ar ir	nterr	upt	on E	ND 6	ven	t.								
			Disabled	1						Disa	able																	
В	RW	ACQUIRED								Wri	te '1	' to	Cle	ar ir	nterr	upt	on 🖊	CQL	IIREI) eve	ent.							
			Disabled	1						Disa	able																	

Table 242: SEMSTAT

Bit Id	numb	er		31 30	29	28 2	7 2	6 2	5 2	4 23	22	21	20	19	18	17	16	15	14 1	l3 1	2 1:	1 10	9	8	7	6	5	4	3	1 0 A A
Res	et			0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0	0	0	0	0	0	0	0	0	0 (
Id	RW	Field	Value Id	Value						D	escr	iptio	on																	
Α	R	SEMSTAT								S	ema	apho	ore	stat	us															
			Free	0						S	ema	apho	ore	is fr	ee															
			CPU	1						S	ema	pho	ore	is a	ssig	nec	l to	CPI	U											
			SPIS	2						S	ema	apho	ore	is a	ssig	nec	l to	SPI	sla	ve										
			CPUPending	3								apho ling	ore	is a	ssig	nec	l to	SPI	but	t a h	and	love	r to	the	CP	'U is	5			

Table 243: STATUS

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared

		Note. Individu	ai bits are cleared by writing a T t	o the bits that shall r	Je clear	eu																	
Bit	numb	er		31 30 29 28 27	26 25	24 23	22 21	20 1	19 18	3 17 :	L6 15	14	13 1	2 1:	1 10	9	8	7 6	5	4	3	2	1 0
Id																							ВА
Res	et			0 0 0 0 0	0 0	0 0	0 0	0 0	0 0	0 (0 (0	0 0	0	0	0	0 0	0	0	0	0	0 (0 0
Id	RW	Field	Value Id	Value		De	scripti	on															
Α	RW	OVERREAD				T.	K buffe	ove	er-rea	ad de	tecte	d, a	nd pr	eve	nted								
			NotPresent	0		R	ead: er	or n	ot p	resen	t												
			Present	1		R	ead: er	or p	rese	nt													
			Clear	1		W	/rite: cl	ear e	error	on w	riting	g '1'											
В	RW	OVERFLOW				R	X buffe	rove	erflov	w det	ecte	d, an	id pre	ever	nted								
			NotPresent	0		R	ead: er	or n	ot p	resen	t												
			Present	1		R	ead: er	or p	rese	nt													
			Clear	1		W	/rite: cl	ear e	error	on w	riting	g '1'											

Table 244: ENABLE

Bit	numb	er		31 30 2	9 2	B 27	²⁶	25	24	23 2	2 2:	L 20	19	18	17	16	15	14	13	12	11 1	LO	9	8	7	6	5	4	3	2	1 0	
Id																													- 1	١,	A A	
Res	et			0 0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 () (0 () () (0	0	0	0 () (0 0	ı
Id	RW	Field	Value Id	Value						Des	ript	ion																				
Α	RW	ENABLE								Ena	ble (or d	isak	ole S	PI:	slav	re															
			Disabled	0						Disa	able	SPI	slav	/e																		
			Enabled	2						Ena	ble :	SPI s	slav	e																		

Table 245: PSELSCK

Bi	t numb	er		31 30	29 2	28 2	27 2	6 25	5 24	1 23	22	21	20 1	.9 :	L8 1	7 1	6 15	5 14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
Id				АА	A	A A	A A	Α	Α	Α	Α.	Α	A /	١,	۱ A	Α	Α	Α	Α	Α	Α.	A .	Α	A	Α.	A	A A	4 A	Α	Α	Α
R	eset			1 1	1 :	1 1	۱ 1	1	1	1	1	1	1 1	. 1	l 1	1	1	1	1	1	1	1 :	1	1 :	1	1 :	1 1	L 1	1	1	1
Id	RW	Field	Value Id	Value						De	scri	otic	on																		
Α	RW	PSELSCK		[031]						Pi	n nu	mt	er c	ont	igur	atio	on f	or S	PI S	CK s	ign	al									
			Disconnected	Oxeee	FFF	F				D	scor	nne	ct																		

Table 246: PSELMISO

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	A	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	4
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	L
Id	RW	Field	Value Id	Va	lue							De	scri	ptic	on																				
Α	RW	PSELMISO		[0.	.31]							Pi	า ทเ	ımt	oer	cor	ıfig	ura	tioı	n fo	r SF	ΊM	ISC) się	gnal	l									
			Disconnected	Ωx	FFF	FFF	F					Di	sco	nne	ct																				

Table 247: PSELMOSI

Bit	numb	er		31 30 2	9 28	27	26 2	25 24	4 23	22	21 :	20 1	9 1	8 17	7 16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	21	. 0
Id				AAA	Α	Α	A A	A A	Α	Α .	A A	A A	۱ A	Α	Α	Α	Α .	A A	Α	Α	Α	Α	Α	Α	Α	A 4	A A	A	Α
Res	et			1 1 1	1	1	1 1	1	1	1	1 :	1 1	. 1	1	1	1	1	1 1	1	1	1	1	1	1	1	1 1	l 1	. 1	1
Id	RW	Field	Value Id	Value					De	scri	otio	n																	
Α	RW	PSELMOSI		[031]					Pi	ท ทเ	mb	er c	onfi	igura	atio	n fo	r SP	I MC	SI s	igna	I								
			Disconnected	Overer	FFF				D	icrni	nna	ct																	



Table 248: PSELCSN

Bit	ոսmb	er		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A A A A A A	
Res	et			111111	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW	Field	Value Id	Value	Description
Α	RW	PSELCSN		[031]	Pin number configuration for SPI CSN signal
			Disconnected	0xFFFFFFF	Disconnect

Table 249: RXDPTR

Bit n	umb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	L 0
ld				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Α	Α
Rese	t			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ld	RW	Field	Value Id	Va	lue							De	escri	ipti	on																			
Α	RW	RXDPTR										R.	XD (data	арс	oint	er																	

Table 250: MAXRX

Bit	numb	er		31 30 2	29	28 2	27 2	6 2	5 24	23	22	21	20	19 1	18 1	7 1	6 1	5 14	13	12	11 10	9	8	7	6	5	4	3 2	2 1	0
Id																								Α	Α	Α	A A	A A	Α	Α
Res	et			0 0 0	0	0 0	0	0	0	0	0	0	0	0 () (0	0	0	0	0 (0 0	0	0	0	0	0	0 (0	0	0
Id	RW	Field	Value Id	Value						De	escri	ptic	on																	
Α	RW	MAXRX								Ν	1axir	nur	n nı	umb	er (of by	/tes	in i	ece	ve b	uffe	r								

Table 251: AMOUNTRX

R	t nı	umb	or		31 30 29	28 27 2	6 25	24	23 2	22 21	20	19	12 1	7 16	. 15	14	12 1	12 1	1 10	9	Ω	7	6	5 4	3	2	1	Λ
	٠	u	51		31 30 23	20 27 2	-0 23		23 2		. 20	13	10 1	.,	, 13		13.		0	,								
ld																						A.	4 <i>A</i>	١Α	Α	Α	Α /	A
R	eset	t			0 0 0	0 0 0	0 (0	0 0	0 0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 (0
Id		RW	Field	Value Id	Value				Des	cripti	ion																	
Α		R	AMOUNTRY						Nu	mher	of I	hvte	s re	eive	d in	the	las	pra	nted	1 tra	nsa	ctic	n					

Table 252: TXDPTR

Bit	numb	er		31 3	0 2	28	3 27	26	25	24	23 2	22 21	20	19	18	17	16	15 1	4 1	3 12	2 11	10	9	8	7	6	5	4 3	2	1 0
Id				A A	Α	Α	Α	Α	Α	Α	A A	A A	Α	Α	Α	Α.	Α.	A A	A	Α	Α	Α	Α	Α.	Α	Α.	A A	A	Α	A A
Res	et			0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0 0
Id	RW	Field	Value Id	/alu	e						Des	cript	ion																	
Α	RW	TXDPTR									TXI) dat	ар	ointe	er															

Table 253: MAXTX

Bit	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id						A A A A A A A
Res	et		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description		
Α	RW MAXTX			Maximum number o	of bytes in transmit buffer	

Table 254: AMOUNTTX

Bit	numb	er		31 30 29 28	27 26	6 25	24 2	3 22	2 21 3	20 1	19 18	3 17	16	15 1	L4 1	3 12	11	10	9	8	7 (5 5	4	3	2	1 0
Id																				F	. 4	A	Α	Α	A	А А
Res	et		0 0 0 0	0 0	0	0 0	0	0 (0 0	0 (0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0 (0 0	
Id	RW	Field	Value Id	Value		Description																				
Α	R	AMOUNTTX	Number of bytes transmitted in last granted transaction																							

Table 255: CONFIG

Bit r Id Rese	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 C B A
Id	RW Field	Value Id	Value Description
Α	RW ORDER	MsbFirst LsbFirst	Bit order 0 Most significant bit shifted out first 1 Least significant bit shifted out first
В	RW CPHA	Leading Trailing	Serial clock (SCK) phase 0 Sample on leading edge of clock, shift serial data on trailing edge 1 Sample on trailing edge of clock, shift serial data on leading edge
С	RW CPOL	ActiveHigh ActiveLow	Serial clock (SCK) polarity 0 Active high 1 Active low



Table 256: DEF

Bit	numb	er		31 30 2	9 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	11	3 1	2 1	11	0 9) {	37	6	5	4	3	2	1	0
Id																										Α	Α	Α	Α	Α	Α	Α.	Α
Res	et			0 0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value						Des	cri	otic	n																				
Α	RW	DEF		Default character. Character clocked out in case of an ignored																													
										tra	nca	cti	าท																				

Table 257: ORC

Bit ı	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A A A A A A A A
Res	et		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
Α	RW ORC			Over-read character. Character clocked out after an over-read

of the transmit buffer.



28 I²C compatible Two Wire Interface (TWI)




Figure 62: TWI master's main features

28.1 Functional description

The TWI master is compatible with I²C operating at 100 kHz and 400 kHz. This TWI master is not compatible with CBUS. As illustrated in *Figure 62: TWI master's main features* on page 144, the TWI transmitter and receiver are single buffered.

A TWI setup comprising one master and three slaves is illustrated in *Figure 63: A typical TWI setup comprising one master and three slaves* on page 144. This TWI master is only able to operate as the only master on the TWI bus.




Figure 63: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

28.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSELSCL and PSELSDA registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated TWI master signal is not connected to any physical pin. The PSELSCL and PSELSDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. PSELSCL and PSESDA must only be configured when the TWI is disabled.



To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in *Table 258: GPIO configuration* on page 145.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

Table 258: GPIO configuration

TWI master signal	TWI master pin	Direction	Drive strength	Output value
SCL	As specified in PSELSCL	Input	S0D1	Not applicable
SDA	As specified in PSELSDA	Input	SOD1	Not applicable

28.3 Shared resources

The TWI shares registers and other resources with other peripherals that have the same ID as the TWI. Therefore, you must disable all peripherals that have the same ID as the TWI before the TWI can be configured and used. Disabling a peripheral that has the same ID as the TWI will not reset any of the registers that are shared with the TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in *Instantiation* on page 17 shows which peripherals have the same ID as the TWI.

28.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A TXDSENT event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered, and a second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the TXDSENT event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in *Figure 64: The TWI master writing data to a slave* on page 145. Occurrence 3 in *Figure 64: The TWI master writing data to a slave* on page 145 illustrates delayed processing of the TXDSENT event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.




Figure 64: The TWI master writing data to a slave



The TWI master write sequence is stopped when the STOP task is triggered whereupon the TWI master will generate a stop condition on the TWI bus.

28.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit the TWI slave will send data to the master using the clock generated by the master.

The TWI master will generate a RXDRDY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, that is, by reading the RXD register.

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in *Figure 65: The TWI master reading data from a slave* on page 146. Occurrence 3 in *Figure 65: The TWI master reading data from a slave* on page 146 illustrates delayed processing of the RXDRDY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.




Figure 65: The TWI master reading data from a slave

28.6 Master repeated start sequence

Figure 66: A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between on page 147 illustrates a typical repeated start sequence where the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.






Figure 66: A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between

To generate a repeated start after a read sequence, a second start task must be triggered instead of the STOP task, that is, STARTRX or STARTTX. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

28.7 Register Overview

Table 259: Instances

Base address	Peripheral	Instance	Description
0x40003000	TWI	TWI0	I2C compatible Two-Wire Interface
0x40004000	TWI	TWI1	I2C compatible Two-Wire Interface

Table 260: Register Overview

Register	Offset	Description
Tasks		
STARTRX	0x000	Start TWI receive sequence
STARTTX	0x008	Start TWI transmit sequence
STOP	0x014	Stop TWI transaction
SUSPEND	0x01C	Suspend TWI transaction
RESUME	0x020	Resume TWI transaction
Events		
STOPPED	0x104	TWI stopped
RXDREADY	0x108	TWI RXD byte received
TXDSENT	0x11C	TWI TXD byte sent
ERROR	0x124	TWI error
BB	0x138	TWI byte boundary, generated before each byte that is sent or received
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWI
PSELSCL	0x508	Pin select for SCL
PSELSDA	0x50C	Pin select for SDA
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency
ADDRESS	0x588	Address used in the TWI transfer



28.8 Register Details

Table 261: SHORTS

Bit i	numbe	er		31	30 2	9 2	28 27	7 26	25	24	23 2	22 2	21 2	0 1	9 1	8 1	7 16	15	14	13	12 1	.1 1	9	8	7	6	5	4	3		1 0 B A
Res	et			0	0 0	0	0	0	0	0	0 0	0	0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 () (0 0
Id	RW	Field	Value Id	Val	ue						Des	crip	tion	1																	
Α	RW	BB_SUSPEND									Sho	rtc	ut b	etw	veei	า <i>Bl</i>	3 ev	ent	and	SUS	SPEI	VD t	ask								
			Disabled	0							Disa	able	e sho	orto	cut																
			Enabled	1							Ena	ble	sho	rtc	ut																
В	RW	BB_STOP									Sho	rtc	ut b	etw	veei	า <i>Bl</i>	ev	ent	and	STC	OP ta	ask									
			Disabled	0							Disa	able	e sho	orto	cut																
			Enabled	1							Ena	ble	sho	rtc	ut																

Table 262: INTEN

Bit r	numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 E D C B A
Rese	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	RW	STOPPED			Enable or disable interrupt on STOPPED event
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	RXDREADY			Enable or disable interrupt on RXDREADY event
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	TXDSENT			Enable or disable interrupt on TXDSENT event
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	ERROR			Enable or disable interrupt on <i>ERROR</i> event
			Disabled	0	Disable
			Enabled	1	Enable
E	RW	BB			Enable or disable interrupt on BB event
			Disabled	0	Disable
			Enabled	1	Enable

Table 263: INTENSET

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note: Write U has no	effect. When read this registe	er w	/III re	tur	n tr	ne v	aiue	01/	NIE	IV.																						
Bit r	numb	er		31	1 30	29	28	27	26 2	25 2	4 23	22	21	20	19	18	17	16	15	14	13	12	2 1:	1 1(0 9	8	7	6	5	4	3	2	1	0
Id																				Ε					D		С					В	Α	
Res	et			0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	V	alue						De	escr	ipti	on																				
Α	RW	STOPPED									٧	/rite	e '1'	' to	Ena	able	e in	ter	up	t or	1 <i>5T</i>	ОP	PEL) ev	/ent	Ι.								
			Enabled	1							Е	nab	le																					
В	RW	RXDREADY									V	/rite	e '1'	'to	Ena	able	e in	ter	up	t or	ı <i>RX</i>	(DR	EA	DY	eve	nt.								
			Enabled	1							Е	nab	le																					
С	RW	TXDSENT									V	/rite	e '1'	'to	Ena	able	e in	ter	up	t or	1 <i>TX</i>	DS	EN	r ev	/ent									
			Enabled	1							Е	nab	le																					
D	RW	ERROR									٧	/rite	e '1'	' to	Ena	able	e in	ter	up	t or	ı <i>ER</i>	RC	R e	ver	nt.									
			Enabled	1							Е	nab	le																					
Ε	RW	BB									٧	/rite	e '1'	' to	Ena	able	e in	ter	up	t or	ı <i>BE</i>	e v	en'	t.										
			Enabled	1							Е	nab	le																					

Table 264: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note: write or	ias no enect. When read this r	egister v	/III re	Lui	n un	ie v	aiue	01 //	NIE	٧.																						
Bit ı	numb	er		3:	1 30	29	28	27	26 2	5 2	4 23	22	21	20	19	18	17	16	5 15	1	4 13	3 1	2 1:	1 10	9	8	7	6	5	4	3	2	1	0
Id																				Ε					D		С					В.	Α	
Res	et			0	0	0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	V	alue						De	scri	ptio	n																				
Α	RW	STOPPED									W	/rite	11'1	to (Cle	ar i	nte	rru	pt (on	STC	PP	ED	eve	nt.									
			Disabled	1							D	isab	le																					
В	RW	RXDREADY									W	/rite	1'1'	to (Cle	ar i	nte	rru	pt (on	RXL	DRE	AD	Y ev	ent/									
			Disabled	1							D	isab	le																					
С	RW	TXDSENT									W	/rite	11'1	to (Cle	ar i	nte	rru	pt (on	TXL	SE	NT	eve	nt.									
			Disabled	1							D	isab	le																					
D	RW	ERROR									W	/rite	11'1	to (Cle	ar i	nte	rru	pt (on	ERF	OR	ev	ent										
			Disabled	1							D	isab	le																					
Ε	RW	BB									W	/rite	'1'	to (Cle	ar i	nte	rru	pt (on	ВВ	eve	nt.											
			Disabled	1							D	isab	le																					



Table 265: ERRORSRC

Bit r	umb	er		31	30	29	28 2	27 2	26 2	25 2	24 2	23 2	2 2	1 2	0 1	9 1	8 17	7 16	5 15	5 14	1 13	12	11	. 10	9	8	7	6	5	4	3 2 C	2 : E	1 0 3 A
Rese	et			0	0 (0	0 0) (0 0) () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
Id	RW	Field	Value Id	Val	lue						- 1	Desc	rip	tior	1																		
Α	RW	OVERRUN										Ove	rru	n e	rror																		
												A st	art	cor	nditi	ion	is re	ecei	vec	l w	hile	the	pre	evio	us	data	st	ill li	es i	n			
												RXD	(Pi	revi	ous	da	ta is	los	st)														
			NotPresent	0								Rea	d: e	rro	r no	ot p	rese	ent															
			Present	1								Rea	d: e	rro	r pr	ese	nt																
			Clear	1								Wri	te:	clea	ar e	rror	on	wr	ting	g '1	'												
В	RW	ANACK										NAC	CK r	ece	ive	d af	ter	sen	din	g tł	ne a	ddr	ess	(wr	ite	'1' t	:o c	lear	r)				
			NotPresent	0								Rea	d: e	erro	r no	ot p	rese	ent															
			Present	1								Rea	d: e	erro	r pr	ese	nt																
			Clear	1								Wri	te:	clea	ar e	rror	on	wr	ting	g '1	'												
С	RW	DNACK										NAC	CK r	ece	ive	d af	ter	sen	din	g a	dat	a by	/te	(wr	ite '	'1' t	o cl	ear)				
			NotPresent	0								Rea	d: e	rro	r no	ot p	rese	ent															
			Present	1								Rea	d: e	rro	r pr	ese	nt																
			Clear	1								Wri	te:	clea	ar e	rror	on	wr	ting	g '1	•												

Table 266: ENABLE

Bit	numb	er		31 30	29	28	27	26	25	24	23	22	21 :	20 1	9 1	8 1	7 1	6 1!	5 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																															A	Α	Α
Res	et			0 0	0	0	0	0	0	0	0	0	0 (0 (C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
Id	RW	Field	Value Id	Value							De	scri	ptio	n																			
Α	RW	ENABLE									Er	nabl	e or	disa	ble	e TV	۷I																
			Disabled	0							Di	isabl	e T	ΝI																			
			Enabled	5							Er	nable	e TV	۷I																			

Table 267: PSELSCL

Bit	numb	er		31 30	29 2	8 2	7 26	25	24	23	22 2:	1 20	19	18 1	7 1	5 15	14	13 :	12 1:	1 10	9	8	7 (5 5	4	3	2	1 0
Id				АА	A A	Α	Α	Α	Α	A	4 А	Α	Α	A A	Α	Α	Α	Α /	4 A	Α	Α	A	A A	Α	Α	Α	A A	A A
Res	et			1 1	1 1	1	1	1	1	1	1 1	1	1	1 1	1	1	1	1 :	l 1	1	1	1 :	l 1	1	1	1	1 1	1 1
Id	RW	Field	Value Id	Value						Des	cript	ion																
Α	RW	PSELSCL		[031]						Pin	nun	nber	cor	ıfigu	ratio	n fo	r T۱	NI S	CL si	gnal								
			Disconnected	0xFFF	FFFF	:				Dis	conr	ect																

Table 268: PSELSDA

Bit	numb	er		31	1 30	29	28	27	26	25	24	23	22 2	21 2	20 1	9 1	8 1	7 1	5 15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	1 0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۹ ۱	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A A	A A	Α	A
Res	et			1	1	1	1	1	1	1	1	1	1 1	L :	1 1	1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	l 1	1	. 1
Id	RW	Field	Value Id	V	alue	•						Des	scrip	tio	n																		
Α	RW	PSELSDA		[0	31	.]						Pir	n nu	mb	er c	onf	igur	atio	n fo	or T	WI S	SDA	sig	nal									
			Disconnected	0>	KFFF	FFF	FF					Dis	scon	ne	ct																		

Table 269: RXD

Bit	numb	er		31 30 2	29 2	28 2	7 2	6 25	24	23	22 2	21 2	20 1	9 18	3 17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	. 0
Id																								Α	Α	Α	A	A A	۱ A	Α
Res	et			000) (0 0	0	0	0	0	0 () (0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 (0	0
Id	RW	Field	Value Id	Value						De	scrip	tio	n																	
Α	R	RXD								R۶	(D re	gist	ter																	

Table 270: TXD

Bit	numb	er		31 3	30 2	29 2	28 2	7 2	6 2	25 2	24 2	23 2	22 2	21 :	20 1	L9 1	8 1	7 1	6 1!	5 14	4 13	3 12	11	10	9	8	7	6	5	4	3 2	2 1	. 0
Id																											Α	Α	Α	A	A A	Α	Α
Re	set) () () (0	0	C	0) () (0 0) () () (0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0
Id	RW	Field	Value Id	Valu	ıe							Des	crip	tio	n																		
Α	RW	TXD										TXI	D re	gis	ter																		

Table 271: FREQUENCY

Bit i Id Rese	numbe et	er		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	4	A A	A A	A	Α	Α	Α	Α	Α	A	Α /	1 0 A A 0 0
Id	RW	Field	Value Id	Va	alue							De	scr	ipti	on																		
Α	RW	FREQUENCY										T١	۱I۸	nas	ter	clo	ck f	req	uer	псу													
			K100	0x	019	800	000					10	00 k	bps	;																		
			K250	0x	040	000	000					2!	50 k	bps	;																		
			K400	0x	066	800	000					40	00 k	bps	;																		



Table 272: ADDRESS

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A
Reset		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description

A RW ADDRESS Address used in the TWI transfer



29 Universal Asynchronous Receiver/Transmitter (UART)




Figure 67: UART configuration

29.1 Functional description

The UART implements support for the following features:

- Full-duplex operation
- · Automatic flow control
- Parity checking and generation for the 9th data bit

As illustrated in *Figure 67: UART configuration* on page 151, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

29.2 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated UART signal will not be connected to any physical pin. The PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. PSELRXD, PSELRTS, PSELTRTS and PSELTXD must only be configured when the UART is disabled.

To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in *Table 273: GPIO configuration* on page 151.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

Table 273: GPIO configuration

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

29.3 Shared resources

The UART shares registers and other resources with other peripherals that have the same ID as the UART. Therefore, you must disable all peripherals that have the same ID as the UART before the UART can be



configured and used. Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

29.4 Transmission

A UART transmission sequence is started by triggering the STARTTX task. Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in *Figure 68: UART transmission* on page 152. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.




Figure 68: UART transmission

29.5 Reception

A UART reception sequence is started by triggering the STARTRX task. The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.

The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see *Figure 69: UART reception* on page 153.

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in *Figure 69: UART reception* on page 153. The UART will be able to receive up to four bytes if they are sent in succession immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period equal to the



time it takes to send four bytes on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.

To prevent loss of incoming data the RXD register must only be read one time following every RXDRDY event.

To secure that the CPU can detect all incoming RXDRDY events through the RXDRDY event register, the RXDRDY event register must be cleared before the RXD register is read. The reason for this is that the UART is allowed to write a new byte to the RXD register, and therefore can also generate a new event, immediately after the RXD register is read (emptied) by the CPU.




Figure 69: UART reception

As indicated in occurrence 2 in *Figure 69: UART reception* on page 153, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

29.6 Suspending the UART

The UART can be suspended by triggering the SUSPEND task. SUSPEND will affect both the UART receiver and the UART transmitter, i.e. the transmitter will stop transmitting and the receiver will stop receiving. UART transmission and reception can be resumed, after being suspended, by triggering STARTTX and STARTRX respectively.

Following a SUSPEND task, an ongoing TXD byte transmission will be completed before the UART is suspended.

When the SUSPEND task is triggered, the UART receiver will behave in the same way as it does when the STOPRX task is triggered.

29.7 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

29.8 Using the UART without flow control

If flow control is not enabled the interface will behave as if the CTS and RTS lines are kept active all the time.

29.9 Parity configuration

When parity is enabled, the parity will be generated automatically from the even parity of TXD and RXD for transmission and reception respectively.



29.10 Register Overview

Table 274: Instances

Base address	Peripheral	Instance	Description
0x40002000	UART	UARTO	Universal Asynchronous Receiver/Transmitter

Table 275: Register Overview

Register	Offset	Description
Tasks		
STARTRX	0x000	Start UART receiver
STOPRX	0x004	Stop UART receiver
STARTTX	0x008	Start UART transmitter
STOPTX	0x00C	Stop UART transmitter
SUSPEND	0x01C	Suspend UART
Events		
CTS	0x100	CTS is activated (set low). Clear To Send.
NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
RXDRDY	0x108	Data received in RXD
TXDRDY	0x11C	Data sent from TXD
ERROR	0x124	Error detected
RXTO	0x144	Receiver timeout
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
<i>PSELRTS</i>	0x508	Pin select for RTS
PSELTXD	0x50C	Pin select for TXD
PSELCTS	0x510	Pin select for CTS
PSELRXD	0x514	Pin select for RXD
RXD	0x518	RXD register
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate
CONFIG	0x56C	Configuration of parity and hardware flow control

29.11 Register Details

Table 276: INTEN

Bit i	numbe	er		31	30	29	28	27	26	25	24	23 2	2 2	1 2	0 1	9 18	3 17 F	16	15	14	13 1	L2 1	.1 1	0 9 E	8	7 D	6	5	4 3	2 C	1 B	0 A
Res	et			0	0	0	0 (0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0 (0 (0 0	0	0	0
Id	RW	Field	Value Id	Va	lue							Desc	ript	tior	1																	
Α	RW	CTS										Enal	ble	or (disa	ble	inte	rru	pt o	n <i>C</i>	TS e	ven	t									
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			
В	RW	NCTS										Enal	ble	or (disa	ble	inte	rru	pt o	n N	CTS	eve	nt									
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			
С	RW	RXDRDY										Enal	ble	or (disa	ble	inte	rru	pt o	n R	XDR	DΥ	ever	nt								
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			
D	RW	TXDRDY										Enal			disa	ble	inte	rru	pt o	n T	KDR	DY (ever	nt								
			Disabled	0								Disa																				
			Enabled	1								Enal	ble																			
E	RW	ERROR										Enal			disa	ble	inte	rru	pt o	n E	RRO	R e	vent									
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			
F	RW	RXTO										Enal			disa	ble	inte	rru	pt o	n R	хто	eve	ent									
			Disabled	0								Disa																				
			Enabled	1								Enal	ble																			

Table 277: INTENSET

Note: Write '0' has no effect. When read this register will return the value of INTEN.

			vitte o nas no cireet. When read this registe		cui		, c	ulu			121																							
Bit	numb	er		31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																	F								Ε		D					С	В.	Α
Res	et			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value							De	scri	ptic	on																				
Α	RW	CTS									W	rite	'1'	to	Ena	ble	int	err	upt	on	CT	S e	ver	ıt.										
			Enabled	1							En	abl	e																					
В	RW	NCTS									W	rite	'1'	to	Ena	ble	int	err	upt	on	NC	TS	eve	ent.										



 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of \textit{INTEN}.}$

Bit nur	mber			31	30 2	9 28	27 2	6 25	24 2	23 22	2 21	20	19	18 :	L7 1	5 15	14	13 1	.2 11	10	9	8 7	6	5	4	3 2	1	. 0
Id														- 1							E	D				С	В	Α
Reset				0	0 0	0	0 0	0	0 (0 (0	0	0	0 (0 (0	0	0 0	0	0	0 (0 0	0	0	0 (0	0	0
ld R	RW Fie	eld	Value Id	Val	ue					Desci	ripti	on																
			Enabled	1						Enab	ole																	
C R	RW RX	(DRDY								Writ	e '1'	to	Enal	ble i	nter	rup	on	RXD	RDY	ever	nt.							
			Enabled	1						Enab	ole																	
D R	RW TX	DRDY								Writ	e '1'	to	Enal	ble i	nter	rup	on	TXD	RDY	even	ıt.							
			Enabled	1						Enab	ole																	
E R	RW ER	ROR								Writ	e '1'	to	Enal	ble i	nter	rup	on	ERR	OR e	vent								
			Enabled	1						Enab	ole																	
F R	RW RX	(TO								Writ	e '1'	to	Enal	ble i	nter	rup	on	RXT	o ev	ent.								
			Enabled	1						Enab	ole																	

Table 278: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

Rit r	umb	ar .		21	30 3	99 1	38 3 .	7 26	25	24	23 22	21	20	19	10 '	17 1	6 1	: 1/	1 12	12	11	10	a g	7	6	5	4	2 2	1	0
Id		-1		٠.	. 30 2		20 2	, 20	23		25 22		20	15.	ا 0	F, 1	U 1.		. 13			E		D	ŭ	•	_	c	В	A
Rese	et			0	0 () (0 0	0	0	0	0 0	0	0	0 (0 (0 0	0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0
Id	RW	Field	Value Id	Va	lue						Desci	iptio	on																	
Α	RW	CTS									Writ	e '1'	to	Clea	ır in	terr	upt	on	CTS	eve	nt.									
			Disabled	1							Disal	ole																		
В	RW	NCTS									Writ	e '1'	to	Clea	ır in	terr	upt	on I	VCT.	S ev	ent.									
			Disabled	1							Disal	ole																		
С	RW	RXDRDY									Writ	e '1'	to	Clea	ır in	terr	upt	on I	RXD	RDY	eve eve	ent.								
			Disabled	1							Disal	ole																		
D	RW	TXDRDY									Writ	e '1'	to	Clea	ır in	terr	upt	on '	TXD	RDY	eve e	nt.								
			Disabled	1							Disal	ole																		
Ε	RW	ERROR									Writ	e '1'	to	Clea	ır in	terr	upt	on	ERR	OR (ever	nt.								
			Disabled	1							Disal	ole																		
F	RW	RXTO									Writ	e '1'	to	Clea	ır in	terr	upt	on I	RXT	O ev	vent									
			Disabled	1							Disal	ole																		

Table 279: ERRORSRC

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				D C B A
Res		etalal	Value Id	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	value lo	Value Description
Α	RW	OVERRUN		Overrun error
				A start bit is received while the previous data still lies in RXD.
			Nathanan	(Previous data is lost.)
			NotPresent	0 Read: error not present
			Present	1 Read: error present
-	DIA	DADITY	Clear	1 Write: clear error on writing '1'
В	RW	PARITY		Parity error
				A character with bad parity is received, if HW parity check is
				enabled.
			NotPresent	0 Read: error not present
			Present	1 Read: error present
			Clear	1 Write: clear error on writing '1'
С	RW	FRAMING		Framing error occurred
				A valid stop bit is not detected on the serial data input after all
				bits in a character have been received.
			NotPresent	0 Read: error not present
			Present	1 Read: error present
			Clear	1 Write: clear error on writing '1'
D	RW	BREAK		Break condition
				The serial data input is '0' for longer than the length of a data
				frame. (The data frame length is 10 bits without parity bit, and
				11 bits with parity bit.).
			NotPresent	0 Read: error not present
			Present	1 Read: error present
			Clear	1 Write: clear error on writing '1'

Table 280: ENABLE

Bit	numl	ber			31 3	0 2	9 2	8 2	7 2	6 2	5 2	4 2	23 2	22 2	21 2	20 :	19	18	17	16	5 1	5 1	4 1	3 1	2 :	11	10	9	8	7	6	5	4	3	2	1	0
Id																																			Α	Α	Α
Res	et				0 0	0	0	0	0	0	0	() () () () (0	0	0	0	0	0	0	() (0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	V Fie	eld	Value Id	Valu	e							Des	crip	tio	n																					
Α	RW	/ EN	NABLE										Ena	ble	or	dis	ab	le I	UAI	RT																	
				Disabled	0								Dis	able	U.	AR ⁷	Γ																				
				Enabled	4								Ena	ble	UA	١RT	•																				



Table 281: PSELRTS

Bit	numbe	r		31 3	0 29	28	27 2	26 2	5 24	1 23	22	21 2	20 19	9 18	17	16	15 :	14 1	3 12	11	10	9 8	3 7	6	5	4	3 2	1	0
Id				A A	Α	Α	A A	۱ A	Α	Α	Α	A 4	A A	Α	Α	Α	A	4 A	Α	Α.	A A	۹ A	Α	Α	Α	Α.	А А	Α	Α
Res	et			1 1	1	1	1 1	1	1	1	1	1 1	l 1	1	1	1	1 :	1 1	1	1	1 1	۱ 1	1	1	1	1	1 1	1	1
Id	RW	Field	Value Id	Valu	e					De	escri	ptio	n																
Α	RW	PSELRTS		[03	1]					P	in nι	ımbe	er co	onfig	gura	tion	for	UAF	RT R	TS si	gnal								
			Disconnected	0xFF	FFFF	FF				D	isco	nnec	ct																

Table 282: PSELTXD

Bit	numbe	r		31	30	29	28	27	26	25	24	23	22	21 :	20 1	9 1	8 1	7 1	6 15	5 14	13	12	11 1	0	9	8 7	7 6	5 5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A	A A	۱ ۸	۱ A	Α	Α	Α	Α	Α	A A	۱ ۸	۱ ۸	A A	Α	Α	Α	Α	Α	Α	Α
Res	et			1	1	1	1	1	1	1	1	1	1	1 :	1 1	. 1	1	1	1	1	1	1	1 1	. 1	. 1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Va	alue							De	scri	ptio	n																		
Α	RW	PSELTXD		[0	31]						Pi	ท ทเ	ımb	er c	onf	igur	atio	on f	or L	IAR	TX	D się	nal									_
			Disconnected	Ox	FFF	FFF	FF					Di	scor	nne	ct																		

Table 283: PSELCTS

Bit	numb	er		3	1 3	0 2	9 2	8 2	7 26	5 25	5 24	23	22	21	20 1	9 1	8 17	7 16	15	14	13	12	11 :	10	9 8	7	6	5	4	3	2	1	0
Id				A	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	А А	Α	Α	Α	Α	Α	Α	Α	A	4 4	A	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			1	1	1	1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1 :	1 1	. 1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	٧	alu	e						De	scri	ptic	n																		
Α	RW	PSELCTS		[(03	1]						Pi	ท ทเ	ımb	er c	onf	igura	atio	n fo	r U	AR٦	СТ	S sig	gnal									
			Disconnected	0	xFF	FFF	FFF					Di	scor	nne	ct																		

Table 284: PSELRXD

Bit	numb	er		31	30	29	28 2	27 20	5 25	5 24	23	22 2	21 2	20 19	18	3 17	16	15	14	13	12 1	1 10	9	8	7	6	5	4	3 2	2 1	. 0
Id				Α	Α	A	4 /	А А	Α	Α	Α	A	A A	4 A	Α	Α	Α	Α	Α	Α.	A 4	A A	Α	Α	Α	Α	Α	Α.	A A	A	Α
Res	et			1	1	1 :	1 :	1 1	1	1	1	1 :	1 1	1 1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1 1	. 1	1
Id	RW	Field	Value Id	Va	lue						De	scrip	otio	n																	
Α	RW	PSELRXD		[0.	31]						Pi	n nu	mb	er cc	nfi	gura	tio	n fo	r U	٩RT	RXC) sigi	nal								
			Disconnected	0xl	FFF	FFF	F				Di	scor	nee	ct																	

Table 285: RXD

Bit	numb	er		31 30 2	9 28 2	27 26	5 25	24 2	3 22	21	20 :	19 1	8 17	16	15 1	L4 1	3 12	11	10	9	8 7	6	5	4	3	2 1	. 0
Id																					Α	Α	Α	Α	A A	A	Α
Res	et			0 0 0	0 0	0 (0	0 0	0	0	0 (0 0	0	0	0 (0 (0	0	0 (0 0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value				0)escr	iptio	on																
Α	R	RXD							RX da	ata r	ecei	ived	in ni	evi	วนรา	tran	sfers	. do	uble	. bu	ffer	ed					

Table 286: TXD

Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 1	5 14 13 12 11 10 9 8	3 7 6 5 4 3 2 1 0
Id				A A A A A A A
Reset	0000000	00000000000	0000000	00000000
Id RW Field Value Id	Value	Description		
A RW TXD		TX data to be transferred		

Table 287: BAUDRATE

Bit n	umbe	er			L 30 2			7 26 A			23 2 A A					3 17 A					12 1 A A		9 A	8 A	7 A	6 A	5 A <i>A</i>	4 3 \ A	2 A	1 0 A A
Rese	et			0	0 (0	0	1	0	0 (0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0 0
Id	RW	Field	Value Id	V	alue					[Desc	cript	tion																	
Α	RW	BAUDRATE									Bau	ıd-ra	ate																	
			Baud1200	0)	(0004	F000	0				120	00 ba	aud																	
			Baud2400	0)	c 0009	D00	0				240	00 ba	aud																	
			Baud4800	0>	c 0013	B00	0				480	00 ba	aud																	
			Baud9600	0)	(0027	5000	0				960	00 ba	aud																	
			Baud14400	0>	(003B	000	0				144	100 k	oau	d																
			Baud19200	0)	(004E	A00	0				192	:00 k	oaud	d																
			Baud28800	0>	(0075	F000)				288	800 k	oaud	d																
			Baud38400	0)	(009D	500	0				384	100 k	oaud	d																
			Baud57600	0>	OOEB	F000	0				576	600 k	oaud	d																
			Baud76800	0)	(013A	900	0				768	800 k	oaud	d																
			Baud115200	0)	(01D7	7E00	0				115	200	baı	ud																
			Baud230400	0)	(03AF	B00	0				230	400	baı	ud																
			Baud250000	0)	(0400	0000	0				250	000	baı	ud																
			Baud460800	0)	(075F	7000	0				460	008	baı	ud																
			Baud921600	0>	(OEBE	DFA	4				921	.600	baı	ud																
			Baud1M	0)	(1000	0000	0				1M	ega	bau	ıd																



Table 288: CONFIG

Bit I	numb	er		31	30	29	28	27	26	25	24	23 2	22 2	21 2	0 1	9 1	8 1	7 16	5 15	14	13	12	11 :	10 9	9 8	7	6	5				1 0 3 A
Res	et			0	0	0	0	0	0	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0 (
Id	RW	Field	Value Id	Va	lue							Des	crip	otior	1																	
Α	RW	HWFC										Ha	rdw	are	flo	w co	ontr	ol														
			Disabled	0								Dis	abl	ed																		
			Enabled	1								Ena	able	ed																		
В	RW	PARITY										Par	ity																			
			Excluded	0x	0							Exc	lud	e pa	rity	y bit																
			Included	0x	7							Inc	lud	e pa	rity	/ bit																



30 Quadrature Decoder (QDEC)




Figure 70: Quadrature decoder configuration

30.1 Functional description

The Quadrature Decoder (QDEC) can be used for decoding the output of an off-chip quadrature encoder. The QDEC provides the following:

- Decoding of digital waveform from off-chip quadrature encoder.
- Sample accumulation eliminating hard real-time requirements to be enforced on application.
- · Optional input debounce filters.
- · Optional LED output signal for optical encoders.

30.1.1 Pin configuration

The different signals: Phase A, Phase B, and LED, are mapped to physical pins according to the configuration specified in the PSELA, PSELB, and PSELLED registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSELA, PSELB, and PSELLED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in *Table 289: GPIO configuration* on page 159 prior to enabling the QDEC. This configuration must be retained in the GPIO for the selected IOs as long as the QDEC is enabled.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

Table 289: GPIO configuration

QDEC signal	QDEC pin	Direction	Output value
Phase A	As specified in PSELA	Input	Not applicable
Phase B	As specified in PSELB	Input	Not applicable
LED	As specified in PSELLED	Input	Not applicable

30.1.2 Sampling and decoding

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms; phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by which of these two waveforms that changes level first. Invalid transitions may occur, that is when the two waveforms switch simultaneously. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.

The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1).

The decoding of the sample pairs is described in Table 290: Sampled value encoding on page 159.

Table 290: Sampled value encoding

Previous sample - 1)	ous le pair(n	Curro	ent ples pair(n)	SAMPLE register	ACC operation	ACCDBL operation	Description
Α	В	Α	В				
0	0	0	0	0	No change	No change	No movement
0	0	0	1	1	Increment	No change	Movement in positive direction
0	0	1	0	-1	Decrement	No change	Movement in negative direction
0	0	1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
0	1	0	1	0	No change	No change	No movement
0	1	1	0	2	No change	Increment	Error: Double transition
0	1	1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
1	0	0	1	2	No change	Increment	Error: Double transition
1	0	1	0	0	No change	No change	No movement
1	0	1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
1	1	0	1	-1	Decrement	No change	Movement in negative direction
1	1	1	0	1	Increment	No change	Movement in positive direction
1	1	1	1	0	No change	No change	No movement

30.1.3 LED output

The LED output follows the sample period and the LED is switched on a given period prior to sampling and switched off immediately after the inputs are sampled. The period the LED is switched on prior to sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.

For using off-chip mechanical encoders not requiring a LED, the LED output can be disabled by writing 0xFFFFFFFF to the PSELLED register. In this case the QDEC will not acquire access to a LED output pin and the pin can be used for other purposes by the CPU.

30.1.4 Debounce filters

Each of the two phase inputs have digital debounce filters. When enabled through the DBFEN register, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register), and the filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter, and any signal with a steady state shorter than SAMPLEPER will



always be suppressed by the filter. (This is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

Note: The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.

30.1.5 Accumulators

The quadrature decoder contains two accumulator registers, ACC and ACCDBL, that accumulate respectively valid motion sample values and the number of detected invalid samples (double transitions).

The ACC register will accumulate all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register the application does not need to read every single sample from the SAMPLE register, but can instead fetch the ACC register whenever it fits the application. The ACC register will always hold the relative movement of the external mechanical device since the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event will be generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause an ACC overflow or underflow will be discarded, but any samples not causing the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.

The REPORTPER register allows automating the capture of several samples before sending out a REPORTRDY event in case a non-null displacement has been captured and accumulated. The REPORTPER field in this register selects after how many samples the accumulator content is evaluated to send (or not) a REPORTRDY event.

30.1.6 Output/input pins

The QDEC uses a 3 pin interface to the off-chip quadrature encoder.

These pins will be acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers to be used for the QDEC are selected using the PSELn registers.

30.2 Register Overview

Table 291: Instances

Base address	Peripheral	Instance	Description
0x40012000	QDEC	QDEC	Quadrature Decoder

Table 292: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Task starting the quadrature decoder
STOP	0x004	Task stopping the quadrature decoder
READCLRACC	0x008	Read and clear ACC and ACCDBL
Events		
SAMPLERDY	0x100	Event being generated for every new sample value written to the SAMPLE register
REPORTRDY	0x104	Non-null report ready
ACCOF	0x108	ACC or ACCDBL register overflow
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable the quadrature decoder
LEDPOL	0x504	LED output pin polarity
SAMPLEPER	0x508	Sample period



Register	Offset	Description
SAMPLE	0x50C	Motion sample value
REPORTPER	0x510	Number of samples to be taken before a REPORTRDY event is generated
ACC	0x514	Register accumulating the valid transitions
ACCREAD	0x518	Snapshot of the ACC register, updated by the READCLRACC task
PSELLED	0x51C	GPIO pin number to be used as LED output
PSELA	0x520	GPIO pin number to be used as Phase A input
PSELB	0x524	GPIO pin number to be used as Phase B input
DBFEN	0x528	Enable input debounce filters
LEDPRE	0x540	Time period the LED is switched ON prior to sampling
ACCDBL	0x544	Register accumulating the number of detected double transitions
ACCDBLREAD	0x548	Snapshot of the ACCDBL, updated by the READCLRACC task

30.3 Register Details

Table 293: SHORTS

Bit	numb	er		31 30	29	28	27	26	25	24	23 2	22 2	21 2	0 1	9 1	8 1	7 16	15	14	13 :	l2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																														- 1	ВА
Re	et			0 0	0	0	0	0	0	0	0 () (0	0	0 (0	0	0	0	0 (0	0	0	0	0	0	0	0	0 () (0 (
Id	RW	Field	Value Id	Value							Des	crip	tio	1																	
Α	RW	REPORTRDY_READCLRACO]								Sho	rtc	ut b	etv	vee	า <i>RI</i>	PO	RTR	DΥ e	ven	t an	d <i>RE</i>	AD	CLR.	ACC	tas	sk				
			Disabled	0							Dis	able	e sh	orto	cut																
			Enabled	1							Ena	ble	sho	orto	cut																
В	RW	SAMPLERDY_STOP									Sho	rtc	ut b	etv	vee	1 S /	M F	LER	DY e	ver	t an	d 57	ОР	tas	k						
			Disabled	0							Dis	able	e sh	orto	cut																
			Enabled	1							Ena	ble	sho	orto	cut																

Table 294: INTEN

Bit r	numbe	er		31	30 2	29	28 2	7 2	26 2	5 2	4 23	22	21	20	19	18	17 1	16 :	15 :	l 4 1	3 1	2 1:	1 10	9	8	7	6	5	4		2 C		
Res	et			0	0 ()	0 0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0	0	0	0	0 () (0 0)
Id	RW	Field	Value Id	Va	lue						De	scri	iptic	on																			
Α	RW	SAMPLERDY	Disabled Enabled	0							D	nabl isab nabl		r di:	sab	le ir	iter	rup	t or	1 <i>5A</i> .	MP	LER	DY 6	ever	nt								_
В	RW	REPORTRDY	Disabled Enabled	0							Eı D		le oi ole	r di:	sab	le ir	iteri	rup	t or	n <i>RE</i>	POI	RTR	DY€	ever	it								
С	RW	ACCOF	Disabled Enabled	0							D	nabl isab nabl		r di:	sab	le ir	iter	rup	t or	AC	co	ev	ent										

Table 295: INTENSET

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note. Write o has no	enect. When read this registe	i vv		ctu		LITE	= v c	aiuc	- 01	111V	ILI																								
Bit	numb	er		31	L 30	29	2	28 2	27	26	25	24	23	22	21	20	19	18	17	7 1	5 1	5 1	4 1	3 :	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																			С	В	Α
Res	et			0	0	0	0) () (0	0	0	0	0	0	0	0	0	0	0	0	C	C) (0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue	:							De	scri	pti	on																					
Α	RW	SAMPLERDY											W	rite	'1'	to	En	abl	e in	iter	rup	ot c	n S	А٨	1PL	.ER	DΥ	eve	nt.								
			Enabled	1									En	abl	e																						
В	RW	REPORTRDY											W	rite	'1'	to	En	abl	e in	iter	rup	ot c	n A	EP	OR	TR	DY (eve	nt.								
			Enabled	1									En	abl	e																						
С	RW	ACCOF											W	rite	'1'	to	En	abl	e in	ter	rup	ot c	n 🖊	CC	OF	ev	ent										
			Enabled	1									En	abl	e																						

Table 296: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		THE CONTROL OF THE CO	reet. Writeri redd tilio regiote					• • • •																								
Bit r	numbe	er		31 3	0 29	9 2	8 27	26	25	24	23	22 2	21 2	0 1	L9 1	.8 1	7 1	6 1	5 1	1 13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id																														С	В	Α
Res	et			0 0	0	0	0	0	0	0	0	0 (0 0	() (0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0
Id	RW	Field	Value Id	Valu	e						Des	crip	otio	n																		
Α	RW	SAMPLERDY									Wı	ite	'1' t	о С	lea	int	terr	upt	on	SAN	1PL	ERL)Y e	ven	t.							
			Disabled	1							Dis	abl	e																			
В	RW	REPORTRDY									Wı	ite	'1' t	о С	lea	int	terr	upt	on	REP	OR	TRD	Y ev	/en	t.							
			Disabled	1							Dis	abl	e																			
С	RW	ACCOF									Wı	ite	'1' t	o C	lea	int	terr	upt	on	ACC	OF	eve	nt.									
			Disabled	1							Dis	abl	е																			



Table 297: ENABLE

Bit Id	numb	er		31 30	29	28 :	27	26 2	5 2	4 2	3 22	21 :	20	19 1	8 1	7 16	15	14	13	12 1	1 10	9	8	7	6	5	4	3	2	1 0 A	
Re	set			0 0	0	0 (0	0 0	0	0	0	0 (0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 (0 0	ı
Id	RW	Field	Value Id	Value	:					D	escr	iptio	n																		l
Α	RW	ENABLE								t	Whe he o		abl	ed tl	ne d	leco	der	pins	s wil	ll be	activ										
			Disabled	0							Disal	ole																			
			Enabled	1						Е	nab	le																			

Table 298: LEDPOL

Bit	nu	mbe	er		31 30	29	28	27	26 2	25 2	24 2	3 2	2 2:	1 20	19	18	17	16	15	14 :	13 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																																Α
Res	et				0 0	0	0	0	0 () (0 0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0 (0 0
Id	F	RW	Field	Value Id	Value						C	esc	ript	ion																		
Α	F	RW	LEDPOL									LED	out	put	pin	pol	arit	У														
				ActiveLow	0						- 1	Led	acti	ve c	on o	utp	ut p	in l	ow													
				ActiveHigh	1						- 1	Led	acti	ve c	on o	utp	ut p	in h	nigh	1												

Table 299: SAMPLEPER

Bit n	umb	er		31	30 2	29 28	3 27	26 2	25 24	4 23	22	21 2	0 1	9 1	8 17	16	15	14 :	13 1	l2 1	1 10	9	8	7	6	5	4	3 2 A		1 0 A A
Rese	et			0	0 0	0 (0	0 0	0	0	0	0 0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 (0 0	0	0 (
Id	RW	Field	Value Id	Va	alue					De	scri	ptio	n																	
Α	RW	SAMPLEPER										le pe amp		d. Tl	he S	٩M	PLE	regi	ster	r wil	l be	upo	late	d f	or e	ver	У			
			128us	0						12	28 u	S																		
			256us	1						25	56 u	S																		
			512us	2						51	12 u	S																		
			1024us	3						10	024	us																		
			2048us	4						20	048	us																		
			4096us	5						40	096	us																		
			8192us	6						81	192	us																		
			16384us	7						16	5384	4 us																		

Table 300: SAMPLE

Bit	numb	er		31	30	29	28	27	26	25	24	23	22 2	21 2	20 1	9 1	8 1	7 1	6 1!	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	ĺ
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α.	A 4	۱ ۸	A A	\ A	۱ A	\ A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α /	ΑА	ı
Res	et			0	0	0	0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	ı
Id	RW	Field	Value Id	Va	lue							Des	crip	tio	n																			ı
Α	R	SAMPLE		[-1	2]							Las	st m	otio	on s	am	ple																	1
																					valu Ilue	,			_				e					

transition.

Table 301: REPORTPER

Bit number Id		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A
Reset		$\begin{smallmatrix} & & & & & & & & & & & & & & & & & & &$
Id RW Field	Value Id	Value Description
A RW REPORTPER		Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY event can be generated The report period in [us] is given as: RPUS = SP * RP Where RPUS is the report period in [us/report] SP is the sample period in [us/sample] specified in SAMPLEPERRP is the report period in [samples/report] specified in REPORTPER.
	10Smpl	0 10 samples / report
	40Smpl	1 40 samples / report
	80Smpl	2 80 samples / report
	120Smpl	3 120 samples / report
	160Smpl	4 160 samples / report
	200Smpl	5 200 samples / report
	240Smpl	6 240 samples / report
	280Smpl	7 280 samples / report

Table 302: ACC

Bit n	umb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 1	13 :	12 :	11 1	0	9 8	3 7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α.	Α.	Α	Α.	Α	Α	Α	Α	Α	Α	Α.	A A	۱ ۱	۱ ۱	A A		۱ A	Α	Α	Α	Α	Α	Α	Α	Α
Rese	t			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							Des	cri	otic	on																			
Α	R	ACC		[-1	024	10	023	1																										



Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18	3 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		A A A A A	A A A A A A A A .	A A A A A A A A A A A A A A
Reset		0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description	

Register accumulating all valid samples (not double transition) read from the RENC (in the SAMPLE register)
Double transitions (SAMPLE = 2) will not be accumulated in this register. The value is a 32 bit 2's complement value. If a sample that would cause this register to overflow or underflow is received, the sample will be ignored and an overflow event (ACCOF) will be generated. The ACC register is cleared by triggering the READCLRACC task.

Table 303: ACCREAD

Bit	num	ıbe	r		31 30	29	28	8 27	7 26	5 25	24	23	22	21	20	19	18	17	16	15	14	13 :	12 :	11 1	0	9 8	3 7	6	5	4	3	2	1	0
Id					A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α /	4 4	۱ ۸	۱ A	Α	Α	Α	Α	Α /	Α /	A A	A
Res	et				0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0	0	0	0	0	0	0 (0 (0 ()
Id	R۱	N	Field	Value Id	Value	9						De	scri	iptio	on																			П
Α	R		ACCREAD		[-102	41	L02	3]						shot CCF					_			d w	hen	the	e RE	AD	CLR	٩CC	tas	k				

is triggered

Table 304: PSELLED

Bit	numb	er		31 30	29 2	8 2	7 26	25	24	23	22 2	1 2	0 19	18	17	16 :	15 1	4 13	12	11 :	LO	9 8	3 7	6	5	4	3	2 :	1 0
Id				АА	A A	Α	Α	Α	Α	Α.	A A	Α	Α	Α	Α	A	4 4	A	Α	A	۱ ۸	A A	Α	Α	Α	Α	Α /	A A	AA
Res	et			1 1	1 1	. 1	1	1	1	1	1 1	. 1	1	1	1	1 1	L 1	. 1	1	1 :	۱ 1	1	1	1	1	1	1 :	L 1	1
Id	RW	Field	Value Id	Value						Des	crip	tior	1																
Α	RW	PSELLED		[031]						GP	IO p	in n	umb	er t	o b	e us	ed a	is LE	D οι	ıtpu	. W	/riti	ng tl	ne v	alue	9			
										0xl	FFFF	FFF	F wil	l dis	sabl	e thi	is o	ıtpu	t.										

Table 305: PSELA

Bit	numb	er		31 30 2	9 28	3 27	26 2	25 2	4 23	22 2	1 20	0 19	18	17 1	6 15	14	13 12	2 11	10	9	8	7 6	5	4	3 2	2 1	. 0
Id				AAA	Α	Α	A /	۱ A	Α	A 4	۱ A	Α	Α.	A A	Α	Α	А А	Α	Α.	A	A A	Α	Α	Α	A A	Α	Α
Res	et			1 1 1	. 1	1	1 1	l 1	1	1 1	. 1	1	1	1 1	1	1	1 1	1	1	1	1 1	1	1	1	1 1	1	1
Id	RW	Field	Value Id	Value					De	scrip	tion	1															
Α	RW	PSELA		[031]					GI	PIO p	in n	umb	er t	o be	use	d as	Phase	e A i	nput	t. W	ritin	g th	e va	lue			
									0>	FFFF	FFF	F wil	l dis	able	this	inpu	t.										
			Disconnected	0xFFFFF	FFF				Di	scon	nect	t															

Table 306: PSELB

Bit ı	numb	er		31 3	0 29	2	8 27	7 26	25	24	23	22 2	21 2	0 19	18	17	16	15 1	4 13	12	11 1	0 9	8	7	6	5	4	3 2	1	0
Id				A A	Α	Α	Α	Α	Α	Α	Α	A 4	۱ A	Α	Α	Α	A	A A	A	Α	A 4	Α	Α	Α	Α	Α	A	A A	Α	Α
Res	et			1 1	1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1 1	. 1	1	1 1	1	1	1	1	1	1 :	L 1	1	1
Id	RW	Field	Value Id	Valu	e						De	scrip	tion	1																
Α	RW	PSELB		[03	1]						GF	PIO p	in n	umb	oer t	o b	e us	ed a	is Ph	ase	B inp	ut. ۱	Writ	ing	the	val	ue			
											0x	FFFF	FFF	F wil	ll dis	sabl	e th	is in	put.											
			Disconnected	0xFF	FFFI	FF					Di	scon	nect	t																

Table 307: DBFEN

Bit	nu	mbe	er		31 30	29	28	27	26 2	25 2	24 2	23 2	2 2	1 20	19	18	17	16	15	14	13	12	11 1	0 9	8 (7	6	5	4	3	2	1 0
Id																																Α
Res	et				0 0	0	0	0	0 () (0 (0 (0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
Id	F	RW	Field	Value Id	Value						- 1	Des	cript	ion																		
Α	F	RW	DBFEN									Ena	ble	inpu	ıt d	ebo	und	e fi	lter	'S												
				Disabled	0							Del	our	ice i	nρι	ıt fi	lter	s di	sab	led												
				Enabled	1							Del	our	ice i	npu	ıt fi	lter	s er	nabl	led												

Table 308: LEDPRE

Bit ı	numbe	r		31 30	29	28 2	7 26	25	24 2	23 2	2 21	20	19	18	17 1	6 1	5 14	1 13	12	11 :	10	9 8	8 7	6	5	4	3	2 :	1 0
Id																						A	Α	Α	Α	Α	Α /	A A	AA
Res	et			0 0	0 (0 0	0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0 (0 (0	0	0	0	1	0 (0	0 (
Id	RW	Field	Value Id	Value						Desc	ripti	on																	
Α	RW	LEDPRE		[0511	L]					Peri	od ii	า us	the	LEC) is	wit	che	o b	n pri	or to	sa c	mpl	ing						

Table 309: ACCDBL

Bit	numb	er		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					A A A A
Res	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	R	ACCDBL		[015]	Register accumulating the number of detected double or illegal
					transitions. (SAMPLE = 2).



Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		AAAA
Reset	0000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description

When this register has reached its maximum value the accumulation of double / illegal transitions will stop. An overflow event (ACCOF) will be generated if any double or illegal transitions are detected after the maximum value was reached. This field is cleared by triggering the READCLRACC task.

Table 310: ACCDBLREAD

Bit	numb	er		31 30 29	9 28 27	26	25 2	24 2	3 22	21 2	20 19	9 18 :	17 1	6 15	14 1	3 12	11 :	10 9	8	7	6	5	4 3	2	1	0
Id																							Α	Α	Α	Α
Res	et			0 0 0	0 0	0	0 (0 0	0	0 (0 0	0 (0 0	0	0 0	0 (0 (0 0	0	0	0	0 (0	0	0	0
Id	RW	Field	Value Id	Value				D	escri	iptio	n															
Α	R	ACCDBLREAD		[015]								ne AC task is		_		. This	field	l is u	odat	ed	whe	n th	ie			



31 Analog to Digital Converter (ADC)




Figure 71: Analog to digital converter

31.1 Functional description

31.1.1 Set input voltage range

It is very important you configure the ADC so the input voltage range and the ADC voltage range is matching.

If the input voltage range is lower than the ADC voltage range, the resolution will not be fully utilized.

If the input voltage range is higher than the ADC voltage range, all values above the maximum ADC voltage range will be limited to the maximum value, also called the saturation point.

Input voltage range and saturation point depends on the configured ADC reference voltage and the chosen prescaling. If the 1.2 V VBG internal reference voltage is used, the ADC range will be 0-1.2 V with a saturation point of 1.2 V. This means that your AIN signal with 1/1 prescaling should be in the range 0-1.2 V in order to obtain proper conversion. Input above 1.2 V will be converted to the maximum ADC value. However, if you use, for example, 1/3 prescaling for your AIN input the input is scaled down to 1/3. The effect is that your AIN voltage range is 0 - 3.6 V because the 3.6 V input voltage is scaled down to 3.6 / 3 = 1.2 V. Table 1 shows examples of reference voltage and prescaling settings and the corresponding saturation points for ADC AIN input.

Table 311: Saturation point examples

Reference	Prescaling	AIN max. voltage
1.2 V VBG	1/1	1.2 V
1.2 V VBG	2/3	1.8 V
1.2 V VBG	1/3	3.6 V
1.0 V AREF	1/1	1.0 V
1.0 V AREF	2/3	1.5 V
1.0 V AREF	1/3	3.0 V
VDD 3.0 V,	1/1	1.5 V
VDD 1/2		

Voltage divider

There are two rules to follow to find the maximum input voltage allowed on the AIN pins:

1. The ADC should not be exposed to higher voltage than 2.4 V on an AIN pin after prescaling: Input voltage x prescaling = max. 2.4 V.



2. A GPIO pin must not be exposed to higher voltage than VDD + 0.3 V, according to the Absolute maximum ratings from the nRF51x22 Product Specification.

For example, when using 2/3 prescaling, you can expose 2.4 V / (2/3) = 3.6 V to an AIN pin. To not violate rule 2, VDD must be 3.3 V or higher.

Table 2 shows examples on maximum voltages that can be exposed to an ADC AIN pin, depending on the supply voltage and your prescaling settings

Table 312: AIN maximum voltage examples

Supply voltage	Prescaling	AIN max. voltage	Rule limitation
3.6 V	1/1	2.4 V	Rule 1
3.6 V	2/3	3.6 V	Rule 1
3.6 V	1/3	3.9 V	Rule 2
3.3 V	1/1	2.4 V	Rule 1
3.3 V	2/3	3.6 V	Rule 1 and Rule 2
3.3 V	1/3	3.6 V	Rule 2
1.8 V	1/1	2.1 V	Rule 2
1.8 V	2/3	2.1 V	Rule 2
1.8 V	1/3	2.1 V	Rule 2

If the signal you want to measure is above the maximum allowed AIN voltage, a voltage divider must be used. See Section 2.4 "Using a voltage divider to lower the voltage" on page 6.

31.1.2 Using a voltage divider to lower voltage

If a sensor or battery has output voltage above the ADC voltage range, it is necessary to lower that voltage before exposing it to an ADC input pin. This can be achieved with a voltage divider. An example of a voltage divider for lowering voltage from a Lithium-Ion battery is shown in Figure 3.

Because of internal impedance of the ADC, having a voltage divider with large resistor values will introduce error in ADC output. If the impedance of the voltage divider is less than 1k#, the error is very small and can be neglected. As the impedance of the voltage divider is increased, the error will also increase.

But it can also be desirable to have high resistor values in the voltage divider to limit the current leak through the voltage divider. A way to reduce the error introduced by the high resistance values is to add a capacitor between the AIN pin and ground. The higher the capacitor value is, the more it will decrease the ADC output error, but it will also reduce the sampling frequency accordingly.

The moment you are sampling, RAIN is 120 - 400 k# and therefore lowers the UAIN voltage when a voltage divider is connected. If a capacitor also is connected between AIN and ground, it will keep the UAIN voltage at the previous level for an adequate time period while sampling, therefore minimizing the effect of the high resistance value of R2. The capacitor must be large enough to hold the voltage up for the required time period, i.e. 20 μ s for 8-bit sampling or 68 μ s for 10-bit sampling. The capacitor must also be small enough to fully charge before the next sample is taken. So when a capacitor is connected, it's size is a trade-off between accuracy and sampling frequency. When not sampling, the RAIN will have very high value and you can consider it to be an open circuit.

For input voltages above the ADC voltage range and where high accuracy and high sampling frequency is needed, a voltage buffer is needed.

Another possible method is to connect a FET transistor between the power supply and the voltage divider which will open for current through the voltage divider momentarily before sampling. The voltage divider can then have low resistor values (<1 k#) and no capacitor is needed. The voltage divider would then consume relative high current when sampling, but will not consume any current when not sampling.

31.1.3 Input impedance

To achieve the ADC error specifications stated in the nRF51822 Product Specification, the output impedance of the connected voltage source must be 1 k# or lower. Another advantage if the output impedance is 1 k# or lower is that different prescaling settings for the ADC input will have no practical effect on the ADC accuracy.

If a voltage source with higher impedance is applied, additional gain and offset error is introduced, which also will vary for different prescaling settings.



Figure 4 shows the nRF51 ADC input model when the ADC is sampling and Table 5 shows the value of RAIN for different prescaling settings. The internal VBG reference voltage is 1.2 V so the ADC internal voltage source is VBG/2 = 0.6 V.

When the ADC is not sampling the AIN input pin has very high impedance and can be regarded as open circuit. Table 5 shows the statistics for the internal impedance for different prescaling settings. 99.7% of devices (+- 3 sigma) are expected to be within 6.3%, for example for 1/1 prescaling => [121.5, 137.9]k#.

Table 313: Input impedance statistics for RAIN

Prescaling	Mean impedance	Standard deviation
1/1	129.7 kΩ	2.74 kΩ
2/3	194.6 kΩ	4.1 kΩ
1/3	389.2 kΩ	8.2 kΩ

31.1.4 Configuration

All parameters such as input selection, reference selection, resolution, pre-scaling etc. are configured using the CONFIG register.

Note: It is not allowed to configure the ADC during an on-going ADC conversion (ADC busy).

31.1.5 Usage

An ADC conversion is started by using the START task, either by writing the task register directly from the CPU or by triggering the task through the PPI.

During sampling the ADC will enter a busy state. The ADC busy/ready state can be monitored via the BUSY register.

When the ADC conversion is completed, an END event will be generated and the result of the conversion can be read from the RESULT register.

When the ADC conversion is completed, the ADC analog electronics power down to save power.

31.1.6 One-shot / continuous operation

The ADC itself only supports one-shot operation, this means every single conversion has to be explicitly started using the START task.

However, continuous ADC operation can be achieved by continuously triggering the START task from, for example, a timer through the PPI.

31.1.7 Pin configuration

The user can use the PSEL register to select one of the analog input pins, AIN0 through AIN7, as input for the ADC. See the device product specification for more information about which analog pins are available on a particular device. The selected analog pin will be acquired by the ADC when it is enabled through the ENABLE register, see *GPIO* chapter for more information on how analog pins are selected.

31.1.8 Shared resources

The ADC shares registers and other resources with peripherals that have the same ID as the ADC. The user must therefore disable all peripherals that have the same ID as the ADC before the ADC can be configured and used. The ADC is using the same analog pins as the LPCOMP. The LPCOMP must therefore be disabled before the ADC can be enabled. It is important to configure all relevant ADC registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.



31.2 Register Overview

Table 314: Instances

Base address	Peripheral	Instance	Description
0x40007000	ADC	ADC	Analog to Digital Converter

Table 315: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start a new ADC conversion
STOP	0x004	Stop ADC
Events		
END	0x100	An ADC conversion is completed
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
BUSY	0x400	ADC busy (conversion in progress)
ENABLE	0x500	Enable ADC. When enabled, the ADC will acquire access to the analog input pins specified in the
		CONFIG register.
CONFIG	0x504	ADC configuration
RESULT	0x508	Result of the previous ADC conversion

31.3 Register Details

Table 316: INTEN

Bit	nun	nbe	r		31 30	29	28	27	26	25	24	23	22	21 :	20	19	18	17	16	15	14	13	12	11 1	.0	9 8	3	7 (5 5	5 4	3	2	1	0
Id																																		Α
Res	et				0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
Id	R	W	Field	Value Id	Value	•						De	scri	otio	n																			
Α	R'	W	END									En	able	e or	dis	abl	le ir	nter	rup	ot o	n E	ND	eve	nt										
				Disabled	0							Di	sabl	e																				
				Enabled	1							En	able	9																				

Table 317: INTENSET

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

			Write o has no effect. When read this register	••		Ctu		ciic	· vu	iuc	. 01																								
Bit n	umbe	er		31	1 30	29	2	8 2	7 2	26 2	25 2	24 :	23 2	22 2	1 2	0 1	.9 1	L8 1	. 7 1	L6 1	15 :	14 :	13 :	12 1	1 1	0 9) 8	3 7	6	5	4	3	2	1	0
Id																																			A
Rese	t			0	0	0	0	0	0) () () (0 (0 (C	0) () () () () () () () (0	0	0	0	0	0	0	0	0	0 (0
Id	RW	Field	Value Id	Va	alu	9						- 1	Des	crip	tio	n																			
Α	RW	END											Wr	ite '	1' t	o E	nak	ole i	nte	rru	pt (on <i>l</i>	NL	ev	ent.										
			Enabled	1									Ena	ble																					

Table 318: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

			Write o has no cheet. When read this register	will i C c	aiii	ciic	vaic	<i>a</i> C																						
Bit	numb	er		31 30 2	29 2	28 2	7 26	25	24	23	22 2	1 2	0 19	18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3	2 1	L 0
Id																														Α
Res	et			0 0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0
Id	RW	Field	Value Id	Value						De	scrip	tior	า																	
Α	RW	END								W	rite '	1' to	o Cle	ar i	nte	rrup	ot o	n <i>El</i>	VD e	ven	t.									
			Disabled	1						Di	sable	:																		

Table 319: BUSY

Bit	numb	er		31 30	29	28	27	26	25	24	23 2	22 2	1 2	0 19	18	3 17	16	15	14	13	12	11 1	10 9	9 8	3 7	6	5	4	3	2	1 0
Id																															Α
Res	et			0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 0
Id	RW	Field	Value Id	Value	•						Des	crip	tion	1																	
Α	R	BUSY									ΑD	C bu	ısy r	regi	ster																
			Ready	0							ΑD	C is	read	dy. I	No (ong	oin	g cc	nve	ersio	on.										
			Busy	1							ΑD	C is	bus	y. C	onv	ersi	on	in p	rog	gres	s.										



Table 320: ENABLE

Bit ı	nur	mbe	r		31	30	29	28	27	26	25	5 24	4 23	3 2	2 21	L 20	19	9 1	8 1	7 1	6 1	5 1	4 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2	1	0
Id																																			Α	Α
Res	et				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	R	W	Field	Value Id	Val	ue							D	esc	ript	ion																				
Α	R	RW	ENABLE										Α	DC	ena	able	5																			
				Disabled	0								Α	DC	dis	abl	ed																			
				Enabled	1								Α	DC	ena	able	ed																			

Table 321: CONFIG

Bit n	umb	er		31	1 30	29	28	8 27	26	5 25	5 24	23	22 2	21 2	0 19	18	17	16	15	14	13	12 1	111	0 9	8	7	6	5	4	3	2	1 (
Id																	Ε	Ε	D	D	D	ם כ	D	D	D		С	С	В	В	В	A A
Rese	t			0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0) (0	0	0	0	0	0	1	1	0	0 0
Id	RW	Field	Value Id	Va	alue	2						Des	scrip	tior	1																	
Α	RW	RES	8bit 9bit 10bit	0 1 2								8 k 9 k		solu	utio	1																
В	RW	INPSEL	AnalogInputNoPrescaling AnalogInputTwoThirdsPre AnalogInputOneThirdPres SupplyTwoThirdsPrescaling SupplyOneThirdPrescaling	0 :: 1 :: 2								An An An VC	DC in nalog nalog nalog DD w	inp ginp ginp ginp	ut p ut p ut p 2/3	in s in s in s	peo peo scal	ifie ifie ing	d b	, y C(ONF	G.P	SEL	with	1 2/	3 рі	resc	alin	ıg			
С	RW	REFSEL	VBG External SupplyOneHalfPrescaling SupplyOneThirdPrescaling									Us Us the	OC re se int se ex se VC e rar se VC	tern terr DD v nge DD v	al 1 nal r vith 1.7 vith	2 V efer 1/2 / - 2 1/3	ba end pre 2.6	nd g ce s esca V).	oec ling	ified g. (C	d by Only	COI app	lical	ole v	vhe	n V	DD					
D	RW	PSEL	Disabled AnalogInput0 AnalogInput1 AnalogInput2 AnalogInput3 AnalogInput4 AnalogInput5 AnalogInput6 AnalogInput7	0 1 2 4 8 16 32 64 12	6 2							Se An Us Us Us Us Us	lect nalog se All se All se All se All se All se All	pin g inp N0 a N1 a N2 a N3 a N4 a N5 a N6 a	to bout pas ar as ar	e us ins nalo nalo nalo nalo nalo	sed disa g ir g ir g ir g ir g ir g ir	as nable able apul	ed :	•		oin										
E	RW	EXTREFSEL	None AnalogReference0 AnalogReference1	0 1 2								An Us	tern nalog se AF se AF	ref REFO	erer	ice ana	inp log	uts refe	disa erer	able nce												

Table 322: RESULT

Bi	numb	er		31 30 2 9	28 27	7 26 2	25 24	1 23	22 2	1 2	0 19	18	17 1	6 15	14	13 1	L 2 1 1	L 10	9	8	76	- 5	4	3 2	1	0
Id																			Α	A A	Α	Α	Α	A A	Α	Α
Re	set			0 0 0	0 0	0 (0 0	0	0 0	0	0	0	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value				De	scrip	tion	1															
Α	R	RESULT		[01023]				Re	sult	of tl	ne pi	revio	ous A	ADC (conv	ersi	on									

The value is updated for every completed ADC conversion. The result value is relative to the selected ADC reference input. If the sampled analog input signal is equal to or greater than the ADC reference signal, the result value will be set to the maximum (limited by the selected ADC bit width). The value is right justified (LSB of sample value always on register bit 0).



32 Low Power Comparator (LPCOMP)




Figure 72: Low power comparator

32.1 Functional description

The low power comparator (LPCOMP) compares an input voltage (VIN+), which comes from an analog input pin selected through the PSEL register against a reference voltage (VIN-) selected through the REFSEL and EXTREFSEL registers.

The PSEL, REFSEL, and EXTREFSEL registers must be configured before the LPCOMP is enabled through the ENABLE register.

Specific chip variants may not offer all the reference and/or analog inputs defined here.

The LPCOMP is started by triggering the START task. After a start-up time of $t_{LPCOMPSTARTUP}$ the LPCOMP will generate a READY event to indicate that the comparator is ready to use and the output of the LPCOMP is correct. The LPCOMP will generate events every time VIN+ crosses VIN-. More specifically, every time VIN+ rises above VIN- (upward crossing) an UP event is generated along with a CROSS event. Every time VIN+ falls below VIN- (downward crossing), a DOWN event is generated along with a CROSS event.

The LPCOMP is stopped by triggering the STOP task.

LPCOMP will be operational in both System ON and System OFF mode when it is enabled through the ENABLE register, see *Power management (POWER)* on page 42 for more information about power modes. All LPCOMP registers including the ENABLE register are classified as retained registers when the LPCOMP is enabled. However, when the device wakes up from System OFF, all LPCOMP registers will be reset.

The LPCOMP can wake up the system from System OFF by asserting the ANADETECT signal. The ANADETECT signal can be derived from any of the event sources that generate the UP, DOWN and CROSS events. In case of wakeup from System OFF, no events will be generated, only the ANADETECT signal. See the ANADETECT register (*Table 334: ANADETECT* on page 173) for more information on how to configure the ANADETECT signal.

The immediate value of the LPCOMP can be sampled to the RESULT register by triggering the SAMPLE task.



See the RESETREAS register in the POWER module (*Table 53: RESETREAS* on page 48) for more information on how to detect a wakeup from LPCOMP.

32.2 Pin configuration

You can use the PSEL register to select one of the analog input pins, AIN0 through AIN7, as analog input pin for the LPCOMP, see *Figure 72: Low power comparator* on page 170. Similarly, you can use the EXTREFSEL register to select one of the analog reference input pins, AREF0 and AREF1, as input for AREF in case AREF is selected in REFSEL. The selected analog pins will be acquired by the LPCOMP when it is enabled through the ENABLE register. See the product specification for more information about which analog pins are available on a particular device.

32.3 Shared resources

The LPCOMP shares registers and other resources with peripherals that have the same ID as the LPCOMP. You must disable all peripherals that have the same ID as the LPCOMP before the LPCOMP can be configured and used. Disabling a peripheral that has the same ID as the LPCOMP will not reset any of the registers that are shared with the LPCOMP. Therefore, it is important to configure all relevant LPCOMP registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

Note: The LPCOMP is using the same analog pins as the ADC. The ADC must be disabled before the LPCOMP can be enabled.

32.4 Register Overview

Table 323: Instances

Base address	Peripheral	Instance	Description
0x40013000	LPCOMP	LPCOMP	Low Power Comparator

Table 324: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start comparator
STOP	0x004	Stop comparator
SAMPLE	0x008	Sample comparator value
Events		
READY	0x100	LPCOMP is ready and output is valid
DOWN	0x104	Downward crossing
UP	0x108	Upward crossing
CROSS	0x10C	Downward or upward crossing
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESULT	0x400	Compare result
ENABLE	0x500	Enable LPCOMP
PSEL	0x504	Input pin select
REFSEL	0x508	Reference select
EXTREFSEL	0x50C	External reference select
ANADETECT	0x520	Analog detect configuration



32.5 Register Details

Table 325: SHORTS

Bit ı	numb	er		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					E D C B A
Res	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	RW	READY_SAMPLE			Shortcut between READY event and SAMPLE task
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	READY_STOP			Shortcut between <i>READY</i> event and <i>STOP</i> task
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
С	RW	DOWN_STOP			Shortcut between DOWN event and STOP task
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
D	RW	UP_STOP			Shortcut between <i>UP</i> event and <i>STOP</i> task
		_	Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
Ε	RW	CROSS_STOP			Shortcut between CROSS event and STOP task
		_	Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

Table 326: INTEN

Id	umbe	er									4 2	3 22	21	20	19	18	17	16	15	14			11	10				6	5	4 : [3 2) C		L 0
Rese				_	•	0	0	0	0 0) (0	0	0	. 0	0	0	0	0	0	0	0	0	0	0	O	0	0 (0	0 0) (0	0	0
Id	RW	Field	Value Id	Va	alue)escr																					
Α	RW	READY										Enab	le c	or d	isak	ole i	inte	rru	ot o	n R	EAL	DY 6	eve	nt									
			Disabled	0								Disal	ole																				
			Enabled	1								Enab	le																				
В	RW	DOWN										Enab	le c	or d	isak	ole i	inte	rru	ot o	n 🛭	ОИ	/N 6	eve	nt									
			Disabled	0								Disal	ole																				
			Enabled	1								Enab	le																				
С	RW	UP										Enab	le c	or d	isak	ole i	inte	rru	ot o	n	P e	ven	nt										
			Disabled	0								Disal	ole																				
			Enabled	1								Enab	le																				
D	RW	CROSS										Enab	le c	or d	isak	ole i	inte	rru	ot o	n C	ROS	5 S e	eve	nt									
			Disabled	0								Disal	ole																				
			Enabled	1								Enab	le																				

Table 327: INTENSET

Note: Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note. W	ite o nas no enect. When read this register	will let	ullit	ne v	alue	OI III	VIEI	٧.																			
Bit	numb	er		31 30 2	9 28	27	26 2	5 24	1 23	22	21	20 1	L9 1	8 17	16	15	14	13	12	11	10	9	8 7	7 6	5 5	4	3	2	1 0
Id																											D (CE	ВА
Res	et			0 0 0	0	0	0 0	0	0	0	0 () (0	0	0	0	0	0	0	0	0 () (0 (0	0	0	0 () (0 0
Id	RW	Field	Value Id	Value					De	escri	ptio	n																	
Α	RW	READY							W	/rite	11'1	o E	nab	e in	ter	upt	t or	RE.	4D)	ev.	ent.								
			Enabled	1					Er	nabl	e																		
В	RW	DOWN							W	/rite	1'1'	o E	nab	le in	ter	upt	t or	DC	W	l ev	ent.								
			Enabled	1					Er	nabl	e																		
С	RW	UP							W	/rite	11'1	o E	nab	e in	ter	upt	t or	UP	eve	ent.									
			Enabled	1					Er	nabl	e																		
D	RW	CROSS							W	/rite	1'1'	o E	nab	le in	ter	upt	t or	CR.	OSS	eve	ent.								
			Enabled	1					Er	nabl	e																		

Table 328: INTENCLR

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$

			nte o nas no cireet. When read this register	• • • •																													
Bi	t numl	oer		31	30	29	28	27	26 2	25 2	24 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	2	1	0
Id																														D	С	В	Α
Re	eset			0	0	0	0	0	0 (0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 (0 0	0	0	0	0
ld	RW	/ Field	Value Id	Va	lue						D	escr	ipti	on																			
Α	RW	/ READY									١	Writ	e '1'	' to	Cle	ar i	nte	rup	t o	n <i>R</i>	EAL	DΥ e	eve	nt.									
			Disabled	1							- 1	Disal	ole																				
В	RW	DOWN									١	Writ	e '1'	' to	Cle	ar i	nte	rup	t o	n D	οи	/N (eve	nt.									
			Disabled	1							- 1	Disal	ole																				
С	RW	/ UP									١	Writ	e '1'	' to	Cle	ar i	nte	rup	t o	n U	P e	ver	ıt.										
			Disabled	1							- 1	Disal	ole																				
D	RW	CROSS									١	Write	e '1'	' to	Cle	ar i	nte	rup	t o	n C	ROS	5 S 6	vei	nt.									
			Disabled	1							- 1	Disal	ole																				
B C D	RW	/ UP	Disabled	1 1 1) 	Disal Write Disal Write	ole e '1' ole e '1'	' to	Cle	ar i	nte	rup	t o	n <i>U</i>	P e	ver	ıt.										



Table 329: RESULT

Bit	numl	oer		31 30	29	28	27	26	25	24	23	22 2	1 20	19	18	17	16	15	14 :	13 1	L2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																															Α
Res	et			0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0 (0 0
Id	RW	Field	Value Id	Value	•						Des	crip	tion																		
Α	R	RESULT									Re	sult (of la	st c	om	pare	. D	ecis	ion	poi	nt S	ΑM	PLE	tasl	ί.						
			Bellow	0							Inp	out v	olta	ge i	s be	low	the	e re	fere	nce	thr	esh	old	(VIN	l+ <	VIN	٧-).				
			Above	1							Inp	out v	olta	ge i	s ab	ove	the	e re	fere	nce	thr	esh	old	(VIN	l+ >	VIN	٧-).				

Table 330: ENABLE

Bit	numb	er		31 30	29	28	27 2	26 2	5 24	4 2	3 22	21	20 1	9 1	8 17	7 16	5 15	14	13	12 :	11 10	9	8	7	6	5	4	3	2	1 0
Id																													-	A A
Res	et			0 0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 (0 0
Id	RW	Field	Value Id	Value						D	escri	ptic	on																	
Α	RW	ENABLE								Е	nabl	e oı	r dis	able	LP(CON	ΛP													
			Disabled	0							Disab	le																		
			Enabled	1						Е	nabl	e																		

Table 331: PSEL

Bit r	umb	er		3:	1 30 2	29	28 2	7 2(6 25	24	23 2	2 21	20	19	18	17 :	L6 1	l 5 1	4 13	3 12	11	10	9	8	7	6	5	4	3 2 A	1 A	0 A
Rese	et			0	0 ()	0 0	0	0	0	0 0	0	0	0	0 () () (0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0
Id	RW	Field	Value Id	V	alue						Desc	riptio	on																		
Α	RW	PSEL									Ana	og p	in s	ele	ct																
			AnalogInput0	0							AIN	sele	ecte	ed a	s an	alo	g in	put													
			AnalogInput1	1							AIN:	sele	ecte	ed a	s an	alo	g in	put													
			AnalogInput2	2							AIN	sele	ecte	ed a	s an	alo	g in	put													
			AnalogInput3	3							AIN	sele	ecte	ed a	s an	alo	g in	put													
			AnalogInput4	4							AIN	l sele	ecte	ed a	s an	alo	g in	put													
			AnalogInput5	5							AIN	sele	ecte	ed a	s an	alo	g in	put													
			AnalogInput6	6							AIN	sele	ecte	ed a	s an	alo	g in	put													
			AnalogInput7	7							AIN	sele	ecte	ed a	s an	alo	g in	put													

Table 332: REFSEL

Bit r	numk	er		31	30	29	28	27	26 2	25 2	24 2	3 22	21	20	19	18 1	7 1	6 1	5 1	4 13	3 12	2 11	1 10	9	8	7	6	5	4	3	2	1 0 A A
Res	et			0	0	0	0	0	0 0	0	0 0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
Id	RW	Field	Value Id	Va	alue						D	escr	iptic	on																		
Α	RW	REFSEL									F	Refe	renc	e se	elec	t																
			SupplyOneEighthPrescalin	0							١	/DD	* 1/	8 se	elec	ted	as r	efe	ren	ce												
			SupplyTwoEighthsPrescali	r 1							١	/DD	* 2/	8 se	elec	ted	as r	efe	ren	ce												
			SupplyThreeEighthsPresca	2							١	/DD	* 3/	8 se	elec	ted	as r	efe	ren	ce												
			SupplyFourEighthsPrescal	3							١	/DD	* 4/	8 se	elec	ted	as r	efe	ren	ce												
			SupplyFiveEighthsPrescali	r 4							١	/DD	* 5/	8 se	elec	ted	as r	efe	ren	ce												
			SupplySixEighthsPrescaling	£ 5							١	/DD	* 6/	8 se	elec	ted	as r	efe	ren	ce												
			SupplySevenEighthsPresca	6							١	/DD	* 7/	8 se	elec	ted	as r	efe	ren	ce												
			ARef	7							Е	Exter	nal a	ana	log	refe	ren	ce :	sele	cte	d											

Table 333: EXTREFSEL

Bit	numb	er		31 30	29	28 2	27 2	26 2	5 24	4 23	22	21	20	19	18	17 1	6 1	5 14	1 13	12	11 1	0 9	8	7	6	5	4	3	2	1 0
Id																														Α
Res	et			0 0	0	0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0	0	0 () (0 (
Id	RW	Field	Value Id	Value						De	SCI	ipti	on																	
Α	RW	EXTREFSEL								E	ĸte	rnal	ana	alog	ref	erer	ice s	sele	ct											
			AnalogReference0	0						U	se .	4RE	FO a	as e	xter	nal	anal	log ı	efer	enc	e									
			AnalogReference1	1						U	se .	ARE	F1 a	as e	xter	nal	anal	log ı	efer	enc	e									

Table 334: ANADETECT

Bit I	numb	er		31 30	29 28	27 26	5 25	24	23 2	2 21	1 20	19	18	17 1	L6 1	5 14	13	12 :	l1 1	0 9	8	7	6	5	4 3	2	1 A	
Res	et			0 0	0 0	0 0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 (0 (0	0	0	0 (0 (0 (0	0	0
Id	RW	Field	Value Id	Value					Desc	ript	ion																	
Α	RW	ANADETECT							Ana	log	dete	ect c	conf	figur	atio	n												
			Cross	0					Gen dow						on c	ross	ing,	both	up	war	d cr	ossii	ng a	nd				
			Up	1					Gen	erat	te A	NAD	DET	ECT (on u	ıpwa	ırd c	ross	ing o	only								
			Down	2					Gen	erat	te A	NAC	DETI	ECT (on d	lowr	ıwar	d cr	ossir	ng o	nly							



33 Software Interrupts (SWI)

33.1 Functional description

A set of interrupts have been reserved for use as software interrupts.

33.2 Register Overview

Table 335: Instances

Base address	Peripheral	Instance	Description
0x40014000	SWI	SWI0	Software interrupt
0x40015000	SWI	SWI1	Software interrupt
0x40016000	SWI	SWI2	Software interrupt
0x40017000	SWI	SWI3	Software interrupt
0x40018000	SWI	SWI4	Software interrupt
0x40019000	SWI	SWI5	Software interrupt