


AX2/7 SYSTEM DIAGRAM



01




- SYSTEM CHARGER(ISL6251) PAGE 40
- SYSTEM POWER ISL6237 PAGE 34
- DDR II SMDDR_VTERM 1.8V/1.8VSUS(RT8207) PAGE 37
- VCCP +1.1V AND +1.2V(RT8204) PAGE 35
- VGACORE(1.1V~1.2V)Oz8118 PAGE 38
- CPU CORE ISL6265HRTZ-T PAGE 36



SMBUS TABLE		
SB--SCL0/SD0	Clock gen/Robson/TV tuner /DDR2/DDR2 thermal/Accelerometer	+3V
	epress card	
	Wlan Card	+3VS5
EC --SCL/SD	Battery charge/discharge	+3VPCU
EC--SCL2/SD2	VGA thermal/system thermal	+3V

PROJECT : AX2/7
Quanta Computer Inc.



Size Custom	Document Number	Rev 1A
Block Diagram		
Date: Thursday, December 24, 2009 Sheet 1 of 42		

PV,delete all external clock GEN reserve material



 NB5/RD2	PROJECT : AX2/7 Quanta Computer Inc.	
	Size Custom	Document Number Clock Generator
Date: Wednesday, December 23, 2009 Sheet 2 of 42		



FOX PZ63826-284R-41F
DG0 8000004 IC SOCKET SMD 638P S1 (P1.27,H3.2)
MLX 47296-4131
DG0 8000003 IC SOCKET SMD 638P S1 (P1.27,H3.2)
TYC 4-1903401-2
DG0 8000005 IC SOCKET SMD 638P S1 (P1.27,H3.2)




SVC	SVD	Output Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V







PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number S1G4 HT,CTL I/F 1/3 Rev 1A
Date: Thursday, December 24, 2009 Sheet 3 of 42




Processor Memory Interface



PROJECT : AX2/7
Quanta Computer Inc.



PROCESSOR POWER AND GROUND




For fix HyperTransport nets across plane splits

PV, add for EMI suggest


PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number S1G4 PWR & GND 3/3	Rev 1A
Date: Thursday, December 24, 2009		Sheet 5 of 42





SO-DIMM BYPASS PLACEMENT :
Place these Caps near So-Dimm1.
No Vias Between the Trace of PIN to CAP.



DE-COUPLING FOR DIMM1(ONE CAP PER POWER PIN) SI , add C226 from EMI suggest



DE-COUPLING FOR DIMM1




Place close to DIMMs




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number **DDR3 SODIMMS: A/B CHANNEL** Rev 1A
NB5/RD2 Date: Thursday, December 24, 2009 Sheet 6 of 42




SO-DIMM BYPASS PLACEMENT :
 Place these Caps near So-Dimm1.
 No Vias Between the Trace of PIN to CAP.


DE-COUPLING FOR DIMM2(ONE CAP PER POWER PIN)





DE-COUPLING FOR DIMM2




SI , remove C165 , C236
 add C845 , C846 , C844
 Reserve C902




	PROJECT : AX2/7	
	Quantia Computer Inc.	
	Size Custom NBS/RD2	Document Number DDR3 SODIMMS TERMINATIONS
Date: Thursday, December 24, 2009 Sheet 7 of 42		







HYPER TRANSPORT CPU I/F



signals	RS880	RX880
HT_TXCALP	R430 301 ohm 1%	R430 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R434 301 ohm 1%	R434 1.21k ohm 1%
HT_RXCALN		



This block is for UMA only , DIS can remove all component



PROJECT : AX2/7
Quanta Computer Inc.

GFX_RX can remove at next stage for MUXLESS

SI , for routing smooth


GFX_TX 0/1/3/9/10/11

UMA can remove all GFX_TX CAP

SI remove C711,C713,C710, C712,C708,C709,C703,C704 for MUXLESS


PART 2 OF 6

PCI-E I/F GFX



PV,change to reserve for MUXLESS

Close to North Bridge




To HDMI CONN



TO WLAN TO PCI-E-LAN

PCI-E I/F GPP

PCI-E I/F SB










RS880

RS880 Display Port Support (muxed on GFX)







DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number **RS880-PCI-E I/F 2/5** Rev 1A
Date: Thursday, December 24, 2009 | Sheet 9 of 42



PLACE THESE
PCI E AC
COUPLING CAPS
CLOSE TO SB



All the PCI bus has
build-in Pull-Up/Down
resistors

PV, change from 22p to 18p
from vendor update






SI, change CN14 to BT1
H=4.2 footprint: "BAT-23_2_4_2"
footprint check ok

EMI suggestion




PROJECT : AX2/7
Quanta Computer Inc.










INTRUDER_ALERT# Left not connected (Southbridge
has 50-kohm internal pull-up to VBAT).



To Azalia




To Modem Board



PROJECT : AX2/7
Quanta Computer Inc.

SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820



IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

SI define side port ID


SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	
1	0	0	Samsung
1	0	1	Hynix
0	0	0	No support side port

PLVDD SATA--
SATA PLL
POWER

XTLVDD SATA-- SATA
crystal power

PLACE SATA CAL RES VERY CLOSE
TO BALL OF SB820

NOTE:
R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK



SI, change to reserve only

T72

- XJ5 SPI_DI/GPIO164
- XE2 SPI_DO/GPIO163
- XK4 SPI_CLK/GPIO162
- XK9 SPI_CS#/GPIO165
- G2C ROM_RST#/GPIO161

SB820M A12

SERIAL ATA

HW MONITOR

SPI ROM

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12


SB820M A12

SB820M A12

SB820M A12

SB820M A12

SB820M A12




SI, remove test point
from AMD recommend

PV, change
to short pad



For blue tooth
& wireless
merge card

SI define board ID



ID4	ID3	ID2	ID1	ID0	
0	0	0	0	0	AX2 UMA DF
0	0	0	0	1	AX7 UMA DF
0	0	0	1	0	AX2 PARK DF
0	0	0	1	1	AX7 PARK DF
0	0	1	0	0	AX2 UMA FF
0	0	1	0	1	AX7 UMA FF
0	0	1	1	0	AX2 PARK FF
0	0	1	1	1	AX7 PARK FF
0	1	0	1	0	AX2 M93 DF
0	1	0	1	1	AX7 M93 DF
0	1	1	1	0	AX2 M93 FF
0	1	1	1	1	AX7 M93 FF

PV define for M93




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number **SB820-ACPI/GPIO/USB 2/4** Rev 1A

NB5/RD2 Date: Thursday, December 24, 2009 Sheet 14 of 42



PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




PROJECT : AX2/7
Quanta Computer Inc.

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull Hi 10K , confirm AMD ward this pull Hi not need

REQUIRED STRAPS




It must ready before RSMRST#


REQUIRED STRAPS	PULL HIGH	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
		LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM		

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



NB_PWRGD_IN: RS780/RX780 = 1.8V; RS740 = 3.3V Do NOT share it with SB_PWRGD when use Internal Clk Gen (Need SB PLL initialize firstly)





PULL HIGH	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

- AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
- ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5

PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number **SB820-STRAPS** Rev 1A

NB5/RD2 Date: Thursday, December 24, 2009 | Sheet 16 of 42






























100MHz (+/-300ppm) input frequency,
0-0.7V single-ended swing

PROJECT : AX2/7
Quanta Computer Inc.

NBS/AD2	Size Custom Document Number PARK_PCIE Interface Rev 1A	Date: Thursday, December 24, 2009 Sheet 17 of 42
---------	--	---


MEM_ID [3:0]	Vendor	Type	Vendor P/N
0000	Samsung - E die	64*16-800MHZ	K4W1G1546E-NC12
0001	Bynix - Orion	64*16-800MHZ	BF70JG538F-12C
0010	Reserved		
0011	Reserved		
0100	Reserved		
0101	Reserved		
0110	Reserved		
0111	Reserved		
1000	Reserved		
1001	Reserved		
1010	Reserved		
1011	Reserved		
1100	Reserved		
1101	Reserved		
1110	Reserved		
1111	Reserved		

	PWRCTRL1	PWRCTRL0	V-CORE
L	0	0	0.9V
M	0	1	0.96V
H	1	0	1.06V
TBD	1	1	1.12V



PROJECT : AX2/7
Quanta Computer Inc.

Rev 1A



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


RECOMMENDED SETTINGS
 0= DO NOT INSTALL RESISTOR
 1 = INSTALL 10K RESISTOR
 X = DESIGN DEPENDANT
 NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		



Memory Aperture size


GPIO9 BIOSROM	GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0
0	256M	0	1
0	64M	0	0
0	32M	0	1
0	512M	1	0
0	1G	1	1
0	2G	1	0
0	4G	1	1



It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number PARK_GND / LVDS/ Straps	Rev 1A
NBS/RD2	Date: Thursday, December 24, 2009	Sheet 19 of 42




VDDR1_1 & VDDR1_2 --Dedicated power pins for memory clock pads for each channel. Should have the same voltage level as VDDR1.


M93-S3--NC
PARK-S3--Install

VDDCI--Isolated (clean) core power for the I/O logic. Voltage level should match that of VDDC. POWER Same as VDDC

VDDC--Dedicated core power, provides power to the internal logic. 0.9 V - 1.2 V (± 5%)


PCIE_VDDC--PCI-E Digital Power Supply (Either 1.0 V or 1.1 V) 1.0 V -5% to 1.1 V +5%

 <p>NBS/RD2</p>	<p>PROJECT : AX2/7 Quanta Computer Inc.</p>	
	<p>Size Custom</p>	<p>Document Number PARK_Power_and_NC</p>
<p>Date: Thursday, December 24, 2009</p>		<p>Sheet 20 of 42</p>



support 1gbt
VRAM (64M X 16)


DIVIDER RESISTORS	M93	PARK
MVREF TO 1.8V (Rd)	100R	40.2R
MVREF TO GND (Re)	100R	100R




PV , reserve for M93
For M93-S3 only

route 50ohms single-ended/100ohms diff and keep short
For PARK-S3 only

Note 1 :Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.
Note 2 :For M9X-S2/S3, J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.
For Park-S3, J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR
Note 3 : For M9X-92/93, K7 Pin (NC MEM_CALRP1) is Not connected.
For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24




MEMORY INTERFACE



For PARK-S3 only
For M9X-S2/S3 with DDR3: this pin is not in use.
PV, reserve for M93

Designator	M9X-S2 and M93-S3	Park-S3
Ra	DNI	10K
Rb	0R/Short	51R
Rc	2.2K	DNI
Ca	2.2nF	68pF




PROJECT : AX2/7
Quanta Computer Inc.




Size Custom	Document Number PARK/MEM_Interface	Rev 1A
Date: Thursday, December 24, 2009		Sheet 21 of 42

512MB DDR3






1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B

OPTION SIGNAL FROM NB to LVDS for UMA




OPTION SIGNAL FROM PARK to LVDS for discrete





SI, new option for MUXLESS


SI, add C21 from EMI suggest



SI, R34,R35 change to reserve only and add R33,R37 for MUXLESS




PV, add Q9 for BIOS check




Vari bright function


Do not use it



CAMERA



SI, update footprint to 88266-05001-06-5P-L-SMT



Reserve for EMI


	PROJECT : AX2/7	
	Quanta Computer Inc.	
Size Custom	Document Number	Rev 1A
LCD CONN		
Date: Thursday, December 24, 2009	Sheet 23	of 42

CRT PORT

R20 for UAM & MUXLESS use 140 ohm
for DIS use 150 ohm (AMD)


PV , change footprint to F3_2X1_65-2_8

PV , change footprint to dsub-dsd-15aebb-15p-v-smt



- 10,18 CRT_R
- 10,18 CRT_G
- 10,18 CRT_B




SI, R4,R10 change to reserve only and add R3,R9 for MUXLESS




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number CRT	Rev 1A
Date: Thursday, December 24, 2009 Sheet 24 of 42		

UMA/DISCRETE select for HDMI




HDMI HPD SENSE




UMA AND DISCRETE HDMI I2C SELECT

Close to HDMI Connector






HDMI PORT



PROJECT : AX2/7
Quanta Computer Inc.




Size Custom	Document Number NBS/RD2	Rev 1A
Date: Thursday, December 24, 2009	Sheet 25	of 42

PIN 13	CLK source	Remark
Floating	12M Hz	Xtal
Pull high	48M Hz	Input to RTS5159 pin48



Note:

SD/MMC	MS	XD
SP1		XD_CD#
SP2	SD_WP	
SP3	SD_CD#	
SP4	SD_DAT1	XD_D4
SP5	MS_BS	XD_D5
SP6	MS_D1	XD_D3
SP7	SD_DAT0	MS_D0
SP8	SD_DAT7	MS_D2
SP9	MS_INS#	
SP10	SD_DAT6	MS_D3
SP11	SD_CLK	MS_SCLK
SP12	SD_DAT5	XD_D0
SP13	SD_DAT4	XD_WP#
SP14		XD_R/#
SP15	SD_DAT3	XD_WE#
SP16	SD_DAT2	XD_RE#
SP17		XD_ALE
SP18		XD_CE#
SP19		XD_CLE







5 IN1 CARD-READER (PUSH-PUSH)
Support SD/SD PRO/MMC/MS/MS PRO/xD Cards

PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number **RTS5159 & CR SOCKET & HOLE** Rev 1A


Date: Thursday, December 24, 2009 | Sheet 26 of 42




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
NB5/RD2	Azalia 92HD75B2X5	
Date: Thursday, December 24, 2009		Sheet 27 of 42


Line out




MIC



CPU FAN




Modem CONN




PROJECT : AX2/7
Quanta Computer Inc.


BLUETOOTH






LEFT SIDE USBX2



TOUCH PAD CONN





To TOUCH PAD SW board




SATA HDD CONNECTOR

SI , update P/N : DFHS13FS019

SI , delete CN30 change to ANT CONN





Right SIDE USBX1






PROJECT : AX2/7
 Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	BT/USBX3/TP/HDD	
Date: Thursday, December 24, 2009		Sheet 29 of 42


NBS/RD2




SI , remove EEPROM
U5, C48, R42, R50



Delete R261 and add D38 as current loss issue
if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)




PV , add R333 pull high and R350 pull low to fix LAN LED behavior abnormal





PV, change to short pad

SI , rotate 180 degree for EMI suggestion

Symbol	Type	Pin No (64-Pin)	Pin No (48-Pin)	Description
LED0	O	57	38	LED0 Tx Rx 00 01 10 11
LED1	O	56	35	LED1 LNK100 LNK LNK LNK LNK100
LED2	O	55	34	LED2 LNK10 FULL Rs LNK10
LED3	O	54	33	LED3 NA NA NA NA




SI , change footprint to CC1808



PROJECT : AX2/7
Quanta Computer Inc.



Size Custom	Document Number RTL8102EL/RJ45	Rev 1A
Date: Thursday, December 24, 2009	Sheet 30	of 42

POWER BUTTON CONNECTOR




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND






KEYBOARD CONN



KEYBOARD PULL-UP



SATA CD-ROM







PV, change to reserve only




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number KEYBOARD/SW_BOARD/ODD	Rev 1A
Date: Thursday, December 24, 2009		Sheet 31 of 42




SI , enable Vari-bright need pull low

- Battery charge/discharge cap button
- VGA thermal system thermal





MAX AKE38FP0Z00 2M byte SPI BIOS
WINBOND AKE38FP0N01
EON AKE38ZA0Q00
SOCKET DG080000031



PV.reserve for identify M93-LP VGA chip

Project Model		GPIO42	
AX 14 "		High	
AX 15.6 "		Low	
AX 17.3 "		Middle (1.5V)	

GPIO42 control fan table





SI , change package


PV, change from 18p to 27p from vendor update





For KB3926 C version



Change D12, D16 to RB500 for current loss





PV,add for EMI



PROJECT : AX2/7
Quanta Computer Inc.


Mini PCI-E Card 1 WLAN



SI , change footprint to led1-s110kgct-3p-nb5

+5V +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum:7.5A



+3.3V +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum:7.5A



NTC need place under CPU Socket
 CPU Thermal protection at 90 +/- 3 degreC


DYN_PWR_EN	High	Low
+1.1V_DYN	0.95	1.1

+1.1V Volt +/- 5%
Countinue current:5A
Peak current: 7A
OCp minimum: 9A




+1.1V Volt +/- 5%
Countinue current:5A
Peak current: 7A
OCp minimum: 9A

1.1 Volt +/- 5%
Countinue current:0.2A
Peak current:0.5A



1.2 Volt +/- 5%

Countinue current:0.3A
Peak current:0.5A



PV modify 12/11


PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number VGA Core/+1.8VGF/+1.0VGF	Rev 1A
Date: Thursday, December 24, 2009 Sheet 35 of 42		

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X



VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8




+1.1V Volt +/- 5%
 Continue current: 35A
 Peak current: 40A
 OCP minimum: 45A

+VCORE5
 +CPUVDDNB5





	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	0.9V
M	0	1	0.96V
H	1	0	1.06V
TBD	1	1	1.12V




+VGA CORE +/- 5%
 Continue current: 8A
 Peak current: 10.5A
 OCP minimum 12A

+1.8V +/- 5%
 Continue current: 1.2A
 Peak current: 3A




PROJECT : AX2/7
 Quanta Computer Inc.




+1.8V +/- 5%
 Countinue current:0.7A
 Peak current:1A



+0.9V +/- 5%
 Countinue current:1.5A
 Peak current:2A

+2.5 Volt +/- 5%
 Countinue current: 200mA
 Peak current: 600mA



For VDDR 1.05 control









		PROJECT : AX2/7 Quanta Computer Inc.	
		Size Custom Document Number DISCHARGE/3VS5/5VS5/LAN Date: Thursday, December 24, 2009 Sheet 39 of 42	Rev ?



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
CHARGER (ISL6251)		
Date: Thursday, December 24, 2009	Sheet	40 of 42

NBS/RD2



Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VLANVCC	S0		LAN_POWER
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+5V	S0		MAINON
+5V_VCC1			
+5VALW			
+10VALW			
+15VALW			
+1.8V	S0		+1.5_ON
+1.8VSUS	S0, S3		
+1.5V	S0		MAINON
+1.5VSUS	S0, S3	DDR CORE POWER	SUSON
+1.5VSUS_1			
+1.5V_VGA	S0	VGA , VRAM POWER	+1.5_ON
+1.2V	S0		VRON
+1.2VSUS	S0, S3		SUSON
+1.1V	S0	VDDPCIE - PCIE-E MAIN POWER	VRON
+1.1VS5	S0, S3, S4, S5	STANDBY POWER	S5_ON
+1.1V_DYN	S0	NB VDDC - CORE LOGIC POWER	DYN_PWR_EN
+1.05V	S0	HT POWER (1.05V)	VRON
+1.0V_VGA	S0	PARK DPX_VDD10 POWER	VRON
+2.5V	S0	CPU VDDA POWER	VR2.5_ON
+VCORE0	S0	CPU CORE POWER (?V)	VRON
+VCORE1	S0	CPU CORE POWER (?V)	VRON
+CPUVDDNB	S0	CPU VDDNB POWER	VRON
+0.75_DDR_VTT	S0	DDR COMMAND & CONTROL PULL UP POWER	SUSON
DDR_VTTREF	S0, S3	DDR REFERENCE POWER	SUSON
+VGA_CORE	S0	VGA CORE POWER	MAINON
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	

SMBUS

DEVICE	ADDRESS	BUS
CLOCK GENERATOR		
DDR3		
CPU THERMAL SENSOR		
CHARGER		

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT



PROJECT : AX2/7
Quanta Computer Inc.

www.s-manuals.com