


LX3/5 (Huron River) BLOCK DIAGRAM

Dis. PCB 8L STACK UP


- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1(High)
- LAYER 4 : IN2(Low)
- LAYER 5 : SVCC
- LAYER 6 : IN3(High)
- LAYER 7 : SGND
- LAYER 8 : BOT






- DDR III SMD DR_VTERM and GPU+1.5V/+1.0V(RT8207G) PAGE 43
- BATTERY SELECTOR PAGE 42
- SYSTEM CHARGER(P2806) PAGE 44
- SYSTEM POWER RT8206B PAGE 38
- +1.05V_VTT and GPU +1.8V/+3V(VT358) PAGE 39
- VCCP +1.05V/+1.8V(RT8204) PAGE 41
- VGACORE/VDDCI(RT8208/RT9018A) PAGE 42
- CPU CORE (ADP3212) PAGE 40



| | | |
|--|--|--------------------------------------|
| | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | |
| | Size Custom | Document Number BLOCK DIAGRAM |
| | Date: Friday, October 01, 2010 | Sheet 1 of 47 |

4/7 DB del for PDC update.

| | | | |
|--|--|--|-----------|
|  NB5 | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | Rev 1A |
| | Size Custom | Document Number Clock Gen(9LRS3197)/HOLES | |
| | Date: Friday, October 01, 2010 | Sheet 2 | of 47 |




SM_DRAMPWROK Processor Input.




eDP_COMP connect to PIN A18 W:4mils/S:15mils/L: 500mils.
eDP_COMP connect to PIN A17 W:12mils/S:15mils/L: 500mils.


FDI disable (DIS only stuff)




PEG x16 disable (UMA only remove)




Embedded Display PLL Clock



DP & PEG Compensation



Processor pull-up (CPU)




PROJECT : LX3/5(Huron River) Quanta Computer Inc.

Size Custom Document Number SNB 1/4 (PCIE&DMI&FDI) Rev 1A

Date: Wednesday, October 13, 2010 Sheet 3 of 47





Sandy Bridge Processor (DDR3)



Sandy Bridge_rPGA_Rev0p61
 rpg989-47989-socket
 DGG#9000014
 IC SOCKET RPGA 989P(P1.0,MH3.0)

Sandy Bridge_rPGA_Rev0p61
 rpg989-47989-socket
 DGG#9000014
 IC SOCKET RPGA 989P(P1.0,MH3.0)

| | | | | |
|--|--|------------------------------------|--------|---------------|
| | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | Rev 1A | |
| | Size Custom | Document Number SNB 2/4 (DDR3 I/F) | | |
| | Date: Wednesday, October 13, 2010 | | | Sheet 4 of 47 |



22uF_8 x8 Socket TOP cavity
22uF_8 x10 Socket BOT cavity
22uF_8 x8 Socket TOP edge
470uF_7343 x4

3/26 DB change 10U FP to 0805.

22uF_8 x7 Socket TOP cavity
22uF_8 x5 Socket BOT cavity
22uF_8 x2 Socket TOP cavity (no stuff)
22uF_8 x5 Socket BOT cavity (no stuff)
330uF_7343 x2

5/4: add C8260/ C8322
8/17: PV Modify

22uF_8 x2 Socket TOP cavity
22uF_8 x2 Socket BOT cavity
22uF_8 x4 Socket TOP edge
22uF_8 x4 Socket BOT edge
470uF_7343 x2

9/26: MV Modify

22uF_8 x8 Socket TOP cavity
22uF_8 x10 Socket BOT cavity
22uF_8 x8 Socket TOP edge
470uF_7343 x4

3/26 DB change 10U FP to 0805.

+VCC_CORE [40]
+VCC_GFX [40]
+VCCSA [41]
+1.05V_VTT [3,11,39,40]
+1.5V_CPU [3]
+1.5V_CPU [3]
+1.5VSUS [3,11,13,14,43,45]



Sandy Bridge_rPGA_Rev0p61
rpga989-47989-socket
DGG*9000014
IC SOCKET RPGA 989P(P1.0,MMH3.0)

VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50 VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58 VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 VCC68 VCC69 VCC70 VCC71 VCC72 VCC73 VCC74 VCC75 VCC76 VCC77 VCC78 VCC79 VCC80 VCC81 VCC82 VCC83 VCC84 VCC85 VCC86 VCC87 VCC88 VCC89 VCC90 VCC91 VCC92 VCC93 VCC94 VCC95 VCC96 VCC97 VCC98 VCC99 VCC100

VAXG1 VAXG2 VAXG3 VAXG4 VAXG5 VAXG6 VAXG7 VAXG8 VAXG9 VAXG10 VAXG11 VAXG12 VAXG13 VAXG14 VAXG15 VAXG16 VAXG17 VAXG18 VAXG19 VAXG20 VAXG21 VAXG22 VAXG23 VAXG24 VAXG25 VAXG26 VAXG27 VAXG28 VAXG29 VAXG30 VAXG31 VAXG32 VAXG33 VAXG34 VAXG35 VAXG36 VAXG37 VAXG38 VAXG39 VAXG40 VAXG41 VAXG42 VAXG43 VAXG44 VAXG45 VAXG46 VAXG47 VAXG48 VAXG49 VAXG50 VAXG51 VAXG52 VAXG53 VAXG54

VCCSA1 VCCSA2 VCCSA3 VCCSA4 VCCSA5 VCCSA6 VCCSA7 VCCSA8

VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50 VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58 VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 VCC68 VCC69 VCC70 VCC71 VCC72 VCC73 VCC74 VCC75 VCC76 VCC77 VCC78 VCC79 VCC80 VCC81 VCC82 VCC83 VCC84 VCC85 VCC86 VCC87 VCC88 VCC89 VCC90 VCC91 VCC92 VCC93 VCC94 VCC95 VCC96 VCC97 VCC98 VCC99 VCC100







PROJECT : LX3/5(Huron River) Quanta Computer Inc.

Size Custom Document Number SNB 3/4 (POWER) Rev 1A

Date: Wednesday, October 13, 2010 Sheet 5 of 47

Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)




Sandy Bridge_rPGA_Rev0p61
 rpg989-47989-socket
 DGG*9000014
 IC SOCKET RPGA 989P(P1.0,M/H3.0)

CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Processor Strapping








The CFG signals have a default value of '1' if not terminated on the board.

| | 1 | 0 |
|------------------------------------|---|--|
| CFG2 (PEG Static Lane Reversal) | Normal Operation | Lane Reversed |
| CFG4 (DP Presence Strap) | Disable; No physical DP attached to eDP | Enable; An ext DP device is connected to eDP |
| CFG7 (PEG Defer Training) | PEG train immediately following xxRESETB de assertion | PEG wait for BIOS training |



PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

| | | |
|---|----------------------------------|-----------|
| Size Custom | Document Number SNB 4/4 (GND) | Rev 1A |
| Date: Wednesday, October 13, 2010 Sheet 6 of 47 | | |





PROJECT : LX3/5 (Huron River) Quanta Computer Inc.


NBS

| | | |
|-----------------------------------|---|--------|
| Size Custom | Document Number PCH 1/6 (DMI/FDI/VIDEO) | Rev 1A |
| Date: Wednesday, October 13, 2010 | Sheet 7 | of 47 |


Cougar Point (HDA, JTAG, SATA)




RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)



| Vender | Size | P/N |
|---------|------|------------------------------|
| EON | 4MB | AKE39FN0Q00 (EN25F32-100HIP) |
| Winbond | 4MB | AKE391P0N00 (W25Q32BVSSIG) |
| Socket | | DG008000031 |







PCH Strap Table

| Pin Name | Strap description | Sampled | Configuration | Circuit |
|---------------------|--|---------|---|---|
| SPKR | Different from Calpella No reboot mode setting | PWROK | 0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode | SPKR R568 1K 4 +3V |
| GNT3# / GPIO55 | Top-Block Swap Override | PWROK | 0 = "top-block swap" mode 1 = Default (weak pull-up 20K) | R687 1K 4 R700 10K 4 +3V Bios request, for can't boot Capella 4/23. |
| INTVRMEN | Integrated 1.05V VRM enable | ALWAYS | Should be always pull-up | PCH_INVRMEN R640 330K 4 +3V_RTC |
| HDA_DOCK_EN#/GPIO33 | Flash Descriptor Security Only for Interposer | PWROK | 0 = Override 1 = Default (weak pull-up 20K) | GPIO33 R659 0.4 BIOS_WP# 9/30: MV modify |
| GNT1# / GPIO51 | Boot BIOS Selection 1 [bit-1] | PWROK | [Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1# | R573 1K 4 R686 1K 4 BBS_BIT0 |
| GPIO19 | Different from Calpella Boot BIOS Selection 0 [bit-0] | PWROK | | R573 1K 4 R686 1K 4 BBS_BIT1 [9] |
| GNT2# / GPIO53 | ESI strap (Server only) | PWROK | Should not be pull-down (weak pull-up 20K) | USE GPIO PIN |
| NV_ALE | Intel Anti-Theft HDD protection Only for Interposer | PWROK | 0 = Disable (Internal pull-down 20kohm) | +1.8V R596 1K 4 NV_ALE [9] |
| NV_CLE | DMI Termination voltage | PWROK | weak pull-down 20kohm 4/29 modify | +1.8V R596 2.2K 4 R609 4.7K 4 NV_CLE [9] N.A at CPT EDS 0.7 H_SNB_IVB# [3] |
| HDA_SYNC | On-Die PLL VR Voltage Select | RSMRST | 0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V | +3V5 R307 1K 4 ACZ_SYNC |
| HDA_SDO | Flash Descriptor Security | PWROK | 0 = Override 1 = Default (weak pull-up 20K) | [35] GPIO33_E ACZ_SDOUT R662 1K 4 8/12 PV Modify. +V3.3A_1.5A_HDA_IO |
| GPIO8 | Integrated Clock Chip Enable | RSMRST# | Should be pull-down (weak pull-up 20K) | R619 1K 4 4/29 reserve. ICC_EN# [10] |
| GPIO28 | Different from Calpella On-die PLL Voltage Regulator | RSMRST# | 0 = Disable 1 = Enable (Default) | R608 1K 4 PLL_ODVR_EN [10] |
| SPI_MOSI | iTPM function Disable | APWROK | 0 = Default (weak pull-down 20K) 1 = Enable | PCH_SPI_SI R634 1K 4 +3V |

























PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

Size Custom Document Number PCH 2/6 (SATA/HDA/SPI) Rev 1A
Date: Wednesday, October 13, 2010 Sheet 8 of 47




CougarPoint_Rev_0p7
 fcb989-intel-cougarpoint
 AJ0QNJHT03
 IC CTRL(989)PCH-HM65 QN1H FCBGA TOP B/S



PROJECT : LX3/5(Huron River)
 Quanta Computer Inc.

| | | |
|---|---------------------------------------|--------|
| Size Custom | Document Number PCH 3/6 (PCI/USB/CLK) | Rev 1A |
| Date: Wednesday, October 13, 2010 Sheet 9 of 47 | | |


Cougar Point (GPIO,VSS_NCTF,RSVD)




Clock Gen Power OK (CLG)

3/26 DB del external clock generator.

MFG-TEST



GPIO Pull-up/Pull-down(CLG)



RF_OFF# R588 1K 4

Intel MB Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

BIOS RECOVERY High = Disable (Default)
Low = Enable

TEST SET UP R234 0.4 R232 10K 4

SV_SET_UP High = Strong (Default)

SV_DET R601 10K 4

TEST DETECT Low = Default

DGPU_PWR_EN R230 200K 4


DMI TERMINATION VOLTAGE OVERRIDE Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

FDI_OVRVLTG R217 1K 4


FDI TERMINATION VOLTAGE OVERRIDE Low - Tx, Rx terminated to same voltage

BOARD ID SETTING

| Model | BOARD_ID5 | BOARD_ID4 | BOARD_ID3 | BOARD_ID2 | BOARD_ID1 | BOARD_ID0 |
|------------------------------|-----------|-----------|-----------|-----------|-----------|-----------|
| LX3 UMA | 0 | 0 | 0 | 0 | 0 | 0 |
| LX5 UMA | 0 | 0 | 0 | 0 | 0 | 1 |
| L | 0 | 0 | 0 | 0 | 1 | 0 |
| X | 0 | 0 | 0 | 0 | 1 | 1 |
| b | 0 | 0 | 0 | 0 | 1 | 0 |
| LX3 Capilano XT-SG | 0 | 0 | 0 | 1 | 0 | 0 |
| LX5 Capilano XT-SG | 0 | 0 | 0 | 1 | 0 | 1 |
| LX5 Capilano XT-SG/Subwoofer | 0 | 0 | 0 | 1 | 1 | 0 |
| LX5 DISCRETE Subwoofer | 0 | 0 | 0 | 1 | 1 | 1 |



GFX Present





| Stuff | Ra | Rb |
|-------|----|----|
| SG | Ra | Rb |
| NC | Rb | Ra |



PROJECT : LX3/5(Huron River) Quanta Computer Inc.

Cougar Point-M (POWER)

COUGAR POINT (POWER)



PROJECT : LX3/5(Huron River) Quanta Computer Inc.



NBS

| | | |
|--------|-----------------|-----|
| Size | Document Number | Rev |
| Custom | PCH 5/6 (POWER) | 1A |


Date: Wednesday, October 13, 2010 | Sheet 11 of 47

IBEX PEAK-M (GND)

IBEX PEAK-M (GND)



| | | | |
|-----------------------------------|-------------------------------------|-------------------------------|--------|
| | PROJECT : LX3/5(Huron River) | | Rev 1A |
| | Quanta Computer Inc. | | |
| | Size Custom | Document Number PCH 6/6 (GND) | |
| Date: Wednesday, October 13, 2010 | | Sheet 12 of 47 | |






6/23 : Del M2 solution


4/29: reserve M2 solution

4/27: layout modify
 5/23: na 6/28: SI del C717


| | | | | |
|--|--|---------------------------------------|--------|--|
| | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | Rev 1A | |
| | Size Custom | Document Number DDR3 DIMM0-RVS (5.2H) | | Date: Wednesday, October 13, 2010 Sheet 13 of 47 |
| | | | | |




VREF DQ1 M2 Solution



Place these Caps near So-Dimm1.



VREF DQ1 M1 Solution



6/23 : Del M2 solution


4/29 reserve M2 solution

PROJECT : LX3/5(Huron River) Quanta Computer Inc.


NB5

| | | |
|-----------------------------------|--|----------------|
| Size Custom | Document Number DDR3 DIMM1-RVS (9.2H) | Rev 1A |
| Date: Wednesday, October 13, 2010 | | Sheet 14 of 47 |


PCI EXPRESS INTERFACE



Seymour/Whistler: SWAPLOCKA
Madison/Capilano : NC





PV Change to Short Pad Capilano Pro/Robson_M2



MV EMI Request

SI Del R43,R38,C57




+1.0V_VGA [17,19.43]
+1.8V_VGA [17,19.42]

PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

| | | | |
|--|-------------|---------------------------|--------|
| NB5 | Size Custom | Document Number | Rev 1A |
| | | CATI APILANO-PRO (MEM)1/5 | |
| Date: Wednesday, October 13, 2010 Sheet 15 of 47 | | | |

Park, M92M Use Channel B Memory Interface Only



DDR3/GDDR3 Memory Stuff Option

| | GDDR5 | GDDR3 | DDR3 |
|-----------|-------|-----------|-------|
| +1.5V_VGA | 1.5V | 1.8V/1.5V | 1.5V |
| Ra | 40.2R | 40.2R | 40.2R |
| Rb | 100R | 100R | 100R |

Place all these components very close to the GPU (Within 25mm) and keep all component close to each other (within 5mm) except Rser2





** This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.

| Designator | Value |
|------------|-------|
| R_MEM_1 | 5K |
| R_MEM_2 | 10R |
| R_MEM_3 | 51R |
| C_MEM | 120pF |



PROJECT : LX3/5(Huron River) Quanta Computer Inc.

[19,20,21,22,23,47] +1.5V_VGA



| GPIO15 | GPIO20 | +VGA CORE |
|--------|--------|-----------|
| Low | Low | 1.05V |
| Low | High | 1V |
| High | Low | 0.95V |
| High | High | 0.9V |

| MEM ID | 3 | 2 | 1 | 0 | Verona | | |
|---------|---|---|---|---|-------------------------------------|------------------------|------|
| DVPDATA | 3 | 2 | 1 | 0 | GDDR5 Type | Configuration | Size |
| 1 | 0 | 0 | 0 | 1 | Samsung K4G10325FE-HC05 (4.0Gbps) | 32*32 or 64*16 x 8 pcs | 1G |
| 2 | 0 | 0 | 1 | 0 | Hynix H5GQ1H24AFR-TOC BGA (4.0Gbps) | 32*32 or 64*16 x 8 pcs | 1G |
| 3 | 0 | 0 | 1 | 1 | | | |

| GPIO6 | +VDDCI |
|-------|--------|
| High | 1.07V |
| Low | 1.12V |



PROJECT : LX3/5(Huron River) Quanta Computer Inc.

Size Custom Document Number **ATI CAPILANO-PRO DISPLAY3/5** Rev 1A

Date: Wednesday, October 13, 2010 | Sheet 17 of 47

Capilano Pro/Robson_M2









Table 3-34 ROM Configurations. Columns: Manufacturer, Part Number, Size, CONFIG[2:0]. Rows include Aml, ST Microelectronics, Silicon Storage Technology, Winbond Electronics Corporation, and YMC.


It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.



CONFIGURATION STRAPS table with columns: STRAPS, PIN, DESCRIPTION OF DEFAULT SETTINGS, and values (0, 1).



PROJECT : LX3/5(Huron River) Quanta Computer Inc. Includes revision information: Rev 1A, Date: Wednesday, October 13, 2010, Sheet 18 of 47.



PROJECT : LX3/5(Huron River)
Quanta Computer Inc.





NB5

| | | |
|--------|-----------------------------|-----|
| Size | Document Number | Rev |
| Custom | ATI CAPILANO-PRO(POWER) 5/5 | 1A |

Date: Wednesday, October 13, 2010 | Sheet 19 of 47

1GB GDDR5 : CHANNEL A-0 (64M x 16)

[16] DQAO_31..0
[16] MAA0_18..0



Change lu to 2.2, for ATI Request 1212



[16,19,21,22,23,47] +1.5V_VGA

PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

NB5

| | | |
|--|-----------------|-----|
| Size | Document Number | Rev |
| Custom | VRAM-A0 | 1A |
| Date: Wednesday, October 13, 2010 Sheet 20 of 47 | | |

1GB GDDR5 : CHANNEL A-1 (64M x 16)





PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

Size Custom Document Number **VRAM-A1** Rev 1A
 Date: Wednesday, October 13, 2010 Sheet 21 of 47

[16,19,20,22,23,47] +1.5V_VGA

1GB GDDR5 : CHANNEL B-0 (64M x 16)

[16] DOB0_0..31
MAB0_0..8





+1.5V_VGA [16,19,20,21,23,47]

[16,19,20,21,23,47] +1.5V_VGA

PROJECT : LX3/5(Huron River)
Quantum Computer Inc.

Size Custom Document Number VRAM-B0 Rev 1A
 Date: Wednesday, October 13, 2010 Sheet 22 of 47

1GB GDDR5 : CHANNEL B-1 (64M x 16)







| | | | |
|-----------------------------------|-------------------------------------|-----------------------------------|-----------|
| | PROJECT : LX3/5(Huron River) | | Rev 1A |
| | Quanta Computer Inc. | | |
| | Size Custom | Document Number VRAM-B1 | |
| Date: Wednesday, October 13, 2010 | | Sheet 23 of 47 | |


[16,19,20,21,22,47] +1.5V_VGA











9/26 :MV Modify



FOR UMA/SG




| | | | | |
|--|--|-----------------|-----------|-------------------|
| | PROJECT : LX3/5(Huron River) | | Rev 1A | |
| | Quanta Computer Inc. | | | |
| | Size Custom | Document Number | | SWITCHABLE |
| | Date: Wednesday, October 13, 2010 Sheet 24 of 47 | | | |



$V_{out} = 1.25 (1 + R1/R2)$

- [3,7,8,9,10,11,13,14,18,19,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,43,45,46,47] +3V
- [7,8,11,19,26,27,29,30,32,34,36,37,45] +5V
- [31,38,39,41,42,43,44,45] +VIN
- [7,8,32,34,35,36,37,38,39,40,42,44,45,47] +3VPCU
- [34,37,42,44,45] +12VALW

| | | | |
|--|--|---|-----------|
| | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | Rev 1A |
| | Size Custom | Document Number LCD CONN/LID function | |




HDMI CON_COM

9/26: MV Del C906,C914
9/26: MV Add D21

10/13 PV2 EMI request









DIS/SG HDMI

| | | | | | |
|------|-------------|-------------|------|------------|-------------|
| [17] | N_TXC_HDMI- | N_TXC_HDMI- | C618 | 0.1U/10V_4 | C_TXC_HDMI- |
| [17] | N_TXC_HDMI+ | N_TXC_HDMI+ | C620 | 0.1U/10V_4 | C_TXC_HDMI+ |
| [17] | N_TX0_HDMI- | N_TX0_HDMI- | C624 | 0.1U/10V_4 | C_TX0_HDMI- |
| [17] | N_TX0_HDMI+ | N_TX0_HDMI+ | C630 | 0.1U/10V_4 | C_TX0_HDMI+ |
| [17] | N_TX1_HDMI- | N_TX1_HDMI- | C637 | 0.1U/10V_4 | C_TX1_HDMI- |
| [17] | N_TX1_HDMI+ | N_TX1_HDMI+ | C641 | 0.1U/10V_4 | C_TX1_HDMI+ |
| [17] | N_TX2_HDMI- | N_TX2_HDMI- | C649 | 0.1U/10V_4 | C_TX2_HDMI- |
| [17] | N_TX2_HDMI+ | N_TX2_HDMI+ | C655 | 0.1U/10V_4 | C_TX2_HDMI+ |





UMA ONLY HDMI

| | | | | | |
|-----|---------|---------|------|-------------|-------------|
| [7] | IN_CLK# | IN_CLK# | C190 | *0.1U/10V_4 | C_TXC_HDMI- |
| [7] | IN_CLK | IN_CLK | C204 | *0.1U/10V_4 | C_TXC_HDMI+ |
| [7] | IN_D0# | IN_D0# | C210 | *0.1U/10V_4 | C_TX0_HDMI- |
| [7] | IN_D0 | IN_D0 | C222 | *0.1U/10V_4 | C_TX0_HDMI+ |
| [7] | IN_D1# | IN_D1# | C243 | *0.1U/10V_4 | C_TX1_HDMI- |
| [7] | IN_D1 | IN_D1 | C244 | *0.1U/10V_4 | C_TX1_HDMI+ |
| [7] | IN_D2# | IN_D2# | C268 | *0.1U/10V_4 | C_TX2_HDMI- |
| [7] | IN_D2 | IN_D2 | C269 | *0.1U/10V_4 | C_TX2_HDMI+ |




PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

| | | |
|-----------------------------------|---|----------------|
| Size Custom | Document Number KB/POWER CONN | Rev 1A |
| Date: Wednesday, October 13, 2010 | | Sheet 27 of 47 |




| | | | |
|------|--------|--------|---------|
| SP1 | XD CD# | SD WP | MS CLK |
| SP2 | XD RE# | SD D1 | MS INS# |
| SP3 | XD CE# | SD D0 | |
| SP4 | XD CLE | SD D0 | |
| SP5 | XD ALE | SD D7 | MS_D3 |
| SP6 | XD WE# | SD CD# | |
| SP7 | XD WP | SD D6 | |
| SP8 | XD D0 | SD CLK | MS_D2 |
| SP9 | XD D1 | SD D5 | MS_D0 |
| SP10 | XD D2 | SD CMD | |
| SP11 | XD D3 | SD D4 | |
| SP12 | XD D4 | SD D3 | MS_D1 |
| SP13 | XD D5 | SD D2 | |
| SP14 | XD D6 | SD D2 | MS_BS |
| | XD D7 | | |

Share Pin



**XD, MMC/SD, MS/MSP
5 IN1 CARD READER**




















5 IN1 CARD-READER (PUSH-PUSH)
Support SD/SD PRO/MMC/MS/MS PRO/xD Cards




+3V [3,7,8,9,10,11,13,14,18,19,25,26,27,29,30,31,32,33,34,35,36,37,39,40,41,43,45,46,47]

| | | | |
|--|--|--|----------------|
| | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | |
| | Size Custom | Document Number RTS5138 & CR SOCKET | Rev 1A |
| | Date: Wednesday, October 13, 2010 | | Sheet 28 of 47 |

[3,7,8,9,10,11,13,14,18,19,25,26,27,28,30,31,32,33,34,35,36,37,39,40,41,43,45,46,47] +3V
[31] +4.75VAVDD
[7,8,11,19,25,26,27,30,32,34,36,37,45] +5V




Line out



Accelerometer Sensor




SCT-LIS302DLTR interrupt pin default is low / active Hi , BIOS need to programming 22h to change status from active Hi to low



Pin 12: Low 38hex

Pin 12: unconnected/floating 3Ahex

| | | | |
|--|--|--|-----------|
| | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | |
| | Size Custom | Document Number Audio Jack/Accelerometer | Rev 1A |
| | Date: Wednesday, October 13, 2010 Sheet 30 of 47 | | |




| GAIN1 | GAIN0 | dB |
|-------|-------|------|
| 0 | 0 | 1.2 |
| 0 | 1 | 1.8 |
| 1 | 0 | 23.6 |
| 1 | 1 | 3.6 |




**PROJECT : LX3/5(Huron River)
Quanta Computer Inc.**

| | | |
|-----------------------------------|---|----------------|
| Size Custom | Document Number SUBWOOFER (EQ & AMP.) | Rev 1A |
| Date: Wednesday, October 13, 2010 | | Sheet 31 of 47 |


BLUETOOTH




RIGHT SIDE USBX2 for 17"




RIGHT SIDE USB for 15"




USB fingerprint CON




E-SATA




LEFT USB PORT




Touch screen for 15"






For EMI 0 ~ 22 ohm




9/29: Modify footprint



4/29 modify




Close to Pin 35/34





IND SMD 4.7UH +-20% 680MA (CBC2518T4R7M)
CV-4707M200


Power trace Layout 寬度 > 60mil



Trace < 30 mil
Width > 60 mil





4/23 modify
Close to Pin 21




PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

| | | |
|--|------------------------|--------|
| Size Custom | Document Number | Rev 1A |
| | RTL 8111EL/RJ45 | |
| Date: Wednesday, October 13, 2010 Sheet 33 of 47 | | |



SATA HDD CONNECTOR



SATA CD-ROM













SATA_2 CONNECTOR FOR 17.3"



- +3VPCU [7,8,25,32,35,36,37,38,39,40,42,44,45,47]
- +1.05V [7,8,9,11,35,41]
- +3V [3,7,8,9,10,11,13,14,18,19,25,26,27,28,29,30,31,32,33,35,36,37,39,40,41,43,45,46,47]
- +5V [7,8,11,19,25,26,27,29,30,32,36,37,45]
- +12VALW [25,37,42,44,45]

| | | | |
|--|--|-----------------------------|--------|
| | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | |
| | Size Custom | Document Number ODD/HDD/ANT | Rev 1A |
| | Date: Wednesday, October 13, 2010 Sheet 34 of 47 | | |

TOUCH PAD CONNECTOR & ON/OFF BOTTOM



PROJECT : LX3/5(Huron River) Quanta Computer Inc.

| | | |
|-----------------------------------|-------------------------------|--------|
| Size Custom | Document Number KB3926/ROM/TP | Rev 1A |
| Date: Wednesday, October 13, 2010 | Sheet 35 | of 47 |



NBS

Socket: DG00800031
MXIC AKE3KZP0001
WINBOND AKE37ZN000
AMIT AKE38ZN0800


PV Change BOM

| SG/DIS | UMA |
|----------|-----|
| R432 10K | NA |
| R440 NA | 10K |


Mini PCI-E Card 1 WLAN




CPU FAN







POWER BOTTON CONNECT









KEYBOARD PULL-UP



clear ABS 758 resin for key cap.
 7 LEDs for 15.4" (total LED current 140mA)
 11 LEDs for 17" (Total LED current 220mA)



KB backlight for 15"



PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

| | | |
|----------------------------------|---------------------------|----------------|
| Size Custom | Document Number KB | Rev 1A |
| Date Wednesday, October 13, 2010 | | Sheet 37 of 47 |


DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+15V_ALW

5VPCU setting


| | | PR123 | | PQ16/PQ13 |
|---------|-------|-------------|--------|-----------|
| | Value | P/N | | |
| 35W CPU | 133k | CS41332FB06 | No POP | |
| 45W CPU | 130k | CS41302FB00 | POP | |

| | | PL13 | | PC38 |
|---------|-------|-------------|--------|------|
| | Value | P/N | | |
| 35W CPU | 2.2uH | DC-22C0M000 | No POP | |
| 45W CPU | 1.5uH | DC-15G0M000 | POP | |

+5V +/- 5% 35W/45W CPU
 Countinue current:9A/12A
 Peak current :12A/15A
 OCP minimum :15A/20A



DB Change




Place these CAPs close to FETs

DB Change
35W CPU NA



Place these CAPs close to FETs



+3.3V +/- 5%
 Countinue current:6A
 Peak current:7.5A
 OCP minimum 9A



NTC need place under CPU Socket
 CPU Thermal protection at 90 +/--3 degrid

- +VIN [25,31,39,41,42,43,44,45]
- +3VPCU [7,8,25,32,34,35,36,37,39,40,42,44,45,47]
- +5VPCU [32,35,39,40,41,42,43,44,45]





PROJECT : LX3/5(Huron River)
 Quanta Computer Inc.

| | | |
|--|-----------------------------------|--------|
| Size Custom | Document Number +5V/+3V (RT8206B) | Rev 1A |
| Date: Wednesday, October 13, 2010 Sheet 38 of 47 | | |




| | | |
|--|-------------------------------------|--------|
| | PROJECT : LX3/5(Huron River) | |
| | Quanta Computer Inc. | |
| Size Custom | Document Number | Rev 1A |
| +1.05V/+1.8V (RT8204C) | | |
| Date: Wednesday, October 13, 2010 Sheet 39 of 47 | | |




| | | | |
|---|--|------------------|--|
|  | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | |
| | Size Custom Document Number +VCC_CORE (ISL95831) | Rev 1A | |
| | Date: Wednesday, October 13, 2010 Sheet 40 of 47 | | |

+VCCSA +/- 5%
 Countinue current:4A
 Peak current:6A
 OCP minimum 8A



| | VCCSA_SEL | VCCSA |
|--|-----------|-------|
| | 0 | 0.9V |
| | 0 | 0.8V |
| | 1 | 0.8V |
| | 1 | 0.8V |


+1.05V Volt +/- 5%
 Countinue current:4A
 Peak current: 6A
 OCP minimum: 8A



$V_o = 0.75 (R1 + R2) / R2$

| | | | |
|--|---|--|----------------|
| | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | |
| | Size Custom | Document Number +1.05V_VTT (VT358) | Rev 1A |
| | Date: Wednesday, October 13, 2010 | | Sheet 41 of 47 |

VGA Core





+VGCORE +/- 5%
 Countinue current:19A
 Peak current:21A
 OCP minimum 26A

Park XT Setting

| | | |
|-------|---|------|
| High | 1.12V | |
| Low | 0.90V | |
| CTRL0 | CTRL1 | Vo |
| 0 | 0 | 1.12 |
| 0 | 1 | 0.9 |
| 不上件 | PR187 PR188 PQ58 PQ59 PQ61 PQ25 PC122 PC123 | |
| 改料 | PR190=6.81k (CS26812FB01) PR195=9.09k (CS29092FB02) PQ24=RJK0389D(B8M03B9000) PQ60=RJK03D3D(B8M03D30000) | |

+1.8V +/- 5%
 Countinue current:1.2A
 Peak current:3A




- +VIN [25,31,38,39,41,43,44,45]
- +3VPCU [7,8,25,32,34,35,36,37,38,39,40,44,45,47]
- +5VPCU [32,35,38,39,40,41,43,44,45]
- +1.5VSUS [3,5,11,13,14,43,45]
- +3V_VGA [16,17,18,19,27]
- +VGCORE [19]
- +1.5V_VGA [16,19,20,21,22,23,47]
- +1.8V_VGA [15,17,19]
- +12VALW [25,34,37,44,45]

PROJECT : LX3/5(Huron River) Quanta Computer Inc.

NB5

Size: Document Number: **GPU CORE(ISL6264)** Rev: 1A

Date: Wednesday, October 13, 2010 Sheet: 42 of 47




(VTT/2A)
+0.75V_DDR_VTT

(3mA)
[5,13,14] DDR_VTTREF


+1.5V +/- 5%
Countinue current:6A
Peak current:12A
OCP minimum 15A

6/9: DB2 del1 PC297, PC298



SG & Discrete Only

+1.0V +/- 5%
Countinue current:1.7A
Peak current:3A



10/13 PV2 EMI request
8/16 PV EMI Request
PV EMI Request

MV EMI Request

- +3V [3,7,8,9,10,11,13,14,18,19,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,45,46,47]
- +VIN [25,31,38,39,41,42,44,45]
- +5VPCU [32,35,38,39,40,41,42,44,45]
- +1.5VSUS [3,5,11,13,14,45]
- +1.0V_VGA [15,17,19]
- +0.75V_DDR_VTT [13,14,45]



| | | | | |
|--|--|---|-----------|--|
| | PROJECT : LX3/5(Huron River) Quanta Computer Inc. | | Rev 1A | |
| | Size Custom | Document Number DDR3 (RT8207) | | |
| | Date: Wednesday, October 13, 2010 Sheet 43 of 47 | | | |

6/28: SI modify footprint

5/12: Mpdify footprint -SMT for layout request

6/30:SI Add

Do Not add test pad on BATDIS_G signal



6/11: DB2 modify for power request

6/9: DB2 modify footprint

Place this cap close to EC


Place this cap close to EC

- +VA [45]
- +VH28 [45]
- +VAD_1 [45]
- +3VPCU [7,8,25,32,34,35,36,37,38,39,40,42,45,47]
- +5VPCU [32,35,38,39,40,41,42,43,45]
- +BATCHG [45]

PROJECT : LX3/5(Huron River) Quanta Computer Inc.

| | | | |
|-----------------------------------|-------------|--------------------------|-----|
| NB5 | Size Custom | Document Number | Rev |
| | | Charger (BQ24704) | 1A |
| Date: Wednesday, October 13, 2010 | | Sheet 44 of 47 | |

- +VA [44]
- +5V [7,8,11,19,25,26,27,29,30,32,34,36,37]
- +VIN [25,31,38,39,41,42,43,44]
- +1.5V [5,11,13,36]
- +1.8V [5,8,11,39]
- +3VS5 [3,7,8,9,10,11]
- +5VSS [11]
- +VH28 [44]
- +VAD_1 [44]
- +3VSUS [32,35,36,42]
- +5VSUS [25,38]
- +3VPCU [7,8,25,32,34,35,36,37,38,39,40,42,44,47]
- +5VPCU [32,35,38,39,40,41,42,43,44]
- +12VALW [25,34,37,42,44]
- +BATCHG [44]
- +1.5VSS [3,5,11,13,14,43]
- +3VLNVCC [33]
- +0.75V_DDR_VTT [13,14,43]



4/20 Del C982,C992 for dummy net

PV EMI Request

5/13: reserve

6/29: SI add for EMI

7/1 : SI add for EMI


8/16 : PV add for EMI

5/3: modify for leakage



PROJECT : LX3/5(Huron River) Quanta Computer Inc.


| | | |
|-----------------------------------|--|----------------|
| Size Custom | Document Number Dis-charge IC (P2806) | Rev 1A |
| Date: Wednesday, October 13, 2010 | | Sheet 45 of 47 |



| Vender | Size | P/N |
|---------|-------|------------------------------|
| EON | 128KB | |
| | 512KB | AKE37ZN0Q01 (EN25F40-100HIP) |
| Winbond | 128KB | AKE35FN0N00 (W25X10BVSNIG) |
| | 512KB | AKE37FN0N01 (W25X40BVSSIG) |
| Socket | | DG008000031 |

PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

| | | | |
|--|-----------------|------|--------|
| Size Custom | Document Number | IMON | Rev 1A |
| Date: Wednesday, October 13, 2010 Sheet 46 of 47 | | | |



www.s-manuals.com