


R63 INTEL SYSTEM DIAGRAM












01

+3V/+5V S5
PG.36
+1.05V
PG.37
CPU Core
PG.40-41
DDR3L
PG.38
Charge
PG.35
Dis-Charge
PG.39
+VGACORE
PG.42
+1.5 VGA
PG.43
+1.0V/+1.8/ +3 VGA
PG.44



Stackup
TOP
GND
IN1
IN2
VCC
BOT

	PROJECT : R63 Quanta Computer Inc.	
	Size Custom Document Number BLOCK DIAGRAM	Rev 1A
Date: Friday, December 21, 2012 Sheet 1 of 44		



PROJECT : R63
Quanta Computer Inc.





Size Custom Document Number SNB 1/4 (PCIE&DMI&FDI) Rev 1A

Date: Friday, December 21, 2012 Sheet 2 of 44

Haswell Processor (DDR3)

U24C

U24D




DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

RUSD_V10 must be grounded

RUSD_R10 must be grounded



PROJECT : R63
Quanta Computer Inc.



Size Custom Document Number **SNB 2/4 (DDR3 I/F)** Rev 1A

Date: Friday, December 21, 2012 Sheet 3 of 44




Haswell Processor (POWER)

VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity

+VCCIOA_OUT	2	4.0
+VCCIO_OUT	2	4.0
+VCCIO_PCH	10	
+1.5V	6,7,8,10,28,34,38,44	
+1.35V_CPU	2,3,12,13,38	
+1.05V	2,9,10,11,31,34,37	
+VCC_CORE	40,41	
+VCCST	2	
+1.35VSUS	2,3,12,13,38	




4/30: DG 498550
Haswell PWR_DEBUG requires a 150-ohm pull-up resistor to Core when routed to XDP




PROJECT : R63
Quanta Computer Inc.

NB5

Size Custom	Document Number SNB 3/4 (POWER)	Rev 1A
Date: Friday, December 21, 2012	Sheet 4	of 44





VCC Output Decoupling Recommendations		
470uFx4	7343	TOP socket side
22uFx8	0805	4 on TOP, 4 on BOT near socket edge
22uFx11	0805	TOP, inside socket cavity
10uFx11	0805	BOT, inside socket cavity



HSW_RPGA_EDS_PGA

Haswell Processor (GND)


Haswell Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xRESETB de assertion	PEG wait for BIOS training



CFG[3] (PHYSICAL_DEBUG_ENABLED (DFX PRIVACY))
 0 Enable; SET DFX_ENABLED BIT IN DEBUG
 1, Disable;

CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PROJECT : R63
Quanta Computer Inc.

Size Custom Document Number **SNB 4/4 (GND)** Rev 1A



Date: Friday, December 21, 2012 Sheet 5 of 44

Lynx Point (DMI, FDI, PM)




Lynx Point (DDI)

U33C





U33D



PD Res place close to PCH
PCH to Res routing 37.5ohm Impedance.
Res to connector filter routing 50ohm Impedance.



- +3V_DEEP_SUS 7,8,9,10,39
- +3V_RTC 7,10,11
- +1.05V 2,4,9,10,11,31,34,37
- +3VPCU 4,7,9,11,25,31,32,34,35,36
- +3VS5 2,7,9,10,34,36,38,39,42,44
- +3V 2,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44
- +5V 7,23,26,28,29,32,33,34,39




On Die DSW VR Enable
 High = Enable (Default)
 Low = Disable

PROJECT : R63
Quanta Computer Inc.




NB5

Size Custom Document Number PCH 1/6 (DMI/FDI/VIDEO) Rev 1A
 Date: Monday, December 24, 2012 Sheet 6 of 44

Lynx Point (HDA, JTAG, SATA)




- +1.05V 2,4,9,10,11,31,34,37
- +3V_RTC 6,10,11
- +3VPCU 4,9,11,25,31,32,34,35,36
- +3V 2,6,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44
- +3V_DEEP_SUS 6,8,9,10,39
- +3V55 2,8,9,10,34,36,38,39,42,44
- +5V 23,28,29,32,33,34,39
- +3V_RTC_0 11



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R569 *1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (Int PU)	R563 *1K 4 PCH_GNT3# 8
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Disable 1 = Enable	PCH_INVRMEN R389 *330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R680 *10 4 +3V
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	R613 *1K 4 BBS_BIT0 8
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R390 *1K 4 BBS_BIT1 8
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.5V (weak pull-down) 1 = Support by 1.5V	+VCC_HDA_IO R684 *1K 4 ACZ_SYNC 12/13: PV modify
HDA_SDO	Flash Descriptor Security	PWROK	0 = Security Effect (Int PD) 1 = Can be Overriden	31 GPIO33_E ACZ_SDOUD R693 *1K 4 +VCC_HDA_IO
GPIO8	RSVD	RSMRST#	Internal PU	R621 *1K 4 BT_OFF# 9,34
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Int PU)	R571 *1K 4 PLL_ODVR_EN 9
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R374 *1K 4 +3V
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	R564 *1K 4 PCH_SUSCLK 6,31



Vender	Size	P/N
EON	4MB	AKE392N00Q3 EON EN25QH32-104HIP
AMIC	4MB	AKE392N0800 AMIC A25QE32M-F (QE)
Socket		DFHS08FS023

10/18: Del R350, R344





PROJECT : R63
Quanta Computer Inc.

Size Custom Document Number PCH 2/6 (SATA/HDA/SPI) Rev 1A
Date: Monday, December 24, 2012 Sheet 7 of 44


PCI/USBOC# Pull-up(CLG)

Lynx Point (PCI,USB,NVRAM)





Lynx Point (PCI-E,SMBUS,CLK)







PLTRST#(CLG)







PEG Clock detect (SG only)




SMBus/Pull-up(CLG)



CLK_REQ/Strap Pin(CLG)




SMBus/Pull-up(CLG)




PROJECT : R63
Quanta Computer Inc.
NB5
Size Custom
Document Number PCH 3/6 (PCIE/USB/CLK)
Date: Monday, December 24, 2012
Sheet 8 of 44
Rev 1A


Lynx Point (GPIO,VSS_NCTF,RSVD)




Clock Gen Power OK (CLG)




PCH MISC PU / PD



GPIO Pull-up/Pull-down(CLG)





MFG-TEST



Swap GPIO




GPIO27
With Intel LAN:
Connect to LANWAKE# pin on the LAN
Without Intel LAN:
Used to wake event from DSx








BOARD ID SETTING

Model	BOARD_ID5	BOARD_ID4	BOARD_ID2	BOARD_ID1	BOARD_ID0
DB R63 UMA			0	0	0
DB R63 DIS			0	0	1
SI R63 UMA			0	0	0
SI R63 DIS			0	0	1
PV R63 UMA			1	0	0
PV R63 DIS			1	0	1




Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable




PROJECT : R63
Quanta Computer Inc.

Size Custom Document Number PCH 4/6 (GPIO/MISC) Rev 1A
Date: Monday, December 24, 2012 Sheet 9 of 44


Lynx Point (POWER)




Lynx Point (POWER)



for HP




If have power noise issue then stuff it.





PCH VCCIO Power


PCH band gap Power



PCH VCCSUS




PCH DS3 PWR




11/01: pre PV modify for DS3 function



Lynx Point (GND)




Lynx Point (GND)



	U36 P/N
UMA	AL3NB244000
DIS	AL000314000

Green CLK Circuitry




PROJECT : R63
Quanta Computer Inc.

NB5




Size Custom Document Number PCH 0/6 (GND) Rev 1A

Date: Monday, December 24, 2012 Sheet 11 of 44



for HP








- +SMDDR_VREF_DIMM 13
- +VREF_CA_CPU 3
- +0.75V_DDR_VTT 13,38,39
- +1.35VSUS 2,3,4,13,38
- +3V 2,6,7,8,9,10,13,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44



PROJECT : R63
Quanta Computer Inc.

NB5

Size Custom	Document Number	Rev 1A
	DDR3 DIMM0-RVS (5.2H)	
Date: Friday, December 21, 2012	Sheet 12	of 44




PROJECT : R63
Quanta Computer Inc.


NB5


Size Custom Document Number **DDR3 DIMM1-RVS (9.2H)** Rev 1A

Date: Friday, December 21, 2012 Sheet 13 of 44




2,6,7,8,9,10,12,13,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44 +3V
 16,18,19,44 +1.0V_VGA

 NB5	PROJECT : R63 Quanta Computer Inc.	
	Size Custom Document Number THAMES_PCIE_Interface	Rev 1A
	Date: Friday, December 21, 2012 Sheet 14 of 44	



- MLPS Implementation**
- Connect GPIO_28 to 10K pulldown to enable MLPS
 - If any of PS_0/1/2/3 is not used, leave "no connect"
 - R_pu, R_pd and C must be properly populated per tables below
 - Place MLPS circuit components as close to the ASIC as possible
 - Total DC resistance of traces between C and ground should be less than 2 ohms
 - Total capacitance of traces between C and ground should be less than 100pF. Resistors should be of +/- 1% tolerance



Capacitor Lookup Table

C (nF)	0th(5A)
680	00
82	01
10	10
NC	11

Resistor Divider Lookup Table

R_pu (Ohm)	R_pd (Ohm)	0th(3,2,1)
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3340	5630	101
3400	10000	110
4750	NC	111

PS_0[3:1]	romidfg(2:0)	Memory aperture size or ROM type select: If bios_rom_en = 0, romidfg(2:0) define memory aperture size If bios_rom_en = 1, romidfg(2:0) define ROM type	xxx	gpio_13 gpio_11
PS_0[4]	n/a	Reserved	1	genk_vaync
PS_1[1]	bf_gen3_en_a	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	bf_ck_pm_en	PCIe CK PM capability: 1 = CLKREQ supported	x	gpio_8
PS_1[3]	n/a	Reserved		genk_clk
PS_1[4]	ts_pwm_en	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_0
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_2[1]	n/a	Reserved		n/a
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable the GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[5]	aud_port_cp[2]	3-bit field indicating number of audio-capable display outputs	xxx	n/a
PS_3[4]	aud_port_cp[1]			
PS_3[5]	aud_port_cp[0]			

BITS => BIT1


PS0 => 11001

PS1 => 00001

PS2 => 00000

PS3 => 11000

VENDOR	R231	R232
HYNIX 2G	NA	4.75K
MICRON 2G	8.45K	2K
SAM 2G	4.53K	2K
HYNIX 1G	6.98K	4.99K
MICRON 1G	4.53K	4.99K
SAM 1G	3.24K	5.62K



For Mars / Sun:NC pin
AL30, AM30, AL29, AM29, AN21, AM21, AK30, AK29

For Sun Only :NC pin
AL27, AM27, AM20, AN20, AM26, AM26, AL19, , AM19, AJ30, AJ31

PS3[BIT3-0] => BIT1	ID	Memory Type	Configuration	PN	Channel Size
000	0				
001	1				
010	2				
011	3				
100	4				
101	5				




PROJECT : R63
Quanta Computer Inc.




Site Custom Document Number
THAMES_Main & GND

Date: Friday, December 21, 2012 15:08:15 of 44

Po Mars/ Sun
Change La, Lb
Bead to 0 ohm



Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not spread since internal spreading is used.)






AG22 is nc pin



PROJECT : R63
Quanta Computer Inc.

Size: Custom | Document Number: THAMES_XTAL | Rev: 1A

Date: Friday, December 21, 2012 | Sheet: 16 of 44



Thems : stuff Ra=> disable MLPS , support GPIO only
 Mars : stuff Rb=> enable MLPS, support MLPS only


Memory Aperture size


GPIO9 BIOSROM	GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0	
0	128M	0	0	+VGA_CORE
0	256M	0	1	+VGA_CORE
0	64M	0	0	+1.5V_VGA
0	32M	0	1	+1.5V_VGA
0	512M	1	0	+3.3V_Delay
0	1G	1	0	+1.8V_VGA
0	2G	1	1	+1.8V_VGA
0	4G	1	1	

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled (for multi-GPU) 1: VGA controller capacity disabled	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512kbit M25P05A (STD) 101 - 1Mbit M25P10A (STD) 101 - 1Mbit M25P20 (STD) 101 - 4Mbit M25P40 (STD) 101 - 8Mbit M25P80 (STD) 100 - 512kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYN0	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

Power Up/Down Sequence







Support BACO Mode

Note1. No BACO Support :BIF_VDDC shorts with VDDC (Install Ra)

PX_EN = 0, for Normal Operation
PX_EN = 1, for BACO MODE





2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)

	PROJECT : R63 Quanta Computer Inc.		
	Site Custom	Document Number THAMES_Power & BACO	Rev 1A
	Date: Friday, December 21, 2012 Sheet 18 of 44		
	Date: Friday, December 21, 2012 Sheet 18 of 44		




PROJECT : R63
Quanta Computer Inc.


Size Custom	Document Number THAMES_DP Powers	Rev 1A
Date: Friday, December 21, 2012 Sheet 19 of 44		




CHANNEL A: 256MB/512MB DDR3







for HP










CHANNEL B: 256MB/512MB DDR3



CRT PORT



HOLE



10/17: SI modify add H25








11/30: Pre PV modify add H26

12/13: PV modify H26 Del gnd



PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number CRT,Hole	Rev 1A
Date: Friday, December 21, 2012	Sheet 23 of 44	





SWR MODE	LDO MODE
Stuff L8	Stuff R86

PROJECT : R63
Quanta Computer Inc.














Size Custom Document Number **RTD2136** Rev 1A

Date: Friday, December 21, 2012 Sheet 24 of 44


LID Switch




12/17: PV modify pn for 0.85 height




EMI request



close to HDMI conn




Close to HDMI Connector






10/14: SI for EMI request


C TX2_HDMI+	R292	120F_4	C TX2_HDMI-
C TX1_HDMI+	R276	120F_4	C TX1_HDMI-
C TX0_HDMI+	R284	120F_4	C TX0_HDMI-
C TXC_HDMI+	R266	120F_4	C TXC_HDMI-



8/31: Intel suggestion



8 CLK_PCIE_REQ2# CLK_PCIE_REQ2# R448 *0.4/S CLK_PCIE_REQ2# R



SP1	SD D1	
SP2	SD D0	MS D1
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS_CLK
SP7	SD WP	MS_BS

Share Pin

Zdiff = 100 ohm
 8 CLK_PCIE_CARDP
 8 CLK_PCIE_CARDN
 8 PCIE_RXP3_CARD
 8 PCIE_RXN3_CARD

Close to chip pin

Please add 9 GND VIAs connection with thermal PAD

R357 need colse to Chip

Close to chip pin


8/21 DB Modify

RTS5227 AV12 R7R4 *0.4/S RTS5227 DV12S

12/13: PV modify


SD D0	C596	5.6P/16V 4
SD D1	C586	5.6P/16V 4
SD D2	C610	5.6P/16V 4
SD D3	C605	5.6P/16V 4

SD / MMC CARD READER



Change footprint to sdcard-psdbtc-09glbs1nn4h3-11p

CLOSE CONN















2,6,7,9,10,34,36,38,39,42,44 +3V5
 2,6,7,8,9,10,12,13,14,23,24,25,26,28,29,30,31,32,33,34,39,40,42,44 +3V
 +3VCARD











PROJECT : R63
 Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
RTS5229 & CR SOCKET		
Date: Friday, December 21, 2012	Sheet 27 of 44	





Keep L_SPK+/-, and R_SPK+/- trace width 40 mil least






for COMBO JACK



2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,30,31,32,33,34,39,40,42,44, 11,30,39




Green Clk

10/18: SI modify

For GbE
 * Place Cc,Cd,Ce,Cf close to each VDD10 pin-- 3, 22, 8, 30

For 10/100 NA Ce,Cf
 * Place Ce, Cf close to each VDD10 pin-- 8, 30 only.




For GbE
 Stuff La, Ca, Cb

For 10/100
 NA: La, Ca, Cb
 STUFF : Ra, Ce


For GbE
 * Place Cf close to each VDD10 pin-- 22 (reserve)

For 10/100
 * Place Cg close to each VDD10 pin-- 30 (reserve)



For 10/100
 * Stuff Cb and Ce only, close to each VDD33 pin-- 23, 32

For GIGA
 * Stuff Ca and Cb only, close to each VDD33 pin-- 11, 32




* Place Cc and Cd close to each VDD33 pin-- 23

For GIGA
 Stuff Cc, Cd

For 10/100
 NA: Cc, Cd

Remove For Not Using SWR mode

For 10/100 only




For GIGA

BOT:GST5009B LF,DBOZ06LAN00
 FCE :NS892407 ,DBOLL1LAN00


For 10/100

BOT: TST1284R LF DBOEL5LAN00
 FCE :NS892408 ,DBOEF7LAN01



FOR GIGA: 8161GSH: AL008161004
 FOR 10/100 : 8166EH: AL008166001


LAN conn Right SIDE USBX1











PROJECT : R63
Quanta Computer Inc.

Size: Custom Document Number: **RTL 8105E/RJ45** Rev: 1A

Date: Friday, December 21, 2012 Sheet: 30 of 44








PROJECT : R63
Quanta Computer Inc.

NB5






Size Custom Document Number EC (KB3940 A1)/ROM Rev 1A
Date: Friday, December 21, 2012 Sheet 31 of 44




KEYBOARD Con.






KEYBOARD PULL-UP



POWER BOTTON CONNECT



TOUCH PAD Con.




PROJECT : R63
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
	LED/KB/SW/TP	

Date: Friday, December 21, 2012 | Sheet 32 of 44




CPU FAN



SATA HDD CONNECTOR



SATA ODD CONNECTOR




2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,34,39,40,42,44
 4,7,9,11,25,31,32,34,35,36
 7,23,26,28,29,32,34,39
 35,39,44

+3V
 +3VPCU
 +5V
 +12VALW


PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number HDD/ODD/FAN	Rev 1A
Date: Friday, December 21, 2012	Sheet 33 of 44	

Mini PCI-E Card 1 WLAN



Accelerometer Sensor




PROJECT : R63
Quanta Computer Inc.

Size	Document Number	Rev
Custom	MINI PCI-E CONN & G-sensor	1A
Date: Friday, December 21, 2012 Sheet 34 of 44		

DC/DC +3VS5/+5VS5


+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCp minimum:7.5A

+3VS5 2,6,7,9,10,34,38,39,42,44
 +5VS5 23,28,30,34,37,38,39,40,41,42,43,44





+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCp minimum:7.5A


Reserve for NB670 5V version.



Reserve for NB670 5V version.




 <p>NB5</p>	<p>PROJECT : R63 Quanta Computer Inc.</p>		<p>Rev 1A</p>
	<p>Size Custom</p>	<p>Document Number 3/5VPCU(RT8243A)</p>	




+1.05V Volt +/- 5%
Countinue current:4A
Peak current:7.7A
OCp minimum:9A

□ +1.05V 2,4,9,10,11,31,34

 NB5	PROJECT : R63 Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number 1.05V(RT8228BZ)	

+1.35VSUS 2,3,4,12,13
+1.5V 6,7,8,10,28,34,44


+1.35V +/- 5%
Countinue current:6A/8A
Peak current:10A/12A
OCP minimum:12A/15A



Location	Value	P/N	OCP
DQ	AON7702A	BAM77020001	12A
	AON7202	BAM72020001	15A


Location	Value	P/N	OCP
DR	120K	CS41202FB17	12A
	76.8K	CS37682FB00	15A

+1.5V +/- 5%
Countinue current:0.3A
Peak current:0.75A
OCP current:1.2A



PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number DDR3L(APW8819)	Rev 1A
Date: Friday, December 21, 2012 Sheet 38 of 44		




- +5V 7,23,26,28,29,32,33,34
- +VIN 25,34,35,36,37,38,40,42,43,44
- +1.5V 6,7,8,10,28,34,38,44
- +3VS5 2,6,7,9,10,34,36,38,42,44
- +5VS5 23,29,30,34,36,37,38,40,41,42,43,44
- +VH28 35
- +VAD 35
- +3VSUS 32
- +12VALW 33,35,44
- +3VLAVCC 11,30
- +0.75V_DDR_VTT 12,13,38

for touchpad reserve
+3V_DEEP_SUS



PROJECT : R63
Quanta Computer Inc.


Size Custom	Document Number Dis-charge IC (G5934)	Rev 1A
Date: Friday, December 21, 2012	Sheet 39	of 44




CPU	Re	PR18
37W	9.09K	CS29092FB27
47W	14.7K	CS31472FB14

PUT COLSE TO VCORE Phase 1 Inductor

Dummy Rc For 2 phase



Dummy Ra and Ca For 2 phase



POP Rb for 2 phase




CPU	Rd	PR14
37W	43.2K	CS34322FB00
47W	66.5K	CS36652FB16

SV 37W CPU
VID1=1.8V
IccMax=55A
Icc_Dyn=35A
R_TDC=26A
R_LL=1.5m ohm
OCP=60A

For 37W CPU ; PC128 Placed 330uF 9 mohm
For 47W CPU ; PC128 Placed 560uF 4.5 mohm

CPU	PC128
37W	CH733RY8802
47W	CH756RM8802




PUT COLSE TO VCORE HOT SPOT

CPU	Ra	Ca	Rb	Rc	Rd	Re		
37W	Dummy	Dummy	POP	Dummy	CS34322FB00	CS29092FB27	CH733RY8802	Dummy Page 41
47W	POP	POP	Dummy	POP	CS36652FB16	CS31472FB14	CH756RM8802	POP Page 41
R63 Location	PR10	PC6	PR4	PR8	PR14	PR18	PC128	

PROJECT : R63
Quanta Computer Inc.


Size Custom	Document Number CPUCORE (NCP81103)	Rev 1A
Date/Iden/ December 21, 2012 Sheet 40 of 44		



XE 47W CPU
 VID1=1.8V
 IccMax=85A
 Icc_Dyn=60A
 Icc_TDC=33A
 R_LL=1.5m ohm
 OCP=95A

For 37W CPU
 Dummy these components

+VCC_CORE 4,40

 NB5	PROJECT : R63 Quanta Computer Inc.	
	Size Custom Document Number NCP81151	Rev 1A
Datasheet, December 21, 2012 Sheet 41 of 44		

VGA Core

+VGA_CORE 18,34,44

42

GPIO10 GPIO12 GPIO16 GPIO20 GPIO15 Mars XT

PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	1	0	0.875V
1	1	0	1	1	0.825V
1	1	1	0	0.800V	

Default


GPIO12 GPIO16 GPIO15 Thames XT

PWRCNTL4	PWRCNTL3	PWRCNTL1	V-CORE
0	1	0	1.0V
1	0	0	0.9V
1	0	1	0.875V

Default

Mars (25W)


+VGA_CORE
 Continue current: 25A
 Peak current: 30A
 OCP minimum: 33A
 L-L=0mV/A




PROJECT : R63
 Quanta Computer Inc.

Size Custom	Document Number +VGACORE NCP3218G	Rev 1A
Date: Friday, December 21, 2012	Sheet 42 of 44	


+1.5V Volt +/- 5%
Countinue current:6A
Peak current:8A
OCP minimum:12A





 NB5	PROJECT : R63 Quanta Computer Inc.		Size Custom	Document Number +VGA POWER	Rev A
	Date: Friday, December 21, 2012	Sheet 43 of 44			

VGA TYPE	R2 Value	P/N	1.0V_VGA
Thems	10K	CS31002FB26	1.0V
MARS	11.3K	CS31132FB07	0.95V


+0.95V +/- 3%
Countinue current:2A
Peak current:3A
OCp minimum:4A



1.8V +/- 3%
Countinue current:2A
Peak current:3A
OCp minimum:4A



- +1.8V_VGA 11,15,16,18,19
- +1.0V_VGA 14,16,18,19
- +3V_VGA 14,18



PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number +VGA CORE (RT8208/1.8V)	Rev 1A
Date Friday, December 21, 2012	Sheet 44	of 44

www.s-manuals.com