





ZE7 Block Diagram (Intel Cedar Trail-M Platform)





FSC	FSB	Frequency
0	0	133MHz
0	1	166MHz
1	1	200MHz
1	0	100MHz <20100720_Sam> Keep 100MHz as default.

FSC: R289, *10KJ_4. **FSB**: R259, *10KJ_4. Note: R317, R318, *10KJ_4.



Quanta Computer Inc.
PROJECT : ZE7

Size	Document Number	Rev
	CLOCK GENERATOR	1B
Date:	Wednesday, November 02, 2011	Sheet 2 of 40






Quanta Computer Inc.

PROJECT : ZE7


Size	Document Number	Rev
	Reserved	1B
Date:	Wednesday, November 02, 2011	Sheet 3 of 40

Populate rules: populate SODIMM1 first
 Strictly follow the mapping between clock/control signal groups and SODIMMs, as well as SMB address. Other configurations/mappings will not be supported by MRC





DESIGN NOTE: ADDRESS-(A2)H



Place these Caps near DIMM0



<20100827> Add by DG request




Quanta Computer Inc.
PROJECT : ZE7
DDRIII SO-DIMM-0



Size	Document Number	Rev
		1B

Date: Wednesday, November 02, 2011 Sheet 4 of 40

HDMI: 7.5", 4 via, 1.65 Gbps
Level Shifter For HDMI



eDP: 7", 3 via, 2.7Gbps




LAYOUT NOTE: PLACE THESE THREE RESISTORS CLOSE TO PIN



<20110110> DPL_REFSSCCLK is used to drive internal registers and logics of the display interface and therefore needs to be present at all times.

<20100818_Jerry> If you implement XDP, you need the PU 2.2K

<20110610> Remove PU resistor for Intel update.
<20110630> Stuff R38/ R39 PU resistor. Intel will fixed EDID issue by VGA driver and vbios




LCD Panel Power (LDS)




<20101109> Add C354 to follow CRB v0.7

LCD Panel Backlight (LDS)



For HDMI deep color mode support (HDM)




LAYOUT NOTE: PLACE CLOSE TO PIN


2nd source: BG627000289 (ZYG)

THERMAL SENSOR (THM)


<20110414> Unstuff Thermal Sensor and related circuit.




ALERT# Pull Up Value	Alert temperature point
2K ohm	75 degree
7.5K ohm	90 degree
10.5K ohm	100 degree
14K ohm	105 degree
18.7K ohm	110 degree



125 Degree Protection(CPU)




CPU FAN CTRL(THM)



Quanta Computer Inc.
PROJECT : ZE7

Size	Document Number	Rev
	Cedarview Miscellaneous	1B
Date:	Wednesday, November 02, 2011	Sheet 6 of 40

Cedar View (CPU)




<20100810_Jerry> Please refer to Cedar Trail CPET HW section(#454349), it is to implement Deep Standby. And please waiting the whitepaper for implementation detail.


<20100817_Jerry> DELAY_VR_PWRGOOD on CDV should be connected to the XDP_PWRGOOD because the SV folks expressed a preference on using PWRKOK over PWRGOOD for CDV. This has changed from PNV to CDV.

<20110520> Change 12.1K to 121ohm to follow CRBv1.5
<20110520> Change 10K to 100ohm to follow CRBv1.5


<20100811_Jerry> R485 please follow CRB schematic. (274ohm)



DRAM Reset (CPU)




<20110727> Connect DDRAM_PWRKOK between CDV and RT8207L to meet JEDEC timing spec



Quanta Computer Inc.
PROJECT : ZE7
CedarView DDR


Size	Document Number	Rev
		1B

Date: Wednesday, November 02, 2011 Sheet 8 of 40



<20110222> ES2 CPU DMI will change from x4 to x2

- LAN
- WLAN
- Card Reader
- Media Processor




<20110630> No support PCI-e in 3G card


<Layout note>
Close to pin within 500mil





- SYSTEM (Right Down)
- SYSTEM (Right Up)
- CCD
- SYSTEM (Left/ USB Charger)
- SIM
- 3G
- BT
- WLAN



<Layout note>
Close to pin within 200mil ; keep away from CLK/High speed signals




 Quanta Computer Inc. PROJECT : ZE7		Size	Document Number	Rev	
				1B	
Tiger Point DMI/PCIE/USB					
Date:	Wednesday, November 02, 2011	Sheet	10	of	40



SATA HDD

<Layout note>
Close to pin within 500mil



<20100811_Jerry> Please follow CRB schematic (8.2K)

<20100811_Jerry> CDV doesn't support A20M, please follow CRB to have a 1K pull up at the moment.

<20110516> Reserve 1K PU to +1.05V for C6-state

<20100813_Jerry> Update for the IGNNE#, please no stuff the resistor and follow CRB's circuit first.


<20110607_C-stage> Stuff 1K to follow CRB V1.5

<20100811_Jerry> you can follow PDG for the pull up resistor value and tolerance requirement. CRB is more strictly.

<20100811_Jerry> for Thermtrip#, please use 60 ohms +/-5% pull up.

Quanta Computer Inc.
PROJECT : ZE7

Size	Document Number	Rev
	Tiger Point Sata/Host	1B
Date:	Wednesday, November 02, 2011	Sheet 11 of 40



<20101104> Reserve R389(PCH_GPIO22 PD) for 27MHz or 96MHz choosing, need vBIOS support
 Pull up --> for 27MHz
 Pull down --> for 96MHz

<20090601(A1A)_Checklist Rev.0.7>
 Strap1#/strap2#: signals have weak internal pull-ups

ICH Boot BIOS select


PCH_GPIO17 (INT PU)	PCH_GPIO48 (INT PU)	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (CURRENTLY USE)

A16 SWAP Override strap

PCH_A16WP (INT PU)	Low = A16 swap override enabled High = Default
--------------------	---


PCI_GNT#2	Internal PU Should not be PD
-----------	---------------------------------

IRQ	Description
PIRQA	USB UHCI Controller #1, #4
PIRQB	AC'97 Codec; option for SMBUS
PIRQC	USB UH Controller #3; SATA/IDE Native Mode
PIRQD	USB UHCI Controller #2
PIRQE	Internal LAN; Option for SCI, TCO, HPET#0,1,2
PIRQF	Option for SCI, TCO, HPET#0,1,2
PIRQG	Option for SCI, TCO, HPET#0,1,2
PIRQH	USB EHCI Controller; Option for SCI, TCO, HPET#0,1,2




Quanta Computer Inc.
PROJECT : ZE7


Size	Document Number	Date: Wednesday, November 02, 2011	Sheet 12 of 40	Rev 1B
TigerPoint PCI				




TPT Power OK (CLG)




Platform Reset (CLG)




RTC (RTC)



Clock GEN I2C Level Shift



Mother Board ID (CLG)



ACZ_SDOUT (INT PD)	ACZ_SYNC (INT PD)	Description
0	0	* 4 x 1s
1	0	Reserved
0	1	Reserved
1	1	1 x 4s(1 port/4 lanes)


INTVRMEN	Description
1	Enable internal VccSus1_5 VRM (default)
0	Disable

Quanta Computer Inc.
PROJECT : ZE7

Size: Document Number: **TPT ACZ/GPIO/RTC** Rev: 1B
 Date: Wednesday, November 16, 2011 Sheet: 13 of 40

Tiger Point (CLG)


<Layout note>
Place 0402 caps close to ball
Place 0603/0805 caps close to ICH





Tiger Point

Quanta Computer Inc.
PROJECT : ZE7


Size	Document Number	Rev
	TigerPoint Power	1B
Date:	Wednesday, November 02, 2011	Sheet 14 of 40



 Quanta Computer Inc. PROJECT : ZE7		Rev
		1B
TigerPoint GND		
Date:	Wednesday, November 02, 2011	Sheet 15 of 40




1	GND	11	+1.5VSUS	21	HWPG
2	NBSWON#	12	MAINON	22	ECPWROK
3	S5_ON	13	+5V	23	TPT_PWROK
4	+5V_S5	14	+1.5V	24	H_PWRGD
5	+3V_S5	15	+1.05V	25	PLTRST#
6	RSMRST#	16	HWPG_1.05V	26	RESERVE
7	DNBSWON#	17	VRON	27	RESERVE
8	SUSC#	18	+VCC_CORE	28	RESERVE
9	SUSB#	19	+3.3V_PRIME	29	RESERVE
10	SUSON	20	+1.8V	30	RESERVE

		Quanta Computer Inc.	
		PROJECT : ZE7	
Size	Document Number	Cedarview XDP	Rev 1B
Date:	Wednesday, November 02, 2011	Sheet 16 of 40	

HDMI (HDM)


Level Shifter motherboard topology for max data rate of 1.65Gb/s

Close to HDMI connector





<20100115(B2A)>
Add fuse to meet IEC 60950-1
2nd certification and.

<20100101> Change from 100K to 1M ohm (follow DGO.7)




<20101209> Change to DFHS19FR015 by ME design change



SDVO I2C Control (HDM)


<20100909_Jennifer> Change R500/ R502
from 1.5k to 2.2k to follow CRB.



The DDC signals are rated at 5V at connector. The passgate can also be used to protect against back-power when computer is OFF but the display is ON and still pulled up to 5 V.


EMI reserve for HDMI (EMC)

Close to HDMI Connector



ESD Protect (HDM)


Close to HDMI Connector




Quanta Computer Inc.
PROJECT : ZE7

Size	Document Number	HDMI	Rev
			1B
Date:	Wednesday, November 16, 2011	Sheet	17 of 40


HALL IC (HSR)




LCD POWER SWITCH (LDS)




CAMERA POWER (CCD)





LCD MODULE (LDS)



CRT(CRT)





eDP (LDS)




KEYBOARD (KBC)


<20110214(E1A)>
Change CP1~CP6 footprint from 8p4r-0402-smt to 8P4R, for SMT open issue.




BLUETOOTH (BTM)





TOUCH PAD (TPD)



Left Button




Right Button




Quanta Computer Inc.
PROJECT : ZE7

Size	Document Number	Rev
	KB/BT/TP/LED/Power Connector	1B
Date:	Wednesday, November 02, 2011	Sheet 19 of 40


Codec ALC271X (ADO)



EARPHONE (AMP)




MIC (AMP)




Power (ADO)


Demodulation Filter




Mute (ADO)




Internal Speaker (AMP)





GND




Internal Analog MIC (AMP)







Stitching Capacitor (CLG)

For RF Request




For CRT R/G/B Signals






LED/SW (UIF)


PWR LED
SUS LED




PWR indicator




FULL LED
CHG LED




PWR button





3G LED
WLAN LED




HDD LED



		Quanta Computer Inc. PROJECT : ZE7	
		Size: _____ Document Number: _____ Date: Wednesday, November 02, 2011	Rev: 1B SATA HDD/LED/SW Sheet 24 of 40




<20101206> Change to DFHS44FR015 by ME design change




Quanta Computer Inc.
PROJECT : ZE7
 Size Document Number
RTS5209-GR (Card Reader) Rev 1B
 Date: Wednesday, November 02, 2011 8:52:28 AM of 40

HOLE (OTH)


TOP(HDD Hole)



BOT(Thermal Hole)



BOT(Mini-PCle Hole)





LED ESD PAD



TP ESD PAD



 Quanta Computer Inc. PROJECT : ZE7		Size	Document Number	Rev
			EMI/Hole	1B
Date:	Wednesday, November 02, 2011	Sheet	28	of 40




Add ESD diode base on EC FAB suggestion

ISL88731 thermal pad tie to Pin12

Close battery side

Quanta Computer Inc.		
PROJECT : ZE7		
Size	Document Number	Rev
	CHARGER (ISL88731)	1B
Date:	Wednesday, November 16, 2011	Sheet 29 of 40




+5VPCU
 5 Volt +/- 5%
 TDC : 4.858A
 PEAK : 6.5A
 OCP : 8A
 Width : 200mil

+3VPCU
 3 Volt +/- 5%
 TDC : 2.368A
 PEAK : 3.16A
 OCP : 4A
 Width : 100mil

OCP:8A
 $L(\text{ripple current}) = (9-5) \cdot 5 / (2.2 \mu \cdot 0.4 \text{M} \cdot 9) = 2.525\text{A}$
 $I_{ocp} = 8 - (2.525/2) = 6.74\text{A}$
 $V_{th} = 6.74\text{A} \cdot 14\text{m}\Omega = 94.32\text{mV}$
 $R(\text{Ilim}) = (94.32\text{mV} \cdot 10) / 10\mu\text{A} = 94.32\text{K}$

OCP:4A
 $L(\text{ripple current}) = (9-3.3) \cdot 3.3 / (2.2 \mu \cdot 0.5 \text{M} \cdot 9) \sim 1.9\text{A}$
 $I_{ocp} = 4 - (1.9/2) = 3.05\text{A}$
 $V_{th} = 3.05\text{A} \cdot 14\text{m}\Omega = 42.7\text{mV}$
 $R(\text{Ilim}) = (42.7\text{mV} \cdot 10) / 10\mu\text{A} = 42.7\text{K}$




TDC : 0.008A
 PEAK : 0.01A
 Width : 10mil

TDC : 1.858A
 PEAK : 2.477A
 Width : 80mil

TDC : 1.03A
 PEAK : 1.38A
 Width : 50mil


TDC : 0.15A
 PEAK : 0.2A
 Width : 10mil

TDC : 0.94A
 PEAK : 1.25A
 Width : 40mil



Quanta Computer Inc.
PROJECT : ZE7


Size	Document Number	Rev
	SYSTEM 5V/3V (RT8206)	1B
Date:	Wednesday, November 02, 2011	Sheet 30 of 40



VCCGX
TDC : 2.58A
PEAK : 3.44A
OCP : 9A
Width : 120mil

+VCC_CORE
TDC : 3.18A
PEAK : 4.23A
OCP : 10.4A
Width : 160mil
Load-line = -5.9mV/A
for Cedar trial-M

[PWM]





	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Quanta Computer Inc.
PROJECT : ZE7

Size Document Number **DDR 1.5V(TPS51116)** Rev 1B

Date: Wednesday, November 02, 2011 Sheet 32 of 40


[PWM]






+1.05V
 1.05 Volt +/- 5%
 TDC : 1.36A
 PEAK : 1.82A
 OCP : 5A
 Width : 60mil

$TON = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$
 $Frequency = V_{out} / (V_{in} * TON)$
 $TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$



AON7702 $R_{dson} = 11 \sim 14m\Omega$
L(ripple current)
 $= (19 - 1.05) * 1.05 / (2.2u * 272k * 19)$
 $\sim 1.658A$
 $R_{th} = 14m * (5 - 0.829) / 20uA$
RILIM = 2.92Kohm




 Quanta Computer Inc. PROJECT : ZE7		Size	Document Number	Rev	
		+1.05V(UP6111AQDD)		1B	
Date:	Wednesday, November 02, 2011	Sheet	33	of	40



+1.8V
1.8Volt +/- 5%
TDC : 0.113A
PEAK : 0.151A
Width : 20mil




For +3V_PRIME




Thermal Protection (DCD)

Thermal protection temperature = 70C


<20111018>
Change PR112 from CS22212FB11 to CS21502FB14,
for change M/B from 60°C to 70°C




 Quanta Computer Inc. PROJECT : ZE7		Rev
		1B
Size	Document Number	
Thermal protect		
Date:	Wednesday, November 02, 2011	Sheet 35 of 40

BOM Structure

	Function	Description	
3G	3G@	w/ 3G module	stuff 3G@
		w/o 3G module	unstuff 3G@
BT	BT@	w/ BT module	stuff BT@
		w/o BT module	unstuff BT@
LVDS/EDP	LVDS@	w/ LVDS (default)	stuff LVDS@ L38: CV+1003JN01 (0.1UH) C334: CH5102K9B06 (1UF)
	EDP@	w/ EDP	stuff EDP@ L38: CS00003J951 (0ohm) C334:CS00002JB38 (0ohm)
PLL Power	1.5VPLL@	w/ 1.5VPLL (default)	stuff 1.5VPLL@
	1.05VPLL@	w/ 1.05VPLL	stuff 1.05VPLL@





*Note: EC will sampling SUSB# & SUSC# every 5ms.

ICH SMBUS Table

	CLK GEN	RAM	*Mini Card (WLAN)	*XDP
(SMB_DATA)/(SMB_CLK) (+3V_S5)	V	V	V	V
Power Plane	+3V	+3V	+3V	+3V
MOS CKT (Level shift)	Stuff	Stuff	Stuff	Stuff


*=Reserve

EC SMBUS Table

	Battery	CPU Thermal Sensor	GFX Thermal Sensor
EC791 SDA1 / SCL1 (+3VPCU)	V		
EC791 SDA2 / SCL2			
EC791 SDA3 / SCL3			
Power Plane	+3VPCU		
MOS CKT (Level shift)	X		

SLP_S3#(SUSB#):
S3 Sleep Power plane control Assertion of SLP_S3# shuts off power to non-critical components when system transitions to S3, S4, or S5 states.

SLP_S4#(SUSC#):
S4 Sleep Power plane control - Assertion of SLP_S4# shuts power off to non-critical components when system transitions to S4 or S5 state.



For Power Down Sequence

www.s-manuals.com