



Cathedral Peak II Block Diagram

Project code: 91.4K801.001
 PCB P/N : 48.4K801.0SB
 REVISION : 08219-SB



SYSTEM DC/DC TPS51125		35
INPUTS	OUTPUTS	
DCBATOUT	5V_S5	3D3V_S5
SYSTEM DC/DC TPS51124		
37		
INPUTS	OUTPUTS	
DCBATOUT	1D05V_S0	1D8V_S3
RT9026		
36		
1D8V_S3	DDR_VREF_S0	DDR_VREF_S3
RT9018A		
36		
1D8V_S3	1D5V_S0	
CFXCORE DC/DC ISL6263		
38		
INPUTS	OUTPUTS	
DCBATOUT	VGFXCORE	0.7~1.25V
CPU DC/DC ISL6266A		
34		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE_S0	0.35~1.5V
CHARGER BQ24745		
39		
INPUTS	OUTPUTS	
DCBATOUT	BT+	DCBATOUT

Launch Board
LED Board
16

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size A3	Document Number Cathedral Peak II	Rev SB
Date: Friday, June 20, 2008	Sheet 1 of 43	

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high, the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS LPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/IHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


PCIe Routing

LANE1	LAN MARVELL 88E8071
LANE2	MiniCard WLAN
LANE3	NC
LANE4	NC
LANE5	NewCard
LANE6	NC

USB Table

USB	
Pair	Device
0	USB1
1	NC
2	USB2
3	NC
4	USB3
5	Bluetooth
6	NC
7	MINIC1
8	WEBCAM
9	NEW1
10	Card Reader
11	NC


SMBus



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Reference

Title: Cathedral Peak II
Size A3 Document Number: SB
Date: Friday, June 20, 2008 Sheet 2 of 43



ICS9LPRS365BKLFT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	3.3V PCI clock output
PCI4/27M_SEL	0 = Pin24 as SRC-1, Pin25 as SRC-1#, Pin20 as DOT96, Pin21 as DOT96# 1 = Pin24 as 27MHz, Pin25 as 27MHz_SS, Pin20 as SRC-0, Pin21 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#_C controls SRC0 pair (default), 1 = CR#_C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7 enabled (default) 1 = CR#_E controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11 enabled (default) 1 = CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1066M

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number **Cathedral Peak II** Rev **SB**


Date: Friday, June 20, 2008 Sheet 3 of 43

2nd:
71.00875.C03
RTM875N-606-LFT QFN 64P

(96 MHz)

6 H_A#(35..3) <<< H_A#(35..3)

H_DIN#(3..0) <<>> H_DIN#(3..0) 6
H_DSTBN#(3..0) <<>> H_DSTBN#(3..0) 6
H_DSTBP#(3..0) <<>> H_DSTBP#(3..0) 6
H_D#(63..0) <<>> H_D#(63..0) 6



Side Band Non GTL

6 H_ADSTB#0 <<>> H_REQ#(4..0)

6 H_ADSTB#1 <<>> H_A#(35..3)

17 H_A20M# <<>> A20M#

17 H_FERR# <<>> FERR#

17 H_IGNNE# <<>> IGNNE#

17 H_STPCLK# <<>> STPCLK#

17 H_INTR <<>> LINT0

17 H_NMI <<>> LINT1


17 H_SMI# <<>> SMI#

PM_THRMTRIP# should connect to ICH9 and MCH without T-ling (No stub)


Layout Note: *CPU_GTLREF0* 0.5" max length.

2nd: 62.10053.401

62.10079.001



Follow Demo Circuit



Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals


Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CPU (1 of 2)

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (1 of 2)	
Size	Document Number	Rev
Cathedral Peak II		SB
Date	Friday, June 20, 2008	Sheet 4 of 43





layout note: "1D5V_VCCA_S0 as short as possible"

Layout Note:
VCCSENSE and VSSSENSE lines should be of equal length.


Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.



Title			CPU (2 of 2)		
Size	Document Number				Rev
Cathedral Peak II					SB
Date:	Friday, June 20, 2008	Sheet	5	of	43




Place them near to the chip (< 0.5")



H_D#0	F2	H_D#_0	H_A#_3	A14	H_A#3
H_D#1	G8	H_D#_1	H_A#_4	C16	H_A#4
H_D#2	F8	H_D#_2	H_A#_5	H13	H_A#5
H_D#3	F6	H_D#_3	H_A#_6	C18	H_A#6
H_D#4	G2	H_D#_4	H_A#_7	M16	H_A#7
H_D#5	H6	H_D#_5	H_A#_8	J13	H_A#8
H_D#6	F6	H_D#_6	H_A#_9	P16	H_A#9
H_D#7	F2	H_D#_7	H_A#_10	R16	H_A#10
H_D#8	D4	H_D#_8	H_A#_11	N17	H_A#11
H_D#9	H3	H_D#_9	H_A#_12	M13	H_A#12
H_D#10	M9	H_D#_10	H_A#_13	E17	H_A#13
H_D#11	M11	H_D#_11	H_A#_14	E17	H_A#14
H_D#12	J1	H_D#_12	H_A#_15	P17	H_A#15
H_D#13	J2	H_D#_13	H_A#_16	E17	H_A#16
H_D#14	N12	H_D#_14	H_A#_17	G20	H_A#17
H_D#15	J6	H_D#_15	H_A#_18	B19	H_A#18
H_D#16	P2	H_D#_16	H_A#_19	J16	H_A#19
H_D#17	L2	H_D#_17	H_A#_20	E20	H_A#20
H_D#18	R2	H_D#_18	H_A#_21	H16	H_A#21
H_D#19	N9	H_D#_19	H_A#_22	J20	H_A#22
H_D#20	L6	H_D#_20	H_A#_23	L17	H_A#23
H_D#21	M5	H_D#_21	H_A#_24	A17	H_A#24
H_D#22	I3	H_D#_22	H_A#_25	B17	H_A#25
H_D#23	N2	H_D#_23	H_A#_26	L16	H_A#26
H_D#24	R1	H_D#_24	H_A#_27	C21	H_A#27
H_D#25	N5	H_D#_25	H_A#_28	J17	H_A#28
H_D#26	N6	H_D#_26	H_A#_29	H20	H_A#29
H_D#27	P13	H_D#_27	H_A#_30	B18	H_A#30
H_D#28	N8	H_D#_28	H_A#_31	K17	H_A#31
H_D#29	L7	H_D#_29	H_A#_32	B20	H_A#32
H_D#30	N10	H_D#_30	H_A#_33	F21	H_A#33
H_D#31	M3	H_D#_31	H_A#_34	K21	H_A#34
H_D#32	Y3	H_D#_32	H_A#_35	L20	H_A#35
H_D#33	AD14	H_D#_33			
H_D#34	Y6	H_D#_34			
H_D#35	Y10	H_D#_35			
H_D#36	Y12	H_D#_36			
H_D#37	Y14	H_D#_37			
H_D#38	Y7	H_D#_38			
H_D#39	W2	H_D#_39			
H_D#40	AA8	H_D#_40			
H_D#41	Y9	H_D#_41			
H_D#42	AA13	H_D#_42			
H_D#43	AA9	H_D#_43			
H_D#44	AA11	H_D#_44			
H_D#45	AD11	H_D#_45			
H_D#46	AD10	H_D#_46			
H_D#47	AD13	H_D#_47			
H_D#48	AE12	H_D#_48			
H_D#49	AE9	H_D#_49			
H_D#50	AA2	H_D#_50			
H_D#51	AD8	H_D#_51			
H_D#52	AD3	H_D#_52			
H_D#53	AD3	H_D#_53			
H_D#54	AD7	H_D#_54			
H_D#55	AE14	H_D#_55			
H_D#56	AF3	H_D#_56			
H_D#57	AC1	H_D#_57			
H_D#58	AE3	H_D#_58			
H_D#59	AC3	H_D#_59			
H_D#60	AE11	H_D#_60			
H_D#61	AE8	H_D#_61			
H_D#62	AG2	H_D#_62			
H_D#63	AD6	H_D#_63			

HOST

H_ADS#	H12	H_ADS#	4
H_ADSTB#_0	B16	H_ADSTB#0	4
H_ADSTB#_1	G17	H_ADSTB#1	4
H_BNR#	A9	H_BNR#	4
H_BPRI#	E11	H_BPRI#	4
H_BREQ#	G12	H_BREQ#	4
H_DEFER#	E3	H_DEFER#	4
H_DBSY#	B10	H_DBSY#	4
HPLL_CLK#	AH7	CLK_MCH_BCLK#	3
HPLL_CLK#	AH6	CLK_MCH_BCLK#	3
H_DPWR#	J11	H_DPWR#	4
H_DRDY#	E9	H_DRDY#	4
H_HIT#	H9	H_HIT#	4
H_HITM#	E12	H_HITM#	4
H_LOCK#	H11	H_LOCK#	4
H_TRDY#	C9	H_TRDY#	4
H_DIN#_0	J8	H_DIN#0	4
H_DIN#_1	L3	H_DIN#1	4
H_DIN#_2	Y13	H_DIN#2	4
H_DIN#_3	Y1	H_DIN#3	4
H_DSTBN#_0	L10	H_DSTBN#0	4
H_DSTBN#_1	M7	H_DSTBN#1	4
H_DSTBN#_2	AA5	H_DSTBN#2	4
H_DSTBN#_3	AE6	H_DSTBN#3	4
H_DSTBP#_0	L9	H_DSTBP#0	4
H_DSTBP#_1	M8	H_DSTBP#1	4
H_DSTBP#_2	AA6	H_DSTBP#2	4
H_DSTBP#_3	AE5	H_DSTBP#3	4
H_REQ#_0	B15	H_REQ#0	4
H_REQ#_1	K13	H_REQ#1	4
H_REQ#_2	E13	H_REQ#2	4
H_REQ#_3	B13	H_REQ#3	4
H_REQ#_4	B14	H_REQ#4	4
H_RS#_0	B6	H_RS#0	4
H_RS#_1	E12	H_RS#1	4
H_RS#_2	C8	H_RS#2	4



Pin Name	Strap Description	Configuration
CFG20	Digital DisplayPort (SDVO/DP/HDMI) Concurrent with PCIE	Low = Only digital DisplayPort (SDVO/DP/HDMI) or PCIE is operational (default) High = Digital DisplayPort (SDVO/DP/HDMI) and PCIE are operating simultaneously via the PEG port


Close to GMCH as 500 mils.

FOR Cantiga: 1.02k_19 ohm
Teenah: 1.3k ohm
CRT_IREF routing Trace width use 20 mil


FOR Cantiga: 500 ohm
Teenah: 392 ohm




DDR SYSTEM MEMORY A



CANTIGA-GM-GP-U-NF
71.CNTIG.000





DDR SYSTEM MEMORY B



CANTIGA-GM-GP-U-NF
71.CNTIG.000


667MTS 2400mA
800MTS 3000mA






緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title Cantiga (5 of 6)		
Size	Document Number	Rev
Date: Friday, June 20, 2008		
Cathedral Peak II		SB




CANTIGA-GM-GP-U-NF
71.CNTIG.00U



CANTIGA-GM-GP-U-NF
71.CNTIG.00U




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor



REVERSE TYPE




Place these Caps near DM1

DDR2-300P53-CP-U1
62.10017.A71
High 9.2mm
2nd: 62.10017.B51



PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor


Put decap near power(0.9V) and pull-up resistor



REVERSE TYPE




LCD/INVERTER/CCD CONN



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND


Cover Up Switch




74.00268.A7B
74.00268.C7B

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD CONN	
Size	Document Number
Cathedral Peak II	
Date: Friday, June 20, 2008	Rev SB
Sheet 14	of 43

Layout Note:
Place these resistors
close to the CRT-out
connector




Ferrite bead impedance: 10 ohm@100MHz





Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift



CRT I/F & CONNECTOR




DDC_CLK & DATA level shift





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title CRT Connector		
Size	Document Number	Rev
Date: Friday, June 20, 2008		Sheet 15 of 43
Cathedral Peak II		SB



Power Button



E Power Button



Signal	Component	Value
WLAN_LED#	DY	EC11
BT_LED#	DY	EC182
Volume_Up#	DY	EC141
BT_BTN#	DY	EC142
WIRELESS_BTN#	DY	EC143
Volume_Down#	DY	EC144
MEDIA_LED#	DY	EC123
CAP_LED#	DY	EC122
NUM_LED#	DY	EC121
INT_MIC	DY	EC149


Signal	Component	Value
3D3V_S0		1
5V_S0		1
WLAN_LED#		1
BT_LED#		1
Volume_Up#		1
BT_BTN#		1
WIRELESS_BTN#		1
Volume_Down#		1
MEDIA_LED#		1
CAP_LED#		1
NUM_LED#		1
INT_MIC		1

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **POWER /LAUNCH/LED BOARD**

Size: Document Number: **Cathedral Peak II** Rev: SB

Date: Friday, June 20, 2008 Sheet 16 of 43



2nd: 20.F0735.003


GLAN_COMP place within 500 mil of ICH9M

Layout note: R373 needs to be placed within 2" of ICH9, R379 must be placed within 2" of R373 w/o stub

Place within 500 mils of ICH9 ball

HDD
ODD


Integrated VccSus1_05, VccSus1_5, VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ICH9-M (1 of 4)

File: _____
 Size: _____ Document Number: _____ Rev: _____
Cathedral Peak II
 Date: Friday, June 20, 2008 Sheet 17 of 43



(GPIO6, GPIO22)

ICS	(0, 1)
Realtek	(1, 1)
Seligo	(1, 0)

No Reboot Strap
 SPKR LOW = Default
 High = No Reboot

BOOT BIOS Strap

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
0	0	PCI
1	1	LEP(Default)

A16 swap override strap

PCI_GNT#3	low = A16 swap override enable	high = default
PCI_GNT#0	R286 1KR2J-1-GP DY	
SPI_CS#1	R287 1KR2J-1-GP DY	
PCI_GNT#3	R285 1KR2J-1-GP DY	

USB


Pair	Device
0	USB1
1	NC
2	USB2
3	NC
4	USB3
5	Bluetooth
6	NC
7	MINIC1
8	NC
9	WEBCAM
10	NEW1
11	CardReader
	NC

PlanarID
 (1,0)
 SA: 0,0
 SB: 0,1
 SC: 1,0
 SD: 1,1








GNT0 and SPI_CS#1 have a weak internal pull up


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		ICH9-M (2 of 4)	
Size	Document Number	Sheet	Rev
		18	SB
Date:	Friday, June 20, 2008	of	43




*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail






SATA ODD Connector





SATA Connector




緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDD & CDROM		
Size	Document Number	Rev
	Cathedral Peak II	SB
Date: Friday, June 20, 2008	Sheet 22 of 43	





BLUETOOTH MODULE

1.5A / High Active Voltage 2V




EC21 put near BLUE1 / all USB put one choke near connector by EMI request


MDC 1.5 CONN



緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File: USB/BLUETOOTH/MDC			
Size	Document Number	Rev	
	Cathedral Peak II	SB	
Date: Friday, June 20, 2008	Sheet	23	of 43




5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
CARDREADER- RTS5158E			
Size	Document Number	Rev	
	Cathedral Peak II	SB	
Date: Friday, June 20, 2008	Sheet 24 of 43		




LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




LAN Connector




LAN Link: Green(9), behavior is the same for 10/100/1000 bits
 LAN Data: Yellow(13), when LAN is transferring data.

DOC_TIP,DOC_RING,TIP,RING:
 W/S : 10/100 @ Surface layers
 10/20 @ Inner layers





Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LAN CONN	
Title Size A3 Date: Friday, June 20, 2008	Document Number Cathedral Peak II Sheet 26 of 43
Rev SB	

NEWCARD Connector




Place them Near to Chip


Place them Near to Connector



Mini Card Connector(WLAN)



Place near MINIC1



緯創資通




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

NEW CARD/MINI CARD





Cathedral Peak II

Title		Rev	
Size	Document Number	SB	
Date: Friday, June 20, 2008	Sheet	27	of 43






		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Azalia codec ALC268			
Size A3	Document Number	Rev	
Cathedral Peak II		SB	
Date: Friday, June 20, 2008	Sheet 28	of 43	


AUDIO OP AMPLIFIER




Internal Speaker



MIC IN




LINE OUT



Analog Int. Mic

remove to LED Board



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

AUDIO AMP AND JACK
Cathedral Peak II

Title: _____
Size: Document Number _____ Rev: SB
Date: Friday, June 20, 2008 Sheet 29 of 43







Table of pin definitions for U39, including INT_SERRIQ, INT_LAD0, ECRST#, KBCIN#, KA20GATE, KBC_BEEP, and various KCOL pins.





Table of pin definitions for U39, including PM_SLP_S3#, KBC_PWRBTN#, BAT_IN#, BRIGHTNESS, STDBY_LED, and various KCOL pins.

2nd: 20.K0317.026

Internal Keyboard Connector





Internal Keyboard CONN




CHECK KB SPEC. AND PIN DEFINE

71.03310.00G
change to 71.03310.A0G




71.03310.00G
change to 71.03310.A0G


TOUCH PAD




2nd: 20.K0359.012




TOP VIEW




(BOTTOM VIEW)







CPU_CORE
ISL6266A




TPS51125
5V/3D3V




RT9018A
1D5V_S0




GFX_CORE
ISL6263A




RT9026 0D9V_S0




TPS51124
1D8V/1D05V




Adapter



Charger BQ24745





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Single Phase
 $R47=1.2K$, $R63=5.6K$, $R46=0R$
 $C33=47p$, $C49=0.033u$, $C52=0.1u$

$DY=U7, U28, U29, L9, R62, R56, R42,$
 $R45, R37, R39, R48, C20$




 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
ISL6266A CPU CORE		
Title	SB	
Size A3	Document Number	Rev
Cathedral Peak II		
Date: Friday, June 20, 2008	Sheet 34	of 43




Close to VFB Pin (pin5)

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DCDC 5V/3D3V (TPS51125)	
Title	Rev
Size A3	SB
Date: Friday, June 20, 2008	Sheet 35 of 43


1D5V_S0
I_{omax}=2.5A



I_{omax}=1A
OCP > 2A



緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D5V & 0D9V			
Size A3	Document Number	Cathedral Peak II	
Date: Friday, June 20, 2008	Sheet 36	of	43
		Rev	SB




	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1+R2) / R2$ --> Skip Mode

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

TPS51124 1D8V 1D05V
 Title: **Cathedral Peak II**
 Size A3 Document Number: **SB**
 Date: Friday, June 20, 2008 Sheet 37 of 43



R26 for Intel GPU/With Load line
R27 for ATI GPU/Without Load line

GFX CORE
I_{omax}=8.7A
OCP>15A


Cathedral Peak II

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **ISL6263A GFX CORE**

Date	Document Number	Rev
Friday, June 20, 2008		SB

Date: Friday, June 20, 2008 Sheet 38 of 43



Cathedral Peak II

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **BQ24745 Charger**

Size: A3 Document Number: **Cathedral Peak II** Rev: **SB**


Date: Friday, June 20, 2008 Sheet 39 of 43

AC_IN# to KBC

Adaptor in to generate DCBATOUT


















BATTERY CONNECTOR



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			AD/BATT CONN		
Size	Document Number				Rev
Cathedral Peak II					SB
Date:	Friday, June 20, 2008	Sheet	40	of	43



Check test point

- 3D3V_S0 → TP179
- 3D3V_AUX_S5 → TP180
- 3D3V_S0 → TP181
- 5V_S5 → TP182
- 18.30 PM_PWRBTN# <<< → TP183
- 4.17,32 H_PWRGD <<< → TP184
- 30,32,35 S5_ENABLE <<< → TP185
- 4.6 H_CPURST# <<< → TP186

Test Point放在Dimm Door打開可量測處

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
EMI/Spring/Boss	
Title	Rev
Size	Document Number
Cathedral Peak II	
Date: Friday, June 20, 2008	Sheet 41 of 43

SA to SB
 1.No Power.
 change KBC to BO (71.03310.A0G)
 2.XD Card function fail
 Cut CARD1 pin27. connect to R400 pin2
 3.leakage
 GFX power VDD connect to S0
 4.Gain=8db.1.83W R137=16K.R138=30K
 5.Int_MIC voice to small
 add VREF C577=4.7U
 6.Realtek Audio report
 change R327=68 ohm.R333=68 ohm.merge to RN68
 7.SIV reset
 R140=300,R55=100.C44=100p,R398=0,R369=100.C502=100p,R85=300,R162=100.C210=100p,R392=0,
 8.SIV Azalia
 DY C542
 BITCLK rise and fall time fail RN10 change to R453=22ohm(MDC).R452=0ohm(codec)
 9.add MINICard power option for customer ask
 R454.R455
 10.interfere HDD
 C390.C401.C419. change 0603 4.7U
 11.power team
 R38=12K.R47=2.74K .R361=110K.R221=100K.R237=10.7K .R424=20K.R420=17.8K .R227=10.5K
 R48=10K.R29=2.2 .R37=2.2 .R401=3.3 .C49=0.1u.add R456.add C580.D8=83.R0203.08F .
 TC11 change to 77.C2271.00L
 TC9 change to 77.E9071.001 (power ripple)
 add R458=1K.R459=1K.R460
 12.Oscillation
 C30=15p.C23=15p.C537=27p.C538=22p
 13.audio S3.S4 resume bobo sound
 R143 DY. R187 0ohm pad
 14.AC mode have hight frequency noise
 R390 DY.R389 0ohm pad
 15.ESD issue
 BAT_IN# series 33 ohm
 RN42 change to 8p4r
 add R457.D27.D28.D29.U55.U56.C578.R457.
 16.noise
 DY C523.TC25 change to 77.C1561.01L
 20.LED brightness
 R2.R1.R4.R5.R451.R450.R449.R448=56

EMI
 1.EC23 --EC48.EC134.EC135.EC167.EC121.EC122.EC123.
 2.EC89.EC12.EC8.EC119.EC156.EC173.
 3.EC174~~~EC179.
 4.GND13.GND14.

Merge
 1.R313.R314.R315.R319.R320.R149. change to RN59
 2.RN6.RN46. change to RN6
 3.R341.R343.R344 change to RN46
 4.R385 change to 100K merge R382 to RN56
 5.RN53.RN56. change to RN53
 6.Q20.Q21 change to Q21. Q21.Q23 change to Q21.
 7.R367.R368 change to RN60
 8.Q16.Q17 change to Q16
 9.R262.R264.R268.R277 change to RN61
 10.R205.R204.R206 change to RN62
 11.RN33.R215 change to RN33
 12.R209.R210.R348 change to RN63
 13.R280=10K.merge R269 to RN64
 14.R109.R112.R111.R290 change to RN65
 15.R325.R323 change to RN66
 16.R304.R307 change to RN67
 17.U14 change to 73.01G08.L04 .add C579
 18.R51.R399 vchange to RN69.

0 Ohm change to PAD
 R427.R403.R415.R413.R411.R408.R404.R146.R197.R157.R153.R353.R352.R358.R357.R310.R196.R346.R342.R351.
 R191.R203.L14.R212.R350.R179.R217.R6.R7.R242.R294.R278.R279.R292.R293.R232.R233.R410.R393.
 R416.R250.R251.R248.R249.R246.R247.R244.R245.R129.R127.R376.ER2.R383.R28.R16.R19.R20.R21.
 R22.R23.R24.R25.R57.R58.R365.R164.

05/05
 Page16: merge LAUNCHCN1 LEDCN1 to LAUNCHCN1 15pins

Page15: change CRT1 from 20.20717.015 to 20.20378.015

Page26: change RJ1 from 22.10277.011 to 22.10245.E91

Page23: change BLUE1 from 20.D0197.004 to 20.F0984.004

Page24: change CARD1 from 20.I0081.001 to 20.I0067.001

Page21: change FAN1 from 20.F0714.003 to 20.F1000.003

Page27: change MINIC1 from 20.F1049.052 to 62.10043.331

Page30: change TPAD1 from 20.K0286.012 to 20.K0174.012

Page34: change U29 U30 from 84.07686.037 to 84.12003.A37 and change U7 U11 U28 U31 from 84.04634.037 to 84.57N03.A37

Page16: delete LED1 LED2 R1 R2 R4 R5

05/07
 Page17: change RTC1 from 62.70001.011 to 20.F0700.003

Page41: delete EC51

Page10: delete C159

Page25: change U13 from 72.24256.R01 to 72.24C08.J01

05/08
 Page30: change KB1 from 20.K0127.026 to 20.K0204.026

Page26: delete RN36 RN37 RN38 RN39

Page23: change TC28 from 80.15715.34L to 77.C1071.081

Page26: change TC15 from 80.15715.34L to 80.15715.12L

Page23: delete R244 R245 R246 R247 R248 R249 R250 R251

Page24: change CARD1 from 20.0067.001 to 20.I0079.001

05/09
 Page41: delete GND13

05/12
 Page24: add EC127 EC128 EC185 EC186

Page35: change TC27 from 77.C1561.01L to 77.C1561.03L

Page40: change BAT1 from 20.80697.007 to 20.80906.007

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Change List	
Title	
Size	Document Number
Cathedral Peak II	
Date: Friday, June 20, 2008	Rev SB
Sheet 42	of 43

05/013
Page16: change pin1 pin2 of LED6 from 3D3V_S5 to 3D3V_AUX_S5

05/014
Page17: add EC187 EC188

Page16: add EC189 TP189~TP195

Page30: change TPAD1 from 20.K0174.012 to 20.K0228.012

Page41: add EC190~EC195

05/015
Page17: change U15 pin13 pin14 from pull high 3D3V_S0 to VGATE_PWRGD

Page17: change Q11 G from 3D3V_S0 to VGATE_PWRGD

Page40: change D1 from 83.P4SSM.BAM to 83.P6SBM.AAG

SB

05/015
Page30: change KBC_GPIO0C from pull-high 3D3V_AUX_S5 with 10K to pull-low GND with 1K

06/06
Page3: change C176 C177 from 78.27034.1FL (27p) to 78.33034.1FL (33p)

Page22: delete D15

Page29: change R127 R129 from 0ohm pad to 12K 1K5 and change R137 R138 from 16K 30K to 13K 20K

Page34: change TC1 from 77.C1561.01L (15u) to 79.10712.L02 (100u) and C14 C37 C38 C319 dummy

Page35: change TC25 from 77.C1561.01L (15u) to 79.68612.30L (68u) and change C292 to dummy

Page37: add TC30 79.68612.30L (68u) and change C553 C563 to dummy

Page38: change C536 to dummy and change TC24 from 77.C1561.01L (15u) to 79.68612.30L (68u)

Page39: change C61 to dummy

Page41: add TC31 TC32 TC33 TC34 and delete GND9

06/09
Page16: add LED3 R458 R465

06/11
Page30: change R379 from 10K to 1K

06/13
Page3: add EC59 DY

06/13
Page37: change R446 R447 from 0ohm pad to 0ohm resistor

Page26: change XF1 from 68.69241.301 to 68.89240.30A

06/17
Page39: C320 mount

Page40: EC104 mount

Page41: EC95 mount


Page39: change R11 from 10K to 49K9

Page34: change C49 from 47nF to 22nF and change R47 from 2.74K to 1.74K

Page37: add C581 C582

Page41: delete GND6

06/20
Page25: change C30 from 15p to 12p

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Change List		
Size	Document Number	Rev
	Cathedral Peak II	SB
Date: Friday, June 20, 2008	Sheet 43 of 43	

www.s-manuals.com