


HM42-DN Block Diagram

Project code: 91.4HD01.001
 PCB P/N : 48.4GX01.0SA
 PCB 版號 : 09919 SA
 REVISION : PCB STACKUP

TOP _____
 VCC _____
 S _____
 S _____
 GND _____
 BOTTOM _____

SYSTEM DC/DC	
RT8223	46
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (5.5A)
	3D3V_S5 (5A)
SYSTEM DC/DC	
RT8209E	47
5V_S5	1D5V_S3 (1.4A)
RT9026	47
5V_S5	0D75_S3 (1.2A)
SYSTEM DC/DC	
RT8209E	48
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (1.1A)
RT9025	48
3D3V_S5	1D1V_S5 (1.4A)
RT9025	49
5V_S5	1D1V_VGA
RT9161	49
3D3V_S0	2D5V_S0 (200mA)
RT9025	49
1D5V_S3	1D05V_S0 (1.4A)
CHARGER	
BQ24745	50
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR
	18V 6.0A
	UP+5V
	5V 100mA
CPU DC/DC	
ISL6265AHR	45
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0
	0~1.55V 18A
	VDDNB
	0~1.55V 4A



Discrete Madison Hynix

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.



BLOCK DIAGRAM

Size: A3 Document Number: JE40-DN Rev: -3
 Date: Friday, March 26, 2010 Sheet: 1 of 85

Discrete Madison Hyrax









緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichu,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
History		
Size	Document Number	Rev
AS	JE40-DN	-3
Date:	Friday, March 26, 2010	Sheet 2 of 63




Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



CPU_CLK (200MHz)

SEL_27	REF2	1*	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
SEL_SATA	REF1	1	100MHz differential spreading SATA clock
SEL_HTT66	REF0	0*	100MHz non-spreading differential SATA clock
SEL_HTT66	REF0	1	66MHz 3.3V single ended HTT clock
SEL_HTT66	REF0	0*	100MHz differential HTT clock



NB CLOCK INPUT TABLE

NB CLOCKS	RS880M
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	1.4M SE (1.1V)
REFCLK_N	vref
GPX_REFCLK	100M DIFF(INOUT)*
GPY_REFCLK	NC or 100M DIFF OUTPUT
GPSPW_REFCLK	100M DIFF

* RS880M can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode. BIOS can program it to output mode.


Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

CLKGEN ICS9LPRS480

Site: **A3** Document Number: **JE40-DN** Rev: **-3**

Date: Friday, March 26, 2010 Page: 3 of 35



SKT-CPU638P-GP-U2
 62.10055.111
 2ND = 62.10055.181(ENG 未上)

SKT-BGA638H176

Discrete Madison Hynix

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title CPU HT LINK I/F (1/4)

Doc No. A3 Document Number JE40-DN Rev -3

Date: Friday, March 26, 2010 Sheet 4 of 80

ACPU#F		
AA4	VSS1	VSS66
AA11	VSS2	VSS67
AA13	VSS3	VSS68
AA14	VSS4	VSS69
AA17	VSS5	VSS70
AA19	VSS6	VSS71
AB2	VSS7	VSS72
AB7	VSS8	VSS73
AB23	VSS9	VSS74
AB23	VSS10	VSS75
AB25	VSS11	VSS76
AC11	VSS12	VSS77
AC13	VSS13	VSS78
AC17	VSS14	VSS79
AC17	VSS15	VSS80
AC19	VSS16	VSS81
AC21	VSS17	VSS82
AD6	VSS18	VSS83
AD25	VSS19	VSS84
AD25	VSS20	VSS85
AE11	VSS21	VSS86
AE17	VSS22	VSS87
AE19	VSS23	VSS88
AE17	VSS24	VSS89
AE19	VSS25	VSS90
AE23	VSS26	VSS91
AE21	VSS27	VSS92
B4	VSS28	VSS93
B8	VSS29	VSS94
B8	VSS30	VSS95
B11	VSS31	VSS96
B14	VSS32	VSS97
B14	VSS33	VSS98
B17	VSS34	VSS99
B17	VSS35	VSS100
B21	VSS36	VSS101
B21	VSS37	VSS102
B25	VSS38	VSS103
B25	VSS39	VSS104
D6	VSS40	VSS105
D6	VSS41	VSS106
D9	VSS42	VSS107
D11	VSS43	VSS108
D13	VSS44	VSS109
D15	VSS45	VSS110
D17	VSS46	VSS111
D19	VSS47	VSS112
D21	VSS48	VSS113
D23	VSS49	VSS114
D25	VSS50	VSS115
E4	VSS51	VSS116
F2	VSS52	VSS117
F11	VSS53	VSS118
F16	VSS54	VSS119
F17	VSS55	VSS120
F21	VSS56	VSS121
F21	VSS57	VSS122
F21	VSS58	VSS123
F23	VSS59	VSS124
F23	VSS60	VSS125
H7	VSS61	VSS126
H9	VSS62	VSS127
H21	VSS63	VSS128
H23	VSS64	VSS129
J4	VSS65	VSS130


62.10055.111
2ND = 62.10055.181



Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File		CPU_Power_(4/4)	
Size	Document Number	JE40-DN	
AB		Date: Friday, March 26, 2010	Sheet 7 of 8
			Rev -3




HYPER TRANSPORT CPU I/F

Placement: close RS880



1030


for HDMI Function



Placement: close RS880

PEG_TXP[15:0] 53
PEG_TXN[15:0] 53

RS780M Display Port Support (muxed on GFX)



0915 Exchange

AMB11 PART 2 OF 6

PCI-E I/F GFX

0915 Exchange

LAN

LAN

MINICARD1

MINICARD1

No mini2 card function

No mini2 card function

No mini2 card function

No card function

No card function

No card function


Do Not Stuff TP14
Do Not Stuff TP15

Do Not Stuff TP17
Do Not Stuff TP18

A-LINK

PCI-E I/F SB


RS780M-GP-U2



Separate Medison Hynix
緯創資通 Wistron Corporation
21F, Sec. 1, Hsin-Tsai Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

ATI-RS880M-HT LINK&PCIe(1/3)
Doc: JE40-DN

Date: Friday, March 26, 2010 Page: 8 of 63



STRAP_DEBUG_BUS_GMIO_ENABLED
 Enables the Test Debug Bus using GPIO. (PIN: RS880M--> V5SYNC#)
 #1 : Disable 0 : Enable

RS880 : Enables Side port memory (RS880 use H5SYNC#)
 #1 : Disable 0 : Enable

SUS_STAT#
 Selects Loading of STRAPS From EEPROM
 #1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected,
 or use default values if not connected

Discrete Madison Hynix

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsien 221, Taiwan, R.O.C.


























File: **ATI-RS880M LVDS&CRT (2/3)**

Size	Document Number	Rev
A3	JE40-DN	-3


Date: Tuesday, March 30, 2010 Sheet 9 of 95

1027 For AMD review request

0.6A per ANT Rev1.1, Page3



Discrete Madison Hynix
緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.
File: ATI-RS880M_Side Port&PWR&GND(3/3)
Doc: Document Number: JE40-DN
Date: Friday, March 26, 2010 Page: 10 of 80



POWER EXPRESS SUPPORT

PE_GPI00 VGA RESET	H: Enable
PE_GPI01 VGA POWER ENABLE	H: Enable
PE_GPI02 MODE SWITCH(BY NB)	H:VGA L:NB

Discrete Madison Hynix


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.

ATI-SB820 PCIe&PCI (1/5)

Doc. Document Number
JE40-DN

Rev. -3

Date: 10/26/2012



USB Device

Pair	Device
11	NC
10	NC
9	CCD
8	NC
7	Bluetooth
6	USB2
5	USB2
4	CardReader
3	NC
2	NC
1	MINI CARD
0	USB1

OCP#5

OCP#0



Strap Pin / define to use LPC or SPI ROM

Discrete Median Hytec

緯創資通 **Wistron Corporation**
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.

Doc: JE40-DN
 Date: Friday, March 26, 2010

Rev: -3



Discrete Madison Hyrax

緯創資通 Wistron Corporation
 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


File: **ATI-SB820 SATA-IDE (3/5)**

Size: A3 Document Number: **JE40-DN** Rev: **-3**

Date: Friday, March 28, 2010 Sheet 13 of 63


REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



1002

DEBUG STRAPS






	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIe Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED DEFAULT	CLKGEN ENABLED DEFAULT	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIe Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED	CLKGEN DISABLED	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWB ROM	

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Discrete Madison Hynix

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.			
Title			
ATI-SB820 STRAPPING (5/5)			
Size	Document Number	Rev	
A3	JE40-DN		-3
Date:	Friday, March 26, 2010	Sheet	15 of 83




Discrete Madison Hyatt

緯創資通 Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.

Doc No: **DDRIII SO-DIMM SKT 1**

Rev: **JE40-DN**

Date: Friday, March 26, 2010 Sheet 16 of 63




REVERSE TYPE

DDR3 304P-99 GP
62.10017.M01
 2ND = 62.10017.V31
3RD = 62.10017.M41

0921

1029

0910





Discrete Madison Hyeix

緯創資通

Wistron Corporation

21F, 88, Sec 1, Hsin Tai Wu Rd, Hsinchu, Taipei Hsein 301, Taiwan, R.O.C.

File	DDRIII SO-DIMM SKT_2		
Doc	Document Number		-3
Case	JE40-DN		
Date:	Friday, March 28, 2010	Sheet	17 of 53



Truth Table

Function	SEL
A _N to N _B 1	L
A _N to N _B 2	H

CRT

E	S	YA	YB	YC	YD	Function
H	X	H _Z	H _Z	H _Z	H _Z	Disable
L	L	IA0	IB0	IC0	ID0	S=0
L	H	IA1	IB1	IC1	ID1	S=1

Function Table








Input (B)	Function
L	B ₁ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level

Function Table

Input (B)	Function
L	B ₁ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level








LCD/INVERTER/CCD CONN

Change PX

0922

Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND




Discrete Medicon Hyink

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.


Rev		LCD CONN	
Size	Document Number	New	
Custom	JE40-DN	-3	
Date:	Friday, March 26, 2010	Sheet	19 of 63

202407_0001
 2024_0308_Revision 002
 close to the CRT-100
 connector




Layout Note:
 * Must be a ground return path between this ground and the ground on the YGA connector.
 Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




1012











0924

DDC_CLK & DATA level shift



0918





Discrete Medium Hybrid

緯創資通 Wistron Corporation
 21F, 8th, Sec. 1, Hsin Tai Yeh Rd., Hsinchu,
 30099, Taiwan, R.O.C.



File: **HDMI Connector**

Size: Document Number: **JE40-DN**

Date: 10/27/2010 Page: 3 of 3

SATA Connector

0923





Discrete Madison Hynix

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipai Hsien 221, Taiwan, R.O.C.

File		
HDD		
Size	Document Number	Rev
	JE40-DN	-3
Date: Friday, March 26, 2010	Sheet 22	of 63

ODD Connector

1009




Discrete Madison Hyixix

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsien Tai Wu Rd., Hsuehshih,
Taippei Hsien 221, Taiwan, R.O.C.

Title ODD		
Size	Document Number JE40-DN	Rev -3
Date: Friday, March 26, 2010	Sheet 29	of 63

BLUETOOTH MODULE


1.5A / High Active Voltage 2V




Discrete Madison Hyrix

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			BLUETOOTH
Size	Document Number	Rev	
	JE40-DN	-3	
Date:	Friday, March 26, 2010	Sheet	34 of 63



0914




Pin1 -> right side
 22.10218.T51 Pin1 -> left side (JV42-DN)
 change Net sequence



Eng stuff 20.K0216.024 Pin1 -> left side
 PD change to 20.K0276.024 Pin1 -> left side
 so do not swap net

Discrete Madison Hynix

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.	
USB			
File	Document Number		Rev
	JE40-DN		-3
Date:	Friday, March 26, 2010	Sheet	25 of 63



71.57780.M04

Discrete Madison Hyrax

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **BCM57780**

Size: **JE40-DN**

Date: Friday, March 26, 2010



Sheet: 26 of 63

Rev: **-3**





LAN Connector

LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.



0923



Discrete Madison Hynix

緯創資通






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

LAN CONN



Size	Document Number	Rev
A3	JE40-DN	-3

Date: Friday, March 26, 2010 Sheet 27 of 30



0910

0910



29 ALC_EAPD

ALC272

71.AL272.A0G

0910


28 SOUNDR

25 LINEOUT_IDM

25 HP_L

25 HP_R

1021



Discrete Madison Hyrax



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Azalia codec ALC272**

Size: A3 Document Number: **JE40-DN** Rev: **-3**

Date: Friday, March 26, 2010 Sheet: 26 of 63

AUDIO OP AMPLIFIER



Gain= Rf/Ri=52K/20K=2.6V/V
 $f(\text{HP})=1/(2\pi \cdot 20K \cdot 0.47\mu\text{F})=16.9\text{Hz}$
 If $V_{\text{IN}}=1.54\text{V}$ Gain=2.6V/V $R_L=4\Omega$ $V_O(\text{peak})=4\text{V}$ (rms)=2.828V
 Power= $2.828^2/4=1.999\text{W}$

Discrete Medium Hybrid

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
 Taipei Hsin 251, Taiwan, R.O.C.

File

AUDIO AMP

Doc Document Number Rev
JE40-DN -3



Date: Friday, March 26, 2010 Sheet 29 of 63

Internal Speaker


0914



0910



-1 0125 for EMI request




Pin 1 -> right side

JV42-DN SA

LINE OUT


0911



0910



1016



-1 0209 For MIC issue

Internal Mic

1210

JV42-DN PX
Pin 1- >right side
Pin1->left side
same as JV70-CP

Discrete Madison Hyinx


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsinchu, Taipei Hsein 321, Taiwan, R.O.C.

File			
Size	Document Number	Rev	
	JE40-DN	-3	
Date:	Friday, March 26, 2010	Sheet	30 of 63



No Modem Function

Discrete Madison Hyrix

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		MDC	
Size	Document Number		Rev
	JE40-DN		-3
Date:	Friday, March 26, 2010	Sheet	31 of 63



5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



Discrete Madison Hybrx

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 321, Taiwan, R.O.C.


Title CARDREADER
 Size Document Number JE40-DN
 Date: Friday, March 26, 2010 Sheet 32 of 83

Rev -3


Mini Card Connector(WLAN)

No Mini Card Function (Robson2 and 3G)

0923



Place near MINII1




Discrete Madison Hynix

 Wistron Corporation 21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
MINI CARD	
File	Rev
Size	-3
JE40-DN	
Date: Friday, March 26, 2010	Sheet 33 of 63


No NEWCARD Function

Discrete Madison Hynix


緯創資通		Wistron Corporation	
<small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taippei Hsien 321, Taiwan, R.O.C.</small>		<small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taippei Hsien 321, Taiwan, R.O.C.</small>	
NEW CARD			
Size	Document Number	Rev	-3
JE40-DN			
Date: Friday, March 26, 2010		Sheet	34 of 63






緯創資通		Wistron Corporation	
<small>Discrete Madison Hynix</small>		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.</small>	
File			
G792			
Site	Document Number	Rev	
Custom	JE40-DN	-3	
Date: Tuesday, March 30, 2010	Sheet	35	of 83



change connect to PFC (same as Iapb)
 20.K0251.026 Pin.1 -> left side
 20.K0320.026 Pin.1 -> right side (use in lab stage)
 so swap net





LID SWITCH



Pull-High Resistor (303V_AUX_SS)

Resistance	Voltage
1.0 K	3.0 V
2.0 K	2.75 V
3.0 K	2.54 V
4.7 K	2.24 V
6.98 K	1.94 V
8.2 K	1.81 V
10.0 K	1.65 V



1019

Resistance	High (PH 10K 3.3V_AUX_SS)	Low (PL 10K GND)
65W	65W	90W
90W	90W	90W


High (PH 10K 3.3V_AUX_SS) : 65W
 Low (PL 10K GND) : 90W

Discrete Medium Hysteresis

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

KBC-PC8781B


Doc. No. JE40-DN
 Date: Friday, March 26, 2010 Sheet 36 of 63



3rd 4th source LAB ENG未上


16M Bits
SPI FLASH ROM

GOLDEN FINGER FOR DEBUG BOARD




Discrete Madison Hynix

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
BIOS			
Size	Document Number		Rev
A3	JE40-DN		-3
Date:	Friday, March 26, 2010	Sheet	37 of 83




Eng stuff 20.K0498.006 Pin 1 -->right side
 PD change to 20.K0373.006 pin 1 -->left side
 so net mirror Vertically

PTWO-C06A-7-GP
 20.K0373.006
 2ND = 20.K0296.006
 -1 0125



-1 0205



No Finger printer Function

Discrete Madison Hynix

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsien 221, Taiwan, R.O.C.








File
Touch PAD

Size: A3 Document Number: **JE40-DN** Rev: -3

Date: Friday, March 26, 2010 Sheet: 38 of 63


NONE BOARD

緯創資通		Wistron Corporation	
		21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NONE BOARD			
Size	Document Number	Rev	
A3	JE40-DN	-3	
Date	Friday, March 26, 2010	Sheet	39 of 63




change to non-lift connector
 20.K0491.010 Pin 1 ->right side
 20.K0315.010 Pin 1 -> right side(use in lab stage)

Pin 1	5V_S5	
Pin 2	FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	SATA_LED#	HDD
Pin 5	NA	
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	FRONT_PWRLED#_Q	Power LED
Pin 10	GND	



P/H @ 1D8V_S3 PAGE




Discrete Madison Hynix

緯創資通


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		POWER ON LOGIC	
Size	Document Number	Rev	
A3	JE40-DN	-3	
Date:	Friday, March 26, 2010	Sheet	42 of 50


Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8223)




DCDC 1D05V_S0(RT9025)




DCDC 1D5V(RT8209E)




DCDC 1V_VGA(RT9025)




1D1V LDO RT8209E




0D75V LDO RT9026




CHARGER BQ24745



1D1V LDO RT9025



1D8V LDO RT8015A








Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**
Size: A3 Document Number: **JE40-DN** Rev: -3
Date: Friday, March 26, 2010 Sheet: 43 of 83

Run Power

Aux Power 3D3V_AUX_S5




緯創資通 Wistron Corporation
 215, Sec. 5, Hsin-Fu Rd., Hsinchu, Taiwan, R.O.C.
RUN AND AUX POWER
 Custom JE40-DN
 Rev: 44 of 43



Discrete Madison Hynix


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU Vcore(ISL6265HR)		
Size	Document Number		Rev
Custom	JE40-DN		3
Date:	Monday, March 29, 2010	Sheet	45 of 63



1214 POWER change BOM

1214 POWER change BOM



$V_{out} = 2 * (1 + R1/R2)$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

Discrete Madison Hyrax

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **RT8223 5V/3D3V**

Size: Document Number **JE40-DN** Rev: **-3**

Date: Monday, March 29, 2010 Sheet 46 of 63

I_{omax}=5A
OCP>7.5A

2ND = 77.92271.021
-1 0202 for EMI request

-2 0301

-3 0326

-2 0301

-2 0301

-2 0301

I_{omax}=5.5A
OCP>9A

20090910

2ND = 77.92271.021

Close to VFB Pin (pin2)

Close to VFB Pin (pin5)

20090904

20090713 WAYNE

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301

-2 0301


-2 0301

-2 0301


-2 0301

-2 0301

RT8209E for 1D5V



RT9026 for 0D75V_S3



Discrete Madison Hytek

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title: **RT8209E 1D5V**


Size: Document Number

Rev: **JE40-DN** -3

Date: Monday, March 29, 2010 8:27:47 AM

0917

RT9025 for 1D05V_S0




Place near to CPU

Discrete Madison Hynix

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin-Ta Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: LDO 1D05V/2D5V/1V
 Size: A3 Document Number: JE40-DN Rev: -3
 Date: Friday, March 26, 2010 Sheet: 49 of 63



Discrete Madison Hynix


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.

Title: **BQ24745 Charger**


Size A3	Document Number JE40-DN	Rev -3
Date: Tuesday, March 30, 2010	Sheet 50	of 63

remove by pass cap for AC_IN#


1210



Adaptor in to generate DCBATOUT



BATTERY CONNECTOR











if stuff R344 10K, Samsung SDI battery is abnormal, so change to 0-ohm 1210

Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			AD/BATT CONN		
Size	Document Number	JE40-DN		Rev	-3
Date:	Friday, March 28, 2010	Sheet	51	of	63




Check test point

300V_S0	TP126	Do Not Stuff
300V_ALM_S5	TP125	Do Not Stuff
300V_S5	TP123	Do Not Stuff
5V_S5	TP122	Do Not Stuff
12.36 PM_POWER	TP124	Do Not Stuff
4.71 CPU_POWER	TP127	Do Not Stuff
35.346 SS_ENABLE	TP128	Do Not Stuff
6.11 CPU_LED_RST#	TP128	Do Not Stuff


Test Point放在Dimm Door打開可量測處






8 PEG_TXP[15:0] << PEG_TXP[15_0]
 8 PEG_TXN[15:0] << PEG_TXN[15_0]



PCI EXPRESS INTERFACE



8 PEG_RXP[15:0] << PEG_RXP[15_0]
 8 PEG_RXN[15:0] << PEG_RXN[15_0]



Discrete Madison Hyntx

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title
Madison PCIe


Size Document Number
JE40-DN

Date: Friday, March 28, 2010 Sheet 53 of 53

Rev -3

Layout notice: please near HDMI connector
It should be piece near HDMI connector

0921



Designed Madison Hydro


韓創資通 **Wistron Corporation**



217, 26, Sec. 1, Neihu, Taipei, Taiwan, R.O.C.

Madison IO

Document Number: **JE40-DN**


Rev: **2**






For SSTL-1.8/SSTL-2/DRI/GDR1: 0.5 * VDDR1.
For DDR3/GDR3/GDR4/GDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDR5	DOR3	DOR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	10.2R	40.2R
MVREF TO GND	100R	100R	100R



For SSTL-1.8/SSTL-2/DRI/GDR1: 0.5 * VDDR1.
For DOR3/GDR3/GDR4/GDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDR5	DOR3	DOR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	10.2R	40.2R
MVREF TO GND	100R	100R	100R




STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS (0: DO NOT RETAIL RESISTOR 1: RETAIL RESISTOR X: DESIGN DEPENDANT NA: NOT APPLICABLE)
TX_PRRS_ENB (Internal PD)	GP100	PCB FULL TX OUTPUT SWING Transmitter Power Savings Enable 0 = 50% TX output swing 1 = Full TX output swing	X
TX_DEEMPH_EN (Internal PD)	GP101	Transmitter De-emphasis Enable 0 = 1x de-emphasis disabled 1 = 1x de-emphasis enabled	X
RESERVED	GP108	RESERVED	0
BIF_VGA_DIS	GP109	VGA ENABLED	0
RESERVED	GP1021	RESERVED	0
BIOS_ROM_EN	GP1022_ROMCS	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GP01(13,12,11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT If BIOS_ROM_EN=1, then Config[3:0] defines the ROM type If BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSV0	V2SYNC		0
RSV0	R2SYNC		0
ADD[1] ADD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	ADD[1:0] 0:No audio function 01:Audio for Displayport and HDMI 10:Audio for Displayport and HDMI 11:Audio for both Displayport and HDMI	S X

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADs FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

R2SYNC, GENERIC0, GPIO0, GPIO1

Size of the primary memory aperture	GPIO(13,12,11)	Manufacturer	Part Number	GPIO(13,12,11)
128MB	x000	SP	M25P10A	0100
256MB	x001	SP	M25P10A	0101
512MB	x010	SP	M25P10A	0102
1GB	x011	SP	M25P10A	0103
2GB	x012	SP	M25P10A	0104
4GB	x013	SP	M25P10A	0105

Changis (Formerly PMC)
D25LV012A 0100
D25LV010A 0101





Designator	For M9-M2	For Manhattan
R_MEM_1	10K	10K
R_MEM_2	40R/Short	51R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

Wistron Corporation
217, 2nd, 3rd, 4th, 5th, 6th, 7th, 8th, 9th, 10th, 11th, 12th, 13th, 14th, 15th, 16th, 17th, 18th, 19th, 20th, 21st, 22nd, 23rd, 24th, 25th, 26th, 27th, 28th, 29th, 30th, 31st, 32nd, 33rd, 34th, 35th, 36th, 37th, 38th, 39th, 40th, 41st, 42nd, 43rd, 44th, 45th, 46th, 47th, 48th, 49th, 50th, 51st, 52nd, 53rd, 54th, 55th, 56th, 57th, 58th, 59th, 60th, 61st, 62nd, 63rd, 64th, 65th, 66th, 67th, 68th, 69th, 70th, 71st, 72nd, 73rd, 74th, 75th, 76th, 77th, 78th, 79th, 80th, 81st, 82nd, 83rd, 84th, 85th, 86th, 87th, 88th, 89th, 90th, 91st, 92nd, 93rd, 94th, 95th, 96th, 97th, 98th, 99th, 100th


Madson Memory / Straps
JE40-DN
3

DDR3



SAMSUNG: 72.41164.HOU
 HYNIX: 72.51G63.COU

- 57.59 DQMA#(0..7) <<>
- 57.59 RDQSA(0..7) <<>
- 57.59 WDQSA(0..7) <<>
- 57.59 MAA(0..12) <<>
- 57.59 MDA(0..63) <<>






Discrete Madison Hynix

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title		VRAM(1/4)
Size	Document Number	JE40-DN
Date:	Friday, March 26, 2010	Page 58 of 60

DDR3



SAMSUNG: 72.41164.H0U
 HYNIX: 72.51G63.C0U

- 57.58 DQMA#0..7] <<> [
- 57.58 RDQSA#0..7] <<> [
- 57.58 WDQSA#0..7] <<> [
- 57.58 MAA#0..12] <<> [
- 57.58 MDA#0..63] <<> [


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **VRAM(2/4)**

Size: A3 Document Number: **JE40-DN** Rev: -3

Date: Friday, March 26, 2010 Sheet 59 of 63


DDR3




DIS_PX
72.41164.H0U

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

- 57.61 DOMB0[0..7] <<>
- 57.61 RDQSB[0..7] <<>
- 57.61 WDQSB[0..7] <<>
- 57.61 MAB[0..12] <<>
- 57.61 MAB[0..63] <<>



DIS_PX
72.41164.H0U




Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Tapei Hsien 221, Taiwan, R.O.C.

Title		VRAM(3/4)	
Size	Document Number	JE40-DN	
A0		Rev	-3
Date	Friday, March 28, 2010	Sheet	60 of 63


DDR3



DIS_PX
72.41164.H0U


SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

- 57.60 D0MB#0..7] <<>
- 57.60 RDQS#0..7] <<>
- 57.60 WDQS#0..7] <<>
- 57.60 MAB[0..12] <<>
- 57.60 MAB[0..63] <<>



DIS_PX
72.41164.H0U

- 57.60 D0MB#0..7] <<>
- 57.60 RDQS#0..7] <<>
- 57.60 WDQS#0..7] <<>
- 57.60 MAB[0..12] <<>
- 57.60 MAB[0..63] <<>




Discrete Madison Hynix

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.

File: **VRAM(4/4)**

Size: A3 Document Number: **JE40-DN** Rev: -3

Date: Friday, March 26, 2010 Sheet: 61 of 63



RT8209E for VGA

1214 POWER change BOM

1022 Reference JV50CP-1

$$V_{out} = 0.75 * ((1 + (R1/R2)))$$

MADSION PRO

I/O	Inter Pull Low	GPIO TABLE
NVVDV_ALTVO	O	GPU VOLTAGE L: 1.00V GPU VOLTAGE H: 0.90V

PARK XT

I/O	Inter Pull Low	GPIO TABLE
NVVDV_ALTVO	O	GPU VOLTAGE L: 1.12V GPU VOLTAGE H: 0.90V

R432	MADSION PRO	15KR2F 64.15025.6DL
PARK XT		6R81K 64.68115.6DL

Discrete Madision Hyrix

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File	RT8209E VGA CORE	
Size	Document Number	Rev
Client	JV42-DN	-3
Date: Monday, March 23, 2010	Sheet: 62	of 63

NB
RS780-->RS880M
71.RS780.M02-->71.RS880.M02

BOM
1st -> All SKU

SB
SB820M-1-GP
71.SB820.00U-->71.SB820.M03

SATA_CALRP
A11: 80歐姆 1% resistor to GND
A12: TBD歐姆 1% resistor to GND

SATA_CALRN
A11:A11: 931歐姆 1% resistor to VDDAN_11_SATA
A12: TBD歐姆 1% resistor to VDDAN_11_SATA.

R250
Madison-->R250 64.32425.6DL R402H16 32K4R2F
Park -->R250 64.32425.6DL R402H16 32K4R2F
PX -->R250 64.32425.6DL R402H16 32K4R2F

VGA
Madison--> PN:71.MDSON.M01
Park--> PN:71.0PARK.M04

VRAM
Samsung-->VRAM FBRAM1~8 PN:VR.1GB0B.006
Hynix--> VRAM FBRAM1~8 PN:VR.1GB0G.004
ATI--> VRAM FBRAM1~8 PN: VR.1GB0T.002

CRT
UMA-->L1-->2R 0603
C62-->47U/6.3V
DIS-->L1-->Bead(L1 68.00217.711 L1608-UH38 SBK160808T-221Y-N-GP)
C62-->DY
PX--> 133 歐姆 (R58 63.10334.1DL R402H16 133R2F-GP)

R605(MAD/PARK/PX)
Madison-->R605 64.15005.6DL R402H16150R2F-L-GP
Park -->R605 64.15005.6DL R402H16150R2F-L-GP
PX -->R605 64.15005.6DL R402H16150R2F-L-GP

HDMI
UMA -->R612 R613 R618 R619 R620 R621 R624 R625 64.71505.6DL R402H16715R2F-2-GP

R432(MAD/PARK)
Madison-->15KR2F 64.15025.6DL
Park-->R432 64.68115.6DL R402H16 6.81KR2F

Discrete Madison Hynix

緯創資通		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.</small>			
NOTE			
Size A3	Document Number	JV42-DN	Rev -3
Date: Monday, March 29, 2010	Sheet 63	of	63

www.s-manuals.com