



The diagram shows the connection of the breadboard power rails to the circuit board terminals:

- TOP**: Connected to the top rail of the breadboard.
- VCC**: Connected to the positive supply rail of the breadboard.
- S**: Two signal pins connected to adjacent rails in the center of the breadboard.
- GND**: Connected to the ground rail of the breadboard.
- BOTTOM**: Connected to the bottom rail of the breadboard.





UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

History

Size

Document Number

Rev


A3

JV42-DN

SA




Date: Thursday, November 05, 2009

Sheet 2 of 63



UMA


緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU HT LINK I/F (1/4)			
Size	Document Number	Rev	SA
A3	JV42-DN		
Date:	Thursday, November 05, 2009	Sheet	4 of 63





緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU DDR (2/4)		
Size	Document Number	Rev
A3	JV42-DN	SA
Date: Thursday, November 05, 2009	Sheet 5 of 63	









1027 For AMD review request

0.6A per ANT Rev1.1, Page3

0.45A per ANT Rev1.1, Page3

80mil Width

1027 For AMD review request

PART 5/6

POWER

PAR 4 OF 6

MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions

ANB1F

PART 6/6

GROUND

UMA




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
ATI-RS880M Side Port&PWR&GND(3/3)

Size A3 Document Number
JV42-DN

Date: Thursday, November 05, 2009 Sheet 10 of 63






UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ATI-SB820 SATA-IDE (3/5)			
Size	Document Number	Rev	SA
A3	JV42-DN		
Date: Thursday, November 19, 2009	Sheet	13	of 63



REQUIRED STRAPS




1002

DEBUG STRAPS

Do Not Stuff	TP67			PCI_AD23	11
Do Not Stuff	TP70			PCI_AD24	11
Do Not Stuff	TP66			PCI_AD25	11
Do Not Stuff	TP77			PCI_AD26	11
Do Not Stuff	TP80			PCI_AD27	11
Do Not Stuff	TP110			PCI_AD28	11
Do Not Stuff	TP108			PCI_AD29	11
Do Not Stuff	TP111			PCI_AD30	11

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED DEFAULT	CLKGEN ENABLED DEFAULT	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED	CLKGEN DISABLED	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




1029



LAYOUT: Locate close to DIMM

[illegible]

LAYOUT: Locate close to DIMM




1021

1001



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				DDRIII SO-DIMM SKT 1			
Size	Document Number						Rev
Custom	JV42-DN						S
Date: Thursday, November 05, 2009				Sheet 16 of 63			



DDR3-204P-99-GP
62.10017.W01
2ND = 62.10017.V31
3RD = 62.10017.M41

1019 參考AMD 公版線路



Truth Table

Function	SEL
A_N to NB_1	L
A_N to NB_2	H

CRT

$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	H _i -Z	H _i -Z	H _i -Z	H _i -Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

EDID

Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level


BLON_IN

Function Table


Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level


1026




1023




0924





1023






1016



0924




0924




0923



CCD Pin	
Pin	Symbol
1	CCD_PW
2	USB-
3	USB+
4	GND
5	GND




Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR



update Symbol JV42 -SA

1012





0924

DDC_CLK & DATA level shift

Function Table



Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A

H = HIGH Logic Level
L = LOW Logic Level



SATA Connector

0923





UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDD	
Size JV42-DN	Rev SA
Date: Thursday, November 05, 2009 Sheet 22 of 63	

ODD Connector


1009



UMA

BLUETOOTH MODULE



1.5A / High Active Voltage 2V



Pin 1 ->right side
20.D0197.104 Pin1 -> left side
change net sequence
can us JV50-CP Cable

UMA



緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUETOOTH			
Size	Document Number	Rev	SA
	JV42-DN		
Date:	Thursday, November 05, 2009	Sheet	24 of 63



Pin1 -> right side

22.10218.T51 Pin1 -> left side (JV42-DN)

change Net sequence



Pin1 -> left side


UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title USB			
Size	Document Number	Rev	SA
	JV42-DN		
Date: Monday, November 23, 2009	Sheet 25 of 63		



- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width, 12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.

LAN Connector

LAN Connector



0923





UMA			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO AMP			
Size	Document Number		Rev
	JV42-DN		SA
Date:	Thursday, November 26, 2009	Sheet 29 of	63

Internal Speaker

0914

0910




LINE OUT

0911

0910

1016

Internal Mic




UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO JACK			
Size	Document Number	Rev	
	JV42-DN	SA	
Date:	Thursday, November 05, 2009	Sheet 30 of 63	




No Modem Function

UMA



緯創資通Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
TitleMDC		
Size	Document NumberJV42-DN	RevSA
Date: Thursday, November 05, 2009		
Sheet31 of63		



5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



Mini Card Connector(WLAN)



No Mini Card Function (Robson2 and 3G)

UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD

Size	Document Number
------	-----------------

JV42-DN

Date: Wednesday, November 18, 2009


Sheet 33 of 63

Rev

No NEWCARD Function

UMA


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NEW CARD			
Size	Document Number		Rev
	JV42-DN		SA
Date: Thursday, November 05, 2009		Sheet	34 of 63





NONE BOARD

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
NONE BOARD			
Size	Document Number		Rev
A3	JV42-DN		SA
Date:	Thursday, November 05, 2009	Sheet	39 of 63

FRONT PWRLED# Q	1	R254	330R2F-GP
STDBY LED# Q	1	R252	330R2F-GP
DC BATFULL# Q	1	R253	330R2F-GP
CHARGE LED# Q	1	R255	330R2F-GP




SA 0622 EMI





S3 LED (Orange)

2nd = 83.00195.G70
CHARGER LED1 BAT Full LED (Blue)


Charge LED (Orange)



JV42-DN SA




13 SATA_LED# >>>




JV42-DN SA 0928

Pin 1	5V_S5	
Pin 2	(DY)FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	MEDIA_LED#_R	HDD
Pin 5	3G_LED#_R	3G
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	NC	
Pin 10	GND	




P/H @ 1D8V_S3 PAGE




UMA


Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8223)




DCDC 1D05V_S0(RT9025)




DCDC 1V_VGA(RT9025)




DCDC 1D5V(RT8209E)




0D75V LDO RT9026




CHARGER BQ24745




1D1V LDO RT8209E



1D1V LDO RT9025




1D8V LDO RT8015A











UMA

Aux Power 3D3V_AUX_S5




Please closed U77 for Park issue






RT8209E for 1D5V




RT9026 for 0D75V_S3





[illegible]

RT9025 for 1D05V_S0



2D5V


Iomax=0.2A









UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LDO 1D05V/2D5V/1V		
Size	Document Number	Rev
A3	JV42-DN	SA
Date: Thursday, November 05, 2009		
Sheet 49 of 63		







Check test point

3D3V_S0	TP129	Do Not Stuff
3D3V_AUX_S5	TP125	Do Not Stuff
3D3V_S5	TP123	Do Not Stuff
5V_S5	TP122	Do Not Stuff
12.36 PM_PWRBTN#	TP124	Do Not Stuff
6.11 CPU_PWRGD	TP127	Do Not Stuff
35.36.46 SS_ENABLE	TP126	Do Not Stuff
6.11 CPU_LDT_RST#	TP128	Do Not Stuff


Test Point放在Dimm Door打開可量測處





Layout notice:
It should be placed near HDMI connector





0921




DVPPDATA [3:2:1:0] for VRAM type
selection H/W strap
Should provide VRAM Table for VBIOS
request

DVPPDATA [3:0]
0100 512MB Hynix-H5PS1G63EFR-20L (500MHz)
1000 512MB Samsung-K4N1G164QE-HC20 (500MHz)
1100 512MB QIMONDA HYB18T1G16C2F-20 (500MHz)

It's strap for GDDR3-136ball
Need to Clarify





UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Madison POWER**


Size A2 Document Number **JV42-DN** Rev. SA

Date: Tuesday, November 10, 2009 Sheet 55 of 63









DDR3







SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U







DDR3



```
SAMSUNG: 72.41164.H0U
HYNIX:   72.51G63.C0U
```




DDR3



UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VRAM(3/4)		
Size	Document Number	Rev
A3	JV42-DN	SA
Date:	Thursday, November 05, 2009	Sheet 60 of 63

DDR3




DIS_PX

Do Not Stuff



SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U



DIS_PX

Do Not Stuff



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
VRAM(4/4)		
Size	Document Number	Rev
A3	JV42-DN	SA
Date:	Thursday, November 05, 2009	Sheet 61 of 63

57.60 DQMB#[0..7] <<>>


57.60 RDQSB#[0..7] <<>>

57.60 WDQSB#[0..7] <<>>

57.60 MAB[0..12] <<>>

57.60 MDB[0..63] <<>>

RT8209E for VGA



	A	B	C	D	E
4	NB RS780-->RS880M 71.RS780.M02-->71.RS880.M02		BOM 1st -> Diserete Madison Hynix(S02G) 2nd -> UMA (S01G) 1st +3rd -> Diserete Park Hynix(S03G) 1st +3rd -> Diserete Park Samsung(S04G) 1st -> Diserete Madison Samsung (S05G) PX=PARK+Hynix(1st +3rd)		
3	SB SB820M-1-GP 71.SB820.00U-->71.SB820.M03 SATA_CALRP A11: 80歐姆 1% resistor to GND A12: TBD歐姆 1% resistor to GND SATA_CALRN A11:A11: 931歐姆 1% resistor to VDDAN_11_SATA A12: TBD歐姆 1% resistor to VDDAN_11_SATA.				
2	VGA Madison--> PN:71.MDSON.M01 Park--> PN:71.0PARK.M04 VRAM Samsung-->VRAM FBRAM1~8 PN:VR.1GB0B.006 Hynix--> VRAM FBRAM1~8 PN:VR.1GB0G.004 CRT UMA-->L1-->2R 0603 C62-->47U/6.3V DIS-->L1-->Bead(L1 68.00217.711 L1608-UH38 SBK160808T-221Y-N-GP) C62-->DY HDMI R497 : DIS-->0R UMA & PX-->5.1K (R497 63.51234.1DL R402H16 5K1R2J-4-GP) R496 : DIS-->100K UMA & PX-->10K(R496 63.10334.1DL R402H16 10KR2J-3-GP)				
1	R432(MAD/PARK) Madison-->V15KR2F 64.15025.6DL Park-->R432 64.68115.6DL				

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

NOTE

Size A3

Document Number JV42-DN

Rev SA

Date: Friday, November 20, 2009

Sheet 63 of 63

www.s-manuals.com