


JV50 Block Diagram

Project code: 91.4CG01.001
 PCB P/N : 48.4CG01.0SA
 REVISION : 08245-SA



PCB STACKUP

TOP	L1
GND	L2
S	L3
S	L4
GND	L5
BOTTOM	L6

SYSTEM DC/DC ISL62392	42
INPUTS	OUTPUTS
DCMATHOOT	SV_S5(6A) SDV_S5(7A) SV_ADR_S5 SDV_ADR_S5
SYSTEM DC/DC TPS51124	43
INPUTS	OUTPUTS
DCMATHOOT	IDDV_S0(9A) IDDV_S3(12A)
RT9026	44
IDDV_S3	SDR_VREF_S3 (1.1.2A)
RT9018	44
IDDV_S3	SDV_S0(2A)
TPS51117	45
DCMATHOOT	FRVDD(4A)
CHARGER ISL88731A	47
INPUTS	OUTPUTS
DCMATHOOT	BT+
CPU DC/DC ISL6266A	41
INPUTS	OUTPUTS
DCMATHOOT	VCC_CORE 3.3A
VGA_CORE RT8202A	47
INPUTS	OUTPUTS
DCMATHOOT	VGA_CORE 1.3A
GFXCORE ISL6263A	46
INPUTS	OUTPUTS
DCMATHOOT	VCC_GFXCORE (7A)

700

緯創資通 Wistron Corporation
 25F, 9F, Sec. 1, Yuen Tei Ho Rd., Hsinchu, Taiwan, R.O.C.

BLOCK DIAGRAM

Doc. No. **JV50** Rev. 1 of 6

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC2(Config Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIe config bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC2(Config Registers:offset 224h)
GNT2#/GPIO53	PCIe config bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GPIO1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:offset 3410h;bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MCH.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO_REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	ITPM Host Interface	0 = The ITPM Host Interface is enabled(Note2) 1 = The ITPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes, 15->0, 14->1 ect.. 1 = Normal operation(Default);Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default); Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Plat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled

NOTE:
 1. All strap signals are sampled with respect to the leading edge of the (MCH Power OK (PWROK) signal.
 2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
 Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


JV50

緯創資通 Wistron Corporation
 2/F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title Reference

Size Document Number Rev
 A3 JV50 SB

Date: Thursday, January 08, 2009 Sheet 2 of 60



ICS9LPRS365YGLT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 0, bit 7 0 = PCI0 enabled (default) 1 = CH#_A enabled. Byte 5, bit 6 controls whether CH#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CH#_A controls SRC0 pair (default), 1 = CH#_A controls SRC2 pair
PCI1/CR#_B	Byte 0, bit 5 0 = PCI1 enabled (default) 1 = CH#_B enabled. Byte 5, bit 6 controls whether CH#_B controls SRC1 or SRC4 pair Byte 5, bit 6 0 = CH#_B controls SRC1 pair (default) 1 = CH#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-18, Pin13 as DOT96, Pin14 as DOT96 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-08
PCI_F5/ITP_EN	0 = SRC0/SRC8 1 = I2P/I2P#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CH#_C enabled. Byte 5, bit 2 controls whether CH#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CH#_C controls SRC0 pair (default), 1 = CH#_C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CH#_D enabled. Byte 5, bit 0 controls whether CH#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CH#_D controls SRC1 pair (default) 1 = CH#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7 enabled (default) 1 = CH#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CH#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11 enabled (default) 1 = CH#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CH#_H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

JV50

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **Clock Generator**

Size: Document Number: **JV50** Rev: **SB**



Date: Thursday, January 08, 2009 Sheet: 3 of 80

EMI capacitor for Antenna team suggestion



6 H_AD[35:3] <<> H_AD[35:3]

H_DINV[3:0] <<> H_DINV[3:0] 6
 H_DSTBN[3:0] <<> H_DSTBN[3:0] 6
 H_DSTBP[3:0] <<> H_DSTBP[3:0] 6
 H_DW[3:0] <<> H_DW[3:0] 6




Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

Place these TP on button-side, easy to measure.

Layout Note:
 Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
 Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: CPU (1 of 2)
 Size: Document Number
 Date: Thursday, January 06, 2009
 Sheet 4 of 80





layout note: "1D5V_VCCA_S0"
as short as possible

Layout Note:
VCCSENSE and VSSSENSE lines
should be of equal length.



Layout Note:
Provide a test point (with
no stub) to connect a
differential probe
between VCCSENSE and
VSSSENSE at the location
where the two 5k-ohm
resistors terminate the
95 ohm transmission line.

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: CPU (2 of 2)
Size: Document Number: JV50
Date: Thursday, January 06, 2009 Sheet 5 of 60 Rev: SB



Place them near to the chip (< 0.5")




JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Cantiga (1 of 6)**

Size: Document Number **JV50** Rev: **SB**

Date: Thursday, January 06, 2009 Sheet 6 of 80





CANTIGA-DM-EP-U-NIF
71.CNTIG.00U

CANTIGA-DM-EP-U-NIF
71.CNTIG.00U

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

File	Cantiga (3 of 6)		
Size	Document Number	JV50	Rev
Date:	Thursday, January 08, 2009	Sheet	8 of 80





NB11		9 of 10	
AM36	VSS	AM36	VSS
AM38	VSS	AM38	VSS
AM39	VSS	AM39	VSS
AM40	VSS	AM40	VSS
AM41	VSS	AM41	VSS
AM42	VSS	AM42	VSS
AM43	VSS	AM43	VSS
AM44	VSS	AM44	VSS
AM45	VSS	AM45	VSS
AM46	VSS	AM46	VSS
AM47	VSS	AM47	VSS
AM48	VSS	AM48	VSS
AM49	VSS	AM49	VSS
AM50	VSS	AM50	VSS
AM51	VSS	AM51	VSS
AM52	VSS	AM52	VSS
AM53	VSS	AM53	VSS
AM54	VSS	AM54	VSS
AM55	VSS	AM55	VSS
AM56	VSS	AM56	VSS
AM57	VSS	AM57	VSS
AM58	VSS	AM58	VSS
AM59	VSS	AM59	VSS
AM60	VSS	AM60	VSS
AM61	VSS	AM61	VSS
AM62	VSS	AM62	VSS
AM63	VSS	AM63	VSS
AM64	VSS	AM64	VSS
AM65	VSS	AM65	VSS
AM66	VSS	AM66	VSS
AM67	VSS	AM67	VSS
AM68	VSS	AM68	VSS
AM69	VSS	AM69	VSS
AM70	VSS	AM70	VSS
AM71	VSS	AM71	VSS
AM72	VSS	AM72	VSS
AM73	VSS	AM73	VSS
AM74	VSS	AM74	VSS
AM75	VSS	AM75	VSS
AM76	VSS	AM76	VSS
AM77	VSS	AM77	VSS
AM78	VSS	AM78	VSS
AM79	VSS	AM79	VSS
AM80	VSS	AM80	VSS
AM81	VSS	AM81	VSS
AM82	VSS	AM82	VSS
AM83	VSS	AM83	VSS
AM84	VSS	AM84	VSS
AM85	VSS	AM85	VSS
AM86	VSS	AM86	VSS
AM87	VSS	AM87	VSS
AM88	VSS	AM88	VSS
AM89	VSS	AM89	VSS
AM90	VSS	AM90	VSS
AM91	VSS	AM91	VSS
AM92	VSS	AM92	VSS
AM93	VSS	AM93	VSS
AM94	VSS	AM94	VSS
AM95	VSS	AM95	VSS
AM96	VSS	AM96	VSS
AM97	VSS	AM97	VSS
AM98	VSS	AM98	VSS
AM99	VSS	AM99	VSS
AM100	VSS	AM100	VSS

VSS

CANTIGA-GM-GP-U-NF
71.CNTIG.00U

NB11		16 of 10	
BG21	VSS	AH8	VSS
BG22	VSS	AH9	VSS
BG23	VSS	AH10	VSS
BG24	VSS	AH11	VSS
BG25	VSS	AH12	VSS
BG26	VSS	AH13	VSS
BG27	VSS	AH14	VSS
BG28	VSS	AH15	VSS
BG29	VSS	AH16	VSS
BG30	VSS	AH17	VSS
BG31	VSS	AH18	VSS
BG32	VSS	AH19	VSS
BG33	VSS	AH20	VSS
BG34	VSS	AH21	VSS
BG35	VSS	AH22	VSS
BG36	VSS	AH23	VSS
BG37	VSS	AH24	VSS
BG38	VSS	AH25	VSS
BG39	VSS	AH26	VSS
BG40	VSS	AH27	VSS
BG41	VSS	AH28	VSS
BG42	VSS	AH29	VSS
BG43	VSS	AH30	VSS
BG44	VSS	AH31	VSS
BG45	VSS	AH32	VSS
BG46	VSS	AH33	VSS
BG47	VSS	AH34	VSS
BG48	VSS	AH35	VSS
BG49	VSS	AH36	VSS
BG50	VSS	AH37	VSS
BG51	VSS	AH38	VSS
BG52	VSS	AH39	VSS
BG53	VSS	AH40	VSS
BG54	VSS	AH41	VSS
BG55	VSS	AH42	VSS
BG56	VSS	AH43	VSS
BG57	VSS	AH44	VSS
BG58	VSS	AH45	VSS
BG59	VSS	AH46	VSS
BG60	VSS	AH47	VSS
BG61	VSS	AH48	VSS
BG62	VSS	AH49	VSS
BG63	VSS	AH50	VSS
BG64	VSS	AH51	VSS
BG65	VSS	AH52	VSS
BG66	VSS	AH53	VSS
BG67	VSS	AH54	VSS
BG68	VSS	AH55	VSS
BG69	VSS	AH56	VSS
BG70	VSS	AH57	VSS
BG71	VSS	AH58	VSS
BG72	VSS	AH59	VSS
BG73	VSS	AH60	VSS
BG74	VSS	AH61	VSS
BG75	VSS	AH62	VSS
BG76	VSS	AH63	VSS
BG77	VSS	AH64	VSS
BG78	VSS	AH65	VSS
BG79	VSS	AH66	VSS
BG80	VSS	AH67	VSS
BG81	VSS	AH68	VSS
BG82	VSS	AH69	VSS
BG83	VSS	AH70	VSS
BG84	VSS	AH71	VSS
BG85	VSS	AH72	VSS
BG86	VSS	AH73	VSS
BG87	VSS	AH74	VSS
BG88	VSS	AH75	VSS
BG89	VSS	AH76	VSS
BG90	VSS	AH77	VSS
BG91	VSS	AH78	VSS
BG92	VSS	AH79	VSS
BG93	VSS	AH80	VSS
BG94	VSS	AH81	VSS
BG95	VSS	AH82	VSS
BG96	VSS	AH83	VSS
BG97	VSS	AH84	VSS
BG98	VSS	AH85	VSS
BG99	VSS	AH86	VSS
BG100	VSS	AH87	VSS

VSS

VSS NCTF

VSS SCB

NC

CANTIGA-GM-GP-U-NF
71.CNTIG.00U

AH8	VSS
AH9	VSS
AH10	VSS
AH11	VSS
AH12	VSS
AH13	VSS
AH14	VSS
AH15	VSS
AH16	VSS
AH17	VSS
AH18	VSS
AH19	VSS
AH20	VSS
AH21	VSS
AH22	VSS
AH23	VSS
AH24	VSS
AH25	VSS
AH26	VSS
AH27	VSS
AH28	VSS
AH29	VSS
AH30	VSS
AH31	VSS
AH32	VSS
AH33	VSS
AH34	VSS
AH35	VSS
AH36	VSS
AH37	VSS
AH38	VSS
AH39	VSS
AH40	VSS
AH41	VSS
AH42	VSS
AH43	VSS
AH44	VSS
AH45	VSS
AH46	VSS
AH47	VSS
AH48	VSS
AH49	VSS
AH50	VSS
AH51	VSS
AH52	VSS
AH53	VSS
AH54	VSS
AH55	VSS
AH56	VSS
AH57	VSS
AH58	VSS
AH59	VSS
AH60	VSS
AH61	VSS
AH62	VSS
AH63	VSS
AH64	VSS
AH65	VSS
AH66	VSS
AH67	VSS
AH68	VSS
AH69	VSS
AH70	VSS
AH71	VSS
AH72	VSS
AH73	VSS
AH74	VSS
AH75	VSS
AH76	VSS
AH77	VSS
AH78	VSS
AH79	VSS
AH80	VSS
AH81	VSS
AH82	VSS
AH83	VSS
AH84	VSS
AH85	VSS
AH86	VSS
AH87	VSS
AH88	VSS
AH89	VSS
AH90	VSS
AH91	VSS
AH92	VSS
AH93	VSS
AH94	VSS
AH95	VSS
AH96	VSS
AH97	VSS
AH98	VSS
AH99	VSS
AH100	VSS

AF32	VSS
AF33	VSS
AF34	VSS
AF35	VSS
AF36	VSS
AF37	VSS
AF38	VSS
AF39	VSS
AF40	VSS
AF41	VSS
AF42	VSS
AF43	VSS
AF44	VSS
AF45	VSS
AF46	VSS
AF47	VSS
AF48	VSS
AF49	VSS
AF50	VSS
AF51	VSS
AF52	VSS
AF53	VSS
AF54	VSS
AF55	VSS
AF56	VSS
AF57	VSS
AF58	VSS
AF59	VSS
AF60	VSS
AF61	VSS
AF62	VSS
AF63	VSS
AF64	VSS
AF65	VSS
AF66	VSS
AF67	VSS
AF68	VSS
AF69	VSS
AF70	VSS
AF71	VSS
AF72	VSS
AF73	VSS
AF74	VSS
AF75	VSS
AF76	VSS
AF77	VSS
AF78	VSS
AF79	VSS
AF80	VSS
AF81	VSS
AF82	VSS
AF83	VSS
AF84	VSS
AF85	VSS
AF86	VSS
AF87	VSS
AF88	VSS
AF89	VSS
AF90	VSS
AF91	VSS
AF92	VSS
AF93	VSS
AF94	VSS
AF95	VSS
AF96	VSS
AF97	VSS
AF98	VSS
AF99	VSS
AF100	VSS


BH48	NCTF_VSS_SCB8H48	1
BH49	NCTF_VSS_SCB8H49	1
BH50	NCTF_VSS_SCB8H50	1
BH51	NCTF_VSS_SCB8H51	1
BH52	NCTF_VSS_SCB8H52	1
BH53	NCTF_VSS_SCB8H53	1
BH54	NCTF_VSS_SCB8H54	1
BH55	NCTF_VSS_SCB8H55	1
BH56	NCTF_VSS_SCB8H56	1
BH57	NCTF_VSS_SCB8H57	1
BH58	NCTF_VSS_SCB8H58	1
BH59	NCTF_VSS_SCB8H59	1
BH60	NCTF_VSS_SCB8H60	1
BH61	NCTF_VSS_SCB8H61	1
BH62	NCTF_VSS_SCB8H62	1
BH63	NCTF_VSS_SCB8H63	1
BH64	NCTF_VSS_SCB8H64	1
BH65	NCTF_VSS_SCB8H65	1
BH66	NCTF_VSS_SCB8H66	1
BH67	NCTF_VSS_SCB8H67	1
BH68	NCTF_VSS_SCB8H68	1
BH69	NCTF_VSS_SCB8H69	1
BH70	NCTF_VSS_SCB8H70	1
BH71	NCTF_VSS_SCB8H71	1
BH72	NCTF_VSS_SCB8H72	1
BH73	NCTF_VSS_SCB8H73	1
BH74	NCTF_VSS_SCB8H74	1
BH75	NCTF_VSS_SCB8H75	1
BH76	NCTF_VSS_SCB8H76	1
BH77	NCTF_VSS_SCB8H77	1
BH78	NCTF_VSS_SCB8H78	1
BH79	NCTF_VSS_SCB8H79	1
BH80	NCTF_VSS_SCB8H80	1
BH81	NCTF_VSS_SCB8H81	1
BH82	NCTF_VSS_SCB8H82	1
BH83	NCTF_VSS_SCB8H83	1
BH84	NCTF_VSS_SCB8H84	1
BH85	NCTF_VSS_SCB8H85	1
BH86	NCTF_VSS_SCB8H86	1
BH87	NCTF_VSS_SCB8H87	1
BH88	NCTF_VSS_SCB8H88	1
BH89	NCTF_VSS_SCB8H89	1
BH90	NCTF_VSS_SCB8H90	1
BH91	NCTF_VSS_SCB8H91	1
BH92	NCTF_VSS_SCB8H92	1
BH93	NCTF_VSS_SCB8H93	1
BH94	NCTF_VSS_SCB8H94	1
BH95	NCTF_VSS_SCB8H95	1
BH96	NCTF_VSS_SCB8H96	1
BH97	NCTF_VSS_SCB8H97	1
BH98	NCTF_VSS_SCB8H98	1
BH99	NCTF_VSS_SCB8H99	1
BH100	NCTF_VSS_SCB8H100	1

TP201	TPAD14-GP
TP202	TPAD14-GP
TP188	TPAD14-GP
TP187	TPAD14-GP


E1	X
E2	X
E3	X
E4	X
E5	X
E6	X
E7	X
E8	X
E9	X
E10	X
E11	X
E12	X
E13	X
E14	X
E15	X
E16	X
E17	X
E18	X
E19	X
E20	X
E21	X
E22	X
E23	X
E24	X
E25	X
E26	X
E27	X
E28	X
E29	X
E30	X
E31	X
E32	X
E33	X
E34	X
E35	X
E36	X
E37	X
E38	X
E39	X
E40	X
E41	X
E42	X
E43	X
E44	X
E45	X
E46	X
E47	X
E48	X
E49	X
E50	X
E51	X
E52	X
E53	X
E54	X
E55	X
E56	X
E57	X
E58	X
E59	X
E60	X

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: Cantiga (6 of 6)
Size: Document Number: JV50 Rev: SB
Date: Thursday, January 06, 2009 Sheet: 11 of 80



Integrated VccBus1_05,VccBus1_5,VccCl1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable




JV50

緯創資通 Wistron Corporation
21F, Sec.1, Hsin Tai Wu Rd., Hsuehchu, Taipei Hsien 221, Taiwan, R.O.C.

File: _____

Size: _____ Document Number: **ICH9-M (1 of 4)** Rev: **SB**



Date: Thursday, January 08, 2009 Sheet: 12 of 80



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: ICH9-M (3 of 4)		
Size	Document Number	Rev
JV50		
Date: Thursday, January 08, 2009		
Sheet 14 of 80		


Pin	Label	Label	Label
AA26	VSS	H5	
AA27	VSS	J23	
AA3	VSS	J29	
AA6	VSS	J27	
AA3	VSS	J22	
AA23	VSS	K28	
AB28	VSS	K29	
AB29	VSS	L13	
AB4	VSS	L15	
AB5	VSS	L2	
AC17	VSS	L26	
AC26	VSS	L27	
AC27	VSS	L5	
AC3	VSS	L7	
AD1	VSS	M12	
AD10	VSS	M13	
AD2	VSS	M14	
AD13	VSS	M15	
AD14	VSS	M16	
AD17	VSS	M17	
AD18	VSS	M23	
AD21	VSS	M28	
AD28	VSS	M29	
AD29	VSS	M11	
AD4	VSS	M12	
AD5	VSS	M13	
AD6	VSS	M14	
AD7	VSS	M15	
AD8	VSS	M16	
AE12	VSS	M17	
AE13	VSS	M18	
AE14	VSS	M26	
AE16	VSS	N27	
AE17	VSS	P14	
AE2	VSS	P13	
AE20	VSS	P14	
AE4	VSS	P15	
AE3	VSS	P16	
AE4	VSS	P17	
AE6	VSS	F2	
AE9	VSS	P23	
AF13	VSS	P28	
AF16	VSS	P29	
AF18	VSS	P4	
AF22	VSS	F7	
AH26	VSS	R11	
AF26	VSS	R12	
AF27	VSS	R13	
AF2	VSS	R14	
AF7	VSS	R15	
AF9	VSS	R16	
AG13	VSS	R17	
AG16	VSS	R18	
AG18	VSS	S26	
AG20	VSS	T12	
AG23	VSS	T13	
AG3	VSS	T14	
AG6	VSS	T15	
AG9	VSS	T16	
AH12	VSS	T17	
AH14	VSS	T23	
AH17	VSS	B26	
AH18	VSS	L12	
AH19	VSS	L13	
AH2	VSS	L14	
AH22	VSS	L14	
AH25	VSS	L15	
AH28	VSS	L16	
AH5	VSS	L17	
AH8	VSS	AD23	
AH12	VSS	U26	
AH14	VSS	U27	
AH17	VSS	U3	
A8	VSS	V1	
B11	VSS	V13	
B14	VSS	V15	
B17	VSS	V23	
B2	VSS	V28	
B20	VSS	V29	
B23	VSS	V4	
B5	VSS	V5	
B8	VSS	W26	
C26	VSS	W27	
C27	VSS	W3	
E11	VSS	Y1	
E14	VSS	Y28	
E18	VSS	Y29	
E7	VSS	Y4	
E21	VSS	Y5	
E24	VSS	AG28	
E3	VSS	AH6	
E8	VSS	AF2	
F18	VSS	B25	
F29	VSS		
G12	VSS		
G14	VSS		
G18	VSS		
G21	VSS		
G24	VSS		
G26	VSS		
G27	VSS		
G8	VSS		
H2	VSS		
H23	VSS		
H26	VSS		
H29	VSS		




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **ICH9-M (4 of 4)**
 Size: Document Number **JV50** Rev: SB
 Date: Thursday, January 06, 2009 Sheet 15 of 60


DDR3 SOCKET_2



Layout Note : Near Pin 126






Layout Note : Near Pin 1




High 5.2 mm

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.			
Title	DDR3 Socket2		
Size	Document Number	JV50	Rev
Date	Thursday, January 08, 2009	Sheet	17 of 60

LCD/INVERTER/CCD CONN



modify by RF









緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wai Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN**

Size: Document Number: **JV50** Rev: SB

Date: Thursday, January 08, 2009 Sheet: 18 of 80



JV50



緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **CRT CONN**

Size: Document Number **JV50** Rev: SB

Date: Thursday, January 06, 2009 Sheet 19 of 80




緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **HDMI CONNECTOR**

Size: A3	Document Number: JV50	Rev: SB
----------	------------------------------	----------------

Date: Thursday, January 06, 2009 Sheet 20 of 60

SATA Connector



JV50

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD CONN

Size

Document Number

JV50


Rev

SB


Date: Thursday, January 08, 2009

Sheet 21 of 60


ODD Connector



JV50

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ODD	
Size	Document Number
	JV50
Date: Thursday, January 08, 2009	Rev
	SB
2	Sheet 22 of 60





BLUETOOTH MODULE



EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request


JV50

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUETOOTH			
Size	Document Number	Rev	
	JV50	SB	
Date: Thursday, January 08, 2009		Sheet 23 of 60	



JV50

緯創資通		Wistron Corporation	
2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.		2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
USB CONN			
Title	Document Number		Rev
	JV50		SB
Date: Thursday, January 08, 2009	Sheet	24	of 60





Place PLLVDD, AVDDL, CRT as close to chip as possible

R349 change to Bead for Transmitter Distortion

JV50

緯創資通 **Wistron Corporation**
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.

File	BCM5764	
Sta	Document Number	Rev
Custom	JV50	SB
Date	Thursday, January 08, 2009	Sheet 25 of 60




ALC888S



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

File: Azalia codec ALC888
 Size: A3 Document Number: **JV50** Rev: **SB**
 Date: Thursday, January 06, 2009 Sheet 27 of 60



LINE IN




Internal Speaker



LINE OUT




MIC IN




JV50

緯創資通 Wistron Corporation
217, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File		AUDIO jack	
Size	Document Number	Rev	SB
Date: Thursday, January 08, 2009		Sheet 25	of 60



5 IN1 CARD-READER (SD/MMC/MS/XD/MS PRO)




緯創資通 Wistron Corporation
 217, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File
 Cardreader RTS5159


Size Document Number **Rev**
 JV50 SB

Date: Thursday, January 08, 2009 **Sheet** 31 **of** 60


Mini Card Connector(WLAN) Support debug-card




Place near MINI1



Mini Card Connector(Robson2 and 3G)



Place near MINIC2



JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.


File: **MINI CARD**

Size: A3 Document Number: **JV50** Rev: **SB**





Date: Thursday, January 06, 2009 Sheet: 33 of 60

For AFTE


EMC2102_FAN_TACH_1	>>>	EMC2102_FAN_TACH_1	51
EMC2102_FAN_DRIVE	>>>	EMC2102_FAN_DRIVE	51






緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsien Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal/Fan Controller	
Title: JVS0 Size: Document Number Date: Thursday, January 08, 2009	Rev: 5B Sheet: 34 of 60




Internal Keyboard Connector




Cover Up Switch



K/B



GOLDEN FINGER FOR DEBUG BOARD




JV50


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
BIOS		
Size	Document Number	Rev
	JV50	SB
Date: Thursday, January 08, 2009		
Sheet 36		of 60

TOUCH PAD







Finger printer



JV50




緯創資通 Wistron Corporation <small>217, 8th, Sec.1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title: Touch PAD and FP	
Size:	Document Number: JV50 Rev: SB
Date: Thursday, January 08, 2009	Sheet: 37 of 60

LED



For AFTE

PWR_CON_BTN# 1	>>> PWR_CON_BTN# 1 S1
PWR_CON_LED# 1	>>> PWR_CON_LED# 1 S1
Volume_Up# 1	>>> Volume_Up# 1 S1
Volume_Down# 1	>>> Volume_Down# 1 S1




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

LED&POWERBD CONN

File: **JV50**


Date: Friday, January 09, 2009

Sheet 38 of 60




JV50	
緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
Title RUN POWER and 3D3V_AUX_S5	
Size	Document Number
JV50	
Date: Thursday, January 08, 2009	Sheet 38 of 60
Rev	SB


CPU_CORE
ISL6266A




TPS51124
1D8V/1D05V




ISL62392
5V/3D3V




GFX_CORE
ISL6263A




Adapter




RT9018A 1D1V S0




RT9026 DDR_VREF_S3




TPS51117 FBVDD




RT8202A VGA CORE



Charger ISL88731A




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshu, Taipei Hsien 221, Taiwan, R.O.C.



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File			ISL6266A CPU CORE		
Size	Document Number		Date		Rev
A3			Thursday, January 08, 2009		SB
			Sheet	41	of
			60		




Iomax=7A
OCP>10.5A

Iomax=7A
OCP>10.5A

Polymer
220uF, 6.3V, 25mohm, Iripple=2.236A
OS-CON
220uF, 6.3V, 10mohm, Iripple=3.9A

Polymer
220uF, 6.3V, 25mohm, Iripple=2.236A
OS-CON
220uF, 6.3V, 10mohm, Iripple=3.9A


$$V_{out} = 0.6 * (1 + R1/R2)$$



W50

緯創資通 Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File		ISL62392 5V/3D3V	
Size	Document Number	Rev	
Custom	JV50	SB	
Date: Thursday, January 08, 2009	Sheet 42 of 60		



$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*E)) * (V_{in}-V_{out}) * V_{out}/V_{in})$

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2)/R2$ --> PWM mode
 $V_{out} = 0.764V * (R1+R2)/R2$ --> Skip Mode

Id=7A
 Qg=8.7-13nC,
 Rdson=23-30mohm

Id=21.7A
 Qg=21.5-33nC,
 Rdson=5.5-6.3mohm

Id=14.5A
 Qg=9.2-14nC,
 Rdson=11-14mohm

Id=21.7A
 Qg=21.5-33nC,
 Rdson=5.5-6.3mohm

1D5V Iomax=12A
 OCP>18A

1D05V Iomax=9A
 OCP>13.5A



JV50

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: **TPS51124 1D5V 1D05V**

Size: A3 Document Number: **JV50** Rev: SB

Date: Thursday, January 08, 2009 Sheet: 43 of 80




20090106

JV50

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File	0D75V/1D1V		Rev
Size	Document Number	JV50	SB
Date:	Thursday, January 06, 2006	Sheet	44 of 60



$$V_{out} = 0.75V * (R1 + R2) / R2$$


JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **TPSS1117 1D8V**

Size: A3 Document Number: **JV50** Rev: **SB**


Date: Thursday, January 06, 2009 Sheet 45 of 60




緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsein 221, Taiwan, R.O.C.

File: **ISL88731A Charger**
 Size: A3 Document Number: **JV50** Rev: **SB**
 Date: Thursday, January 06, 2009 Sheet 47 of 60

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



For AFTE

51 BATA_SDA_1	↔	BATA_SDA_1
51 BATA_SCL_1	↔	BATA_SCL_1
51 BAT_IN#_1	↔	BAT_IN#_1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**



Size	Document Number	Rev
	JV50	SB

Date: Thursday, January 08, 2009 Sheet 48 of 60

SB 1208




SB 1209



JV50

緯創資通 Wistron Corporation	
<small>21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.</small>	
EMI/Spring/Boss	
JV50	
File	Rev SB
Size	Document Number
Date: Friday, January 09, 2009	Sheet 50 of 60

Check test point



Test Point放在Dimm Door打開可量測處


SPKR_L1 Conn. Test Point keep on connector side




FANI Conn. Test Point keep on connector side




FPCN1 Conn. Test Point keep on connector side



KB1 Conn. Test Point keep on connector side




PSCN1 Conn. Test Point keep on connector side




AMIC1 Conn. Test Point keep on connector side




DCIN1 Conn. Test Point keep on connector side




BT1 Conn. Test Point keep on connector side




DB1 Conn. Test Point keep on connector side




TPCN1 Conn. Test Point keep on connector side



USBCN1 Conn. Test Point keep on connector side



TPCN1 Conn. Test Point keep on connector side





SPKR_R1 Conn. Test Point keep on connector side







JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		AFTE TP	
Size	A3	Document Number	JV50
Date	Thursday, January 06, 2009	Sheet	51 of 60
Rev		Rev	SB











緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **N10M(S/6) MIO/GPIO**
 Size: A3 Document Number: **JV50** Rev: **SB**
 Date: Thursday, January 08, 2009 Sheet: 56 of 60

VGA1015 OF 16

AA11	GND	GND	E15
AA12	GND	GND	E16
AA13	GND	GND	E17
AA14	GND	GND	E18
AA15	GND	GND	E19
AA16	GND	GND	E20
AA17	GND	GND	E21
AA18	GND	GND	E22
AA19	GND	GND	E23
AA20	GND	GND	E24
AA21	GND	GND	E25
AA22	GND	GND	E26
AA23	GND	GND	E27
AA24	GND	GND	E28
AA25	GND	GND	E29
AA26	GND	GND	E30
AA27	GND	GND	E31
AA28	GND	GND	E32
AA29	GND	GND	E33
AA30	GND	GND	E34
AA31	GND	GND	E35
AA32	GND	GND	E36
AA33	GND	GND	E37
AA34	GND	GND	E38
AA35	GND	GND	E39
AA36	GND	GND	E40
AA37	GND	GND	E41
AA38	GND	GND	E42
AA39	GND	GND	E43
AA40	GND	GND	E44
AA41	GND	GND	E45
AA42	GND	GND	E46
AA43	GND	GND	E47
AA44	GND	GND	E48
AA45	GND	GND	E49
AA46	GND	GND	E50
AA47	GND	GND	E51
AA48	GND	GND	E52
AA49	GND	GND	E53
AA50	GND	GND	E54
AA51	GND	GND	E55
AA52	GND	GND	E56
AA53	GND	GND	E57
AA54	GND	GND	E58
AA55	GND	GND	E59
AA56	GND	GND	E60
AA57	GND	GND	E61
AA58	GND	GND	E62
AA59	GND	GND	E63
AA60	GND	GND	E64
AA61	GND	GND	E65
AA62	GND	GND	E66
AA63	GND	GND	E67
AA64	GND	GND	E68
AA65	GND	GND	E69
AA66	GND	GND	E70
AA67	GND	GND	E71
AA68	GND	GND	E72
AA69	GND	GND	E73
AA70	GND	GND	E74
AA71	GND	GND	E75
AA72	GND	GND	E76
AA73	GND	GND	E77
AA74	GND	GND	E78
AA75	GND	GND	E79
AA76	GND	GND	E80
AA77	GND	GND	E81
AA78	GND	GND	E82
AA79	GND	GND	E83
AA80	GND	GND	E84
AA81	GND	GND	E85
AA82	GND	GND	E86
AA83	GND	GND	E87
AA84	GND	GND	E88
AA85	GND	GND	E89
AA86	GND	GND	E90
AA87	GND	GND	E91
AA88	GND	GND	E92
AA89	GND	GND	E93
AA90	GND	GND	E94
AA91	GND	GND	E95
AA92	GND	GND	E96
AA93	GND	GND	E97
AA94	GND	GND	E98
AA95	GND	GND	E99
AA96	GND	GND	E100
AA97	GND	GND	E101
AA98	GND	GND	E102
AA99	GND	GND	E103
AA100	GND	GND	E104
AA101	GND	GND	E105
AA102	GND	GND	E106
AA103	GND	GND	E107
AA104	GND	GND	E108
AA105	GND	GND	E109
AA106	GND	GND	E110
AA107	GND	GND	E111
AA108	GND	GND	E112
AA109	GND	GND	E113
AA110	GND	GND	E114
AA111	GND	GND	E115
AA112	GND	GND	E116
AA113	GND	GND	E117
AA114	GND	GND	E118
AA115	GND	GND	E119
AA116	GND	GND	E120
AA117	GND	GND	E121
AA118	GND	GND	E122
AA119	GND	GND	E123
AA120	GND	GND	E124
AA121	GND	GND	E125
AA122	GND	GND	E126
AA123	GND	GND	E127
AA124	GND	GND	E128
AA125	GND	GND	E129
AA126	GND	GND	E130
AA127	GND	GND	E131
AA128	GND	GND	E132
AA129	GND	GND	E133
AA130	GND	GND	E134
AA131	GND	GND	E135
AA132	GND	GND	E136
AA133	GND	GND	E137
AA134	GND	GND	E138
AA135	GND	GND	E139
AA136	GND	GND	E140
AA137	GND	GND	E141
AA138	GND	GND	E142
AA139	GND	GND	E143
AA140	GND	GND	E144
AA141	GND	GND	E145
AA142	GND	GND	E146
AA143	GND	GND	E147
AA144	GND	GND	E148
AA145	GND	GND	E149
AA146	GND	GND	E150
AA147	GND	GND	E151
AA148	GND	GND	E152
AA149	GND	GND	E153
AA150	GND	GND	E154
AA151	GND	GND	E155
AA152	GND	GND	E156
AA153	GND	GND	E157
AA154	GND	GND	E158
AA155	GND	GND	E159
AA156	GND	GND	E160
AA157	GND	GND	E161
AA158	GND	GND	E162
AA159	GND	GND	E163
AA160	GND	GND	E164
AA161	GND	GND	E165
AA162	GND	GND	E166
AA163	GND	GND	E167
AA164	GND	GND	E168
AA165	GND	GND	E169
AA166	GND	GND	E170
AA167	GND	GND	E171
AA168	GND	GND	E172
AA169	GND	GND	E173
AA170	GND	GND	E174
AA171	GND	GND	E175
AA172	GND	GND	E176
AA173	GND	GND	E177
AA174	GND	GND	E178
AA175	GND	GND	E179
AA176	GND	GND	E180
AA177	GND	GND	E181
AA178	GND	GND	E182
AA179	GND	GND	E183
AA180	GND	GND	E184
AA181	GND	GND	E185
AA182	GND	GND	E186
AA183	GND	GND	E187
AA184	GND	GND	E188
AA185	GND	GND	E189
AA186	GND	GND	E190
AA187	GND	GND	E191
AA188	GND	GND	E192
AA189	GND	GND	E193
AA190	GND	GND	E194
AA191	GND	GND	E195
AA192	GND	GND	E196
AA193	GND	GND	E197
AA194	GND	GND	E198
AA195	GND	GND	E199
AA196	GND	GND	E200
AA197	GND	GND	E201
AA198	GND	GND	E202
AA199	GND	GND	E203
AA200	GND	GND	E204
AA201	GND	GND	E205
AA202	GND	GND	E206
AA203	GND	GND	E207
AA204	GND	GND	E208
AA205	GND	GND	E209
AA206	GND	GND	E210
AA207	GND	GND	E211
AA208	GND	GND	E212
AA209	GND	GND	E213
AA210	GND	GND	E214
AA211	GND	GND	E215
AA212	GND	GND	E216
AA213	GND	GND	E217
AA214	GND	GND	E218
AA215	GND	GND	E219
AA216	GND	GND	E220
AA217	GND	GND	E221
AA218	GND	GND	E222
AA219	GND	GND	E223
AA220	GND	GND	E224
AA221	GND	GND	E225
AA222	GND	GND	E226
AA223	GND	GND	E227
AA224	GND	GND	E228
AA225	GND	GND	E229
AA226	GND	GND	E230
AA227	GND	GND	E231
AA228	GND	GND	E232
AA229	GND	GND	E233
AA230	GND	GND	E234
AA231	GND	GND	E235
AA232	GND	GND	E236
AA233	GND	GND	E237
AA234	GND	GND	E238
AA235	GND	GND	E239
AA236	GND	GND	E240
AA237	GND	GND	E241
AA238	GND	GND	E242
AA239	GND	GND	E243
AA240	GND	GND	E244
AA241	GND	GND	E245
AA242	GND	GND	E246
AA243	GND	GND	E247
AA244	GND	GND	E248
AA245	GND	GND	E249
AA246	GND	GND	E250
AA247	GND	GND	E251
AA248	GND	GND	E252
AA249	GND	GND	E253
AA250	GND	GND	E254
AA251	GND	GND	E255
AA252	GND	GND	E256
AA253	GND	GND	E257
AA254	GND	GND	E258
AA255	GND	GND	E259
AA256	GND	GND	E260
AA257	GND	GND	E261
AA258	GND	GND	E262
AA259	GND	GND	E263
AA260	GND	GND	E264
AA261	GND	GND	E265
AA262	GND	GND	E266
AA263	GND	GND	E267
AA264	GND	GND	E268
AA265	GND	GND	E269
AA266	GND	GND	E270
AA267	GND	GND	E271
AA268	GND	GND	E272
AA269	GND	GND	E273
AA270	GND	GND	E274
AA271	GND	GND	E275
AA272	GND	GND	E276
AA273	GND	GND	E277
AA274	GND	GND	E278
AA275	GND	GND	E279
AA276	GND	GND	E280
AA277	GND	GND	E281
AA278	GND	GND	E282
AA279	GND	GND	E283
AA280	GND	GND	E284
AA281	GND	GND	E285
AA282	GND	GND	E286
AA283	GND	GND	E287
AA284	GND	GND	E288
AA285	GND	GND	E289
AA286	GND	GND	E290
AA287	GND	GND	E291
AA288	GND	GND	E292
AA289	GND	GND	E293
AA290	GND	GND	E294
AA291	GND	GND	E295
AA292	GND	GND	E296
AA293	GND	GND	E297
AA294	GND	GND	E298
AA295	GND	GND	E299
AA296	GND	GND	E300
AA297	GND	GND	E301
AA298	GND	GND	E302
AA299	GND	GND	E303
AA300	GND	GND	E304
AA301	GND	GND	E305
AA302	GND	GND	E306
AA303	GND	GND	E307
AA304	GND	GND	E308
AA305	GND	GND	E309
AA306	GND	GND	E310
AA307	GND	GND	E311
AA308	GND	GND	E312
AA309	GND	GND	E313
AA310	GND	GND	E314
AA311	GND	GND	E315
AA312	GND	GND	E316
AA313	GND	GND	E317
AA314	GND	GND	E318
AA315	GND	GND	E319
AA316	GND	GND	E320
AA317	GND	GND	E321
AA318	GND	GND	E322
AA319	GND	GND	E323
AA320	GND	GND	E324
AA321	GND	GND	E325
AA322	GND	GND	E326
AA323	GND	GND	E327
AA324	GND	GND	E328
AA325	GND	GND	E329
AA326	GND	GND	E330
AA327	GND	GND	E331
AA328	GND	GND	E332
AA329	GND	GND	E333
AA330	GND	GND	E334
AA331	GND	GND	E335
AA332	GND	GND	E336
AA333	GND	GND	E337
AA334	GND	GND	E338
AA335	GND	GND	E339
AA336	GND	GND	E340
AA337	GND	GND	E341
AA338	GND	GND	E342
AA339	GND	GND	E343
AA340	GND	GND	E344
AA341	GND	GND	E345
AA342	GND	GND	E346
AA343	GND	GND	E347
AA344	GND	GND	E348
AA345	GND	GND	E349
AA346	GND	GND	E350
AA347	GND	GND	E351
AA348	GND	GND	E352
AA349	GND	GND	E353
AA350	GND	GND	E354
AA351	GND	GND	E355
AA352	GND	GND	E356
AA353	GND	GND	E357
AA354	GND	GND	E358
AA355	GND	GND	E359
AA356	GND	GND	E360
AA357	GND	GND	E361
AA358	GND	GND	E362
AA359	GND	GND	E363
AA360	GND	GND	E364
AA361	GND	GND	E365
AA362	GND	GND	E366
AA363	GND	GND	E367
AA364	GND	GND	E368
AA365	GND	GND	E369
AA366	GND	GND	E370
AA367	GND	GND	E371
AA368	GND	GND	E372
AA369	GND	GND	E373
AA370	GND	GND	E374
AA371	GND	GND	E375
AA372	GND	GND	E376
AA373	GND	GND	E377
AA374	GND	GND	E378
AA375	GND	GND	E379
AA376	GND	GND	E380
AA377	GND	GND	E381
AA378	GND	GND	E382</






modify by NV




JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		VRAM(1/2)	
Size	Document Number	Rev	
A3	JV50	SB	
Date:	Thursday, January 08, 2009	Sheet	58 of 60



modify by NV



SB
All Component for NB9P-GE2

JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	VRAM(22)		Rev
Size	A3	Document Number	SB
Date:	Thursday, January 09, 2008	Sheet	59 of 60

SB SB SC -1
 12/02
 Page3: change C452 C453 from 27P to 33P by vendor's request
 Page33: add C872 33P for SIV
 Page29: change SPKR_R1 SPKR_L1 from 20.F1396.002 to 20.F1214.002 by CE's request
 Page18: change LCD1 from 20.F1296.040 to 20.F1230.040 by CE's request
 Page24: change USBNCN1 from 20.F1290.015 to 20.F1035.015 by CE's request
 Page38: change PSCN1 from 20.K0356.006 to 20.K0382.006 by CE's request
 Page18: change AMIC1 from 20.F1396.002 to 20.F1214.002 by CE's request
 Page3: add R554 and change U24 pin16 from 3D3V_S0 to 3D3V_VDD48_S0
 Page3: change C457 C450 C416 C430 C418 from mount to DY and change C456 from DY to mount
 Page7: change R192 R195 from 0ohm resistor to 0ohm pad and add R555 RN82 RN83 RN84 RN85 for reflection
 Page9: change C275 from UMA to DY and change C349 from mount to DY
 Page10: change C243 C758 from mount to DY and change R167 R398 from DIS to DY
 Page13: change R216 from 0ohm resistor to 0ohm pad
 Page14: change C413 C252 C703 C392 C707 C734 from mount to DY
 Page17: change C426 C429 from mount to DY
 Page18: change C7 C499 from mount to DY and change R1 from mount to DIS and change R3 from DY to UMA
 Page20: add RN86 for DIS HDMI Smbus
 Page25: change R45 from 0ohm resistor to 0ohm pad
 Page27: change R523 from 0ohm resistor to 0ohm pad
 Page7: add R556 pull-low DY for A1 NB
 Page28: change AGND & GND and change R509 from 0ohm resistor to 0ohm pad
 Page28: change C795 C790 C792 from mount to DY and change R480 R479 from 0ohm to 6K2 and 8K2
 Page28: combine C801 C802 two lu to C801 4.7u
 Page28: delete C815 C814 C809 R500 R503 R513 R507 R502 R508 D31 U56 and change U55 to 84.2N702.E31
 Page28: change R474 from DY to mount and change R475 from mount to DY for 10dB
 Page29: add L29 L30 L31 L32 L33 L34 for ESD
 Page31: change R463 R464 R471 R467 R466 R460 R459 R494 R484 R493 R486 R485 R488 R489 R490 R492 R491 R487 from 0ohm resistor to 0ohm pad
 Page32: change C487 C477 from mount to DY and change R269 from 0ohm resistor to 0ohm pad
 Page12: change C385 C386 from 10p to 7p by vendor's request
 Page35: change C136 C169 from 15p to 7p by vendor's request
 Page33: change R15 R29 R34 from 0ohm resistor to 0ohm pad and change C542 from mount to DY
 Page34: change C42 from mount to DY
 Page35: change C615 C626 C638 R395 from mount to DY and change R394 from DY to mount for PCB version
 Page36: change DB1 from mount to DY
 Page38: add Q35 PWR_LED7 PWR_LED8 and change RN4 from 4P2R to 8P4R and change PWR_LED5 PWR_LED6 from 83.01221.I70 to 83.00193.A70 for LED type
 Page39: change U66 pin1 from CPUCORE_ON to 1D5V_PWRGD and change D13 pin1 from S5_ENABLE to 3V_SV_EN
 Page40: update power sequence logic
 Page41: change G43-G50 from open gap to close gap and change R328 R352 R353 R317 R316 R319-R325 from 0ohm resistor to 0ohm pad
 Page42: change R532 R545 R552 from 0ohm resistor to 0ohm pad and change G118-G128 G130-G140 from open gap to close gap
 Page43: change R246 R233 from 0ohm resistor to 0ohm pad and change G5-G16 G18-G33 from open gap to close gap
 Page43: change R246 pin2 from CPUCORE_ON to 1D5V_PWRGD and add R500 pull-high 10K 3D3V_S5
 Page45: change G100-G109 from open gap to close gap
 Page45: change R157 R187 from 0ohm resistor to 0ohm pad and change G68-G73 G86 G87 G89 G90 G92 G93 G95 G96 G99 from open gap to close gap
 Page46: delete TC19 and change TC20 from DY to GFX
 Page49: change G55-G67 G74-G77 from open gap to close gap
 Page29: change RN75 from 47ohm to 75ohm
 Page28: change C804 C807 from 4.7u to 1u 25V X5R
 Page45: delete TC24
 Page19: delete R104 R129

12/04
 Page24: change U47 from 74.00545.A79 to 74.00547.A79
 Page20: swap HDMI signals for routing
 Page28: change U53 pin22 from AUD_HP1_EN to AMP_MUTE#_R
 Page48: change BAT1 from 20.81094.007 to 20.81156.007
 Page22: change ODD1 from 62.10065.541 to 62.10065.751
 Page22: change R231 R247 from 0ohm resistor to 0ohm pad
 12/05
 Page25: change R39 R53 R21 R31 R22 R35 R28 from 0ohm resistor to 0ohm pad
 Page46: change L23 from 68.R8210.10V to 68.R101A.20B and change U43 from 84.04812.A37 to 84.04168.037 by power team's request
 Page41: change R344 from 2K87 to 3K16 and change C586 from 0.47u to 0.1u by power team's request
 Page41: change U35 U39 from 84.01426.037 to 84.12003.A37 and change U6 U7 U36 U38 from 84.01712.037 to 84.57N03.A37 by power team's request
 Page45: change R457 from 11K to 3K48 and change TC23 from 390u to 220u by power team's request
 12/08
 Page26: change EC7 from DY to mount EMI's request
 Page48: change EC28 EC30 EC31 EC32 from DY to mount EMI's request
 Page31: change EC51 EC52 EC55 EC57 from 0.1u DY to 22p mount EMI's request
 Page5: change C79 C80 from DY to mount EMI's request
 Page46: change C659 from DY to GFX EMI's request
 Page50: change SPRING_GND16-SPRING_GND20 from DY to mount EMI's request
 Page50: add EC61-EC67 0.1u by EMI's request
 Page20: change R313 R314 from 10K 100K to 18K 47K by NV's request
 Page35: change U14 pin83 RN65 pin2 from SHM to DBC_EN by annie's request
 Page18: change LCD1 pin35 from NC to DBC_EN by annie's request
 Page20: add ER1-ER8 0ohm pad by EMI's request
 Page10: change C636 from 1000P DY to 27p mount by RF's request
 12/09
 Page49: change R406 from 6K2 to 4K75 by power team's request
 Page46: change TC16 from mount to GFX
 Page50: add TC19 TC24 100u
 Page41: change C528 C529 S30 C588 C597 C604 from 10u to 4.7u and change C528 C588 from mount to DY
 Page46: change C656 C653 from 10u to 4.7u and change C653 from GFX to DY
 Page42: change C856 C857 C851 C850 from 10u to 4.7u and change C857 C850 from mount to DY
 Page41: change TC5 from DY to mount
 Page5: change C553 C538 C552 C539 C547 C536 C548 C537 from DY to mount
 Page17: change C426 C428 C429 from 10u to 4.7u and change C429 from DY to mount
 Page16: change C440-C442 C463-C465 from 10u to 4.7u and change C440 from DY to mount and change C464 from DY to mount
 Page20: change HDMI from 62.10078.161 to 62.10078.171 by CE's request
 Page24: change USBNCN1 from 20.F1035.015 to 20.F1290.015 by CE's request
 12/10
 Page46: add C873 33p GFX by RF's request
 Page43: add C874 C875 33p by RF's request
 Page20: swap U8 pin13 14 47 48
 Page33: change R16 from DY to mount
 Page47: change R292 from 0ohm resistor to 0ohm pad
 12/11
 Page33: change MINI2 pin 51 from 5V_S5_MIN1 to 5V_S5_MIN2
 12/15
 Page52: change VRAM strap R350

Wistron Corporation
 21F, No. 1, Hsin-Tsu Rd., Hsinchu, Taiwan 300, R.O.C.
HISTORY
 Doc. Number: **JV50**
 Date: 2009.08.05
 Page 30 of 30

SB SB SC -1
12/22
Page49: change R427 from 30K 47K and R428 from 47K to 30K

SC
12/22
Page42: modify by power team's request
Page35: change R372 R395 from DY to mount and change R373 R394 from mount to DY

-1
01/06
Page17: change C400 from mount to DY and change C399 from DY to mount
Page30: change R267 from 39R to 0ohm pad
Page38: delete RN7 and add Q36 Q37
Page25: change U3 pin 38 52 from LAN_AVDD to TP and change U3 pin 68 from NC to TP
Page25: delete R58 and add RN87 and change U5 to 72.24C02.R01
Page3: change R255 from 22R to 33R and change RN42 from 0ohm to 33R
Page33: change R268 R275 R259 from 0ohm resistor to 0ohm pad
Page35: change R394 from DY to mount and change R395 from mount to DY
Page28: change R526 from 0ohm resistor to 0ohm pad
Page35: change R401 from 0ohm resistor to 0ohm pad
Page35: delete Q12 and add R502 R503
Page35: change RN23 pin 5 6 from 3D3V_AUX_S5 to 3D3V_S0
Page44: change U46 to APL5930 by power team's request
Page38: add 3G and BT option
Page28: change R479 from 8K2 to 10K and change R480 from 6K2 to 4K99 for audio speaker gain
Page28: merge CCD1 to LCD1

01/07
Page44: change R437 from 0ohm pad to 0ohm resistor
Page9: change TC18 from UMA to DY and change C276 from DY to mount
Page35: delete RN21 and add R507 10K DY
Page38: change RN4 to 330R and change RN8 to 100R and delete R10 and change RN3 to 8P4R 200R
Page47: change C515 to 78.15322.2FL by power team's request
Page3: mount 33p on EC23 EC24 EC25 EC39 EC48 for RP's request
Page3: add EC68 EC69 33p DY by RP's request
Page20: add R129 4K7 for different vendor

01/08
Page42: change R541 from 200K to 100K and change R544 location
Page42: change R532 R545 from 0ohm pad to 0ohm resistor

01/09
Page38: change name from 3G/ST_LED1 to 3GBT_LED1
Page50: add SPRING_GND23 34.40U07.001, SPRING_GND24 34.40U07.001, SPRING_GND25 34.15J03.001
Page50: SPRING_GND17, SPRING_GND19 change from 34.41Y19.001 to 34.39S07.003
Page50: SPRING_GND18 change from 34.41Y19.001 to 34.4B312.002

Wistron Corporation 31F, No. 1, Hsin-Tai Road, Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.	
HISTORY	
Doc. Number	JV50
Date	2009-01-18
Page	11
of	11
SB	

www.s-manuals.com