

# UMA & Optimus Schematics Document

## IVY Bridge(rPGA989)

### Intel PCH(Panther Point)

*DY :NotInstalled*

*UMA:UMA platform installed*


*OPS:Optimus*

*HR:Huron River*

*CR:Chief River*


*V: V-Series installed*

<Core Design>

		<b>Wistron Corporation</b> 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C
Title		
<b>Cover Page</b>		
Size A4	Document Number <b>LA480</b>	Rev SD
Date: Friday, January 06, 2012	Sheet 1	of 103

# Block Diagram (UMA/Optimus co-lay)

	LA480	LA580
Project Code	91.4TD01.001	91.4TE01.001
PCB P/N	11264	11273
Revision	SC	SC



<b>CPU DC/DC</b> TPS51640 42~43	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
<b>SYSTEM DC/DC</b> TPS51219 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
<b>SYSTEM DC/DC</b> TPS51225 41	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_S5 3D3V_S5
<b>SYSTEM DC/DC</b> RT8207M 46	
INPUTS	OUTPUTS
DCBATOUT	0D75V_S0 1D5V_S3 DDR_VREF_S3
<b>SYSTEM DC/DC</b> TPS51640 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE
<b>VGA</b> TPS51728 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
<b>TI CHARGER</b> BQ24737 40	
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT
<b>SYSTEM DC/DC</b> RT8068A 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0
<b>LDO</b> RT8207 46	
INPUTS	OUTPUTS
5V_S5	0D75V_S0
<b>PCB LAYER</b>	
L1:Top	L5:VCC
L2:GND	L6:Signal
L3:Signal	L7:GND
L4:Signal	L8:Signal

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	X
LANE2	Mini Card2(WWAN)
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	Intel GBE LAN / LAN
LANE7	X
LANE8	Express Card

USB Table port9 is debug port

Pair	Device
0	USB3.0 ext port 1
1	USB3.0 ext port 2
2	USB3.0 ext port 3
3	USB3.0 ext port 4
4	BLUETOOTH (USB1.1)
5	Fingerprint (USB1.1)
6	X
7	X
8	Mini Card2 (WWAN)
9	USB ext. port 4 / E-SATA /USB CHARGER
10	CARD READER
11	Mini Card1 (WLAN)
12	CCD
13	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3		ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN		ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SMBus ADDRESSES

I 2 C / SMBus Addresses		Ref Des	Chief River CRV		
Device	Address	Hex	Bus		
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA		
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA		
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK		

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	N/A
3	N/A
4	ODD
5	ESATA

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Table of Content		
Size	Document Number	Rev
A3	LA480	SD
Date:	Friday, January 06, 2012	Sheet 3 of 103

# SSID = CPU

01.001VY.000 IVY BRIDGE ORCAD SYMBOL.

Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



NOTE:  
If PEG is not implemented, the RX&TX pairs can be left as No Connect

Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Lane reversal does not apply to FDI sideband signals.

NOTE:  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.

NOTE:  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.


Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

<Core Design>

**緯創資通** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C


File: CPU (PCIe/DMI/FDI)  
Size: A3 Document Number: LA480 Rev: SD  
Date: Friday, January 06, 2012 Sheet: 4 of 103

**SSID = CPU**




Connect EC to PROCHOT# through inverting OD buffer.

If PROCHOT# is not used, then it must be terminated with a 68ohm ±5% pull-up resistor to VTT.




- DEL U501**
- DEL R519**
- DEL C503**
- DEL R517**
- DEL R515**
- ASM R510**
- ASM R509**




SANDY  
62.10055.421  
2nd = 62.10040.771

SKT-BGA989C470395-1H180




Signal Routing Guideline:  
SM\_RCOMP keep routing length less than 500 mils.


Disabling SVID:  
If motherboard only supports external graphics:  
Connect DPLL\_REF\_SSCLK on Processor to GND through 1k +/- 5% resistor.  
Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1k +/- 5% resistor power (~15 mW) may be wasted.



In order to minimize resistance, use thick traces to route all COMP signals, use 10-mils wide trace for routing less than 500 mils, or 20-mils wide trace for routing between 500 mils and 1000 mils. Keep 20-mils spacing to any other signals in order to minimize crosstalk.



SSID = CPU



SANDY  
62.10055.421  
2nd = 62.10040.771

SANDY  
62.10055.421  
2nd = 62.10040.771

<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**


Size A3 Document Number **LA480** Rev SD

Date: Friday, January 06, 2012 Sheet 6 of 103


# SSID = CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed




Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



SANDY SKT-BGA989C470395-1H180  
62.10055.421  
2nd = 62.10040.771

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**



Size: A3 Document Number: **LA480** Rev: SD

Date: Friday, January 06, 2012 Sheet 7 of 103

# POWER

VCC CORE: 5.3A

VCCIO: 8.5A



- VCC\_CORE
- AG35 VCC
  - AG34 VCC
  - AG33 VCC
  - AG32 VCC
  - AG30 VCC
  - AG29 VCC
  - AG28 VCC
  - AG27 VCC
  - AF35 VCC
  - AF34 VCC
  - AF33 VCC
  - AF32 VCC
  - AF31 VCC
  - AF30 VCC
  - AF29 VCC
  - AF28 VCC
  - AF27 VCC
  - AF26 VCC
  - AD35 VCC
  - AD34 VCC
  - AD33 VCC
  - AD32 VCC
  - AD31 VCC
  - AD30 VCC
  - AD29 VCC
  - AD28 VCC
  - AD27 VCC
  - AD26 VCC
  - AC35 VCC
  - AC34 VCC
  - AC33 VCC
  - AC32 VCC
  - AC31 VCC
  - AC30 VCC
  - AC29 VCC
  - AC28 VCC
  - AC27 VCC
  - AC26 VCC
  - AA35 VCC
  - AA34 VCC
  - AA33 VCC
  - AA32 VCC
  - AA31 VCC
  - AA30 VCC
  - AA29 VCC
  - AA28 VCC
  - AA27 VCC
  - Y35 VCC
  - Y34 VCC
  - Y33 VCC
  - Y32 VCC
  - Y31 VCC
  - Y30 VCC
  - Y29 VCC
  - Y28 VCC
  - Y27 VCC
  - Y26 VCC
  - Y25 VCC
  - Y24 VCC
  - Y23 VCC
  - Y22 VCC
  - Y21 VCC
  - Y20 VCC
  - Y19 VCC
  - Y18 VCC
  - Y17 VCC
  - Y16 VCC
  - Y15 VCC
  - Y14 VCC
  - Y13 VCC
  - Y12 VCC
  - Y11 VCC
  - Y10 VCC
  - Y9 VCC
  - Y8 VCC
  - Y7 VCC
  - Y6 VCC
  - Y5 VCC
  - Y4 VCC
  - Y3 VCC
  - Y2 VCC
  - Y1 VCC
  - U35 VCC
  - U34 VCC
  - U33 VCC
  - U32 VCC
  - U31 VCC
  - U30 VCC
  - U29 VCC
  - U28 VCC
  - U27 VCC
  - U26 VCC
  - U25 VCC
  - U24 VCC
  - U23 VCC
  - U22 VCC
  - U21 VCC
  - U20 VCC
  - U19 VCC
  - U18 VCC
  - U17 VCC
  - U16 VCC
  - U15 VCC
  - U14 VCC
  - U13 VCC
  - U12 VCC
  - U11 VCC
  - U10 VCC
  - U9 VCC
  - U8 VCC
  - U7 VCC
  - U6 VCC
  - U5 VCC
  - U4 VCC
  - U3 VCC
  - U2 VCC
  - U1 VCC
  - R35 VCC
  - R34 VCC
  - R33 VCC
  - R32 VCC
  - R31 VCC
  - R30 VCC
  - R29 VCC
  - R28 VCC
  - R27 VCC
  - R26 VCC
  - P35 VCC
  - P34 VCC
  - P33 VCC
  - P32 VCC
  - P31 VCC
  - P30 VCC
  - P29 VCC
  - P28 VCC
  - P27 VCC
  - P26 VCC

CPU1F

SANDY

PEG AND DDR




CORE SUPPLY

SVID

SENSE LINES

- VCCIO AH13
- VCCIO AH10
- VCCIO AG10
- VCCIO Y10
- VCCIO L10
- VCCIO P10
- VCCIO J14
- VCCIO J13
- VCCIO J12
- VCCIO H14
- VCCIO H12
- VCCIO H11
- VCCIO G14
- VCCIO G13
- VCCIO G12
- VCCIO F14
- VCCIO F13
- VCCIO F12
- VCCIO E11
- VCCIO E14
- VCCIO E12
- VCCIO E11
- VCCIO D14
- VCCIO D13
- VCCIO D12
- VCCIO D11
- VCCIO C14
- VCCIO C13
- VCCIO C12
- VCCIO C11
- VCCIO B14
- VCCIO B12
- VCCIO B11
- VCCIO A13
- VCCIO A12
- VCCIO A11
- VCCIO J23

For CRB VIDSOUT need to pull high 130 ohm closer to CPU and IMVP7  
For CRB VIDALERT# need to pull high 75 ohm close to CPU



SANDY  
62.10055.421  
2nd = 62.10040.771

<Core Design>




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC CORE)**

Size	Document Number	Rev
Custom	<b>LA480</b>	SD

Date: Friday, January 06, 2012 Sheet 8 of 103





# POWER

CPU1G 7 OF 9	
SANDY	AT24 VAXG
	AT23 VAXG
	AT21 VAXG
	AT20 VAXG
	AT18 VAXG
	AT17 VAXG
	AR24 VAXG
	AR23 VAXG
	AR21 VAXG
	AR20 VAXG
VREF	AP24 VAXG
	AP23 VAXG
	AP21 VAXG
	AP20 VAXG
	AP18 VAXG
	AP17 VAXG
	AN24 VAXG
	AN23 VAXG
	AN21 VAXG
	AN20 VAXG
DDR3 - 1.5V RAILS	AM18 VAXG
	AM17 VAXG
	AM24 VAXG
	AM23 VAXG
	AM21 VAXG
	AM20 VAXG
	AL24 VAXG
	AL23 VAXG
	AL21 VAXG
	AL20 VAXG
SA RAIL	AH24 VAXG
	AH23 VAXG
	AH21 VAXG
	AH20 VAXG
	AH18 VAXG
	AH17 VAXG
	AJ24 VAXG
	AJ23 VAXG
	AJ21 VAXG
	AJ20 VAXG
MISC	AK24 VAXG
	AK23 VAXG
	AK21 VAXG
	AK20 VAXG
	AK18 VAXG
	AK17 VAXG
	AK14 VAXG
	AK12 VAXG
	AJ24 VAXG
	AJ23 VAXG
1.8V RAIL	B6 VCCPLL
	A6 VCCPLL
	A2 VCCPLL

SANDY  
62.10055.421  
2nd = 62.10040.771

## SENSE LINES




Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V\_SM\_VREF\_CNT should have 10 mil trace width




Routing Guideline:  
Power from DDR\_VREF\_S3 and +V\_SM\_VREF\_CNT should have 10 mils trace width.




## VDDQ : 5A



## VCCA : 6A





+V0.85S - VCCSA - System Agent rail voltage can be [0.9, 0.725, 0.8, 0.675] V for IVB [0.9, 0.8] V for SNB



<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title <b>CPU (VCC GFXCORE)</b></p>		
Size A3	Document Number <b>LA480</b>	Rev SD
Date: Friday, January 06, 2012	Sheet 9	of 103

SSID = CPU



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

Size: A3	Document Number: <b>LA480</b>	Rev: <b>SD</b>
Date: Friday, January 06, 2012	Sheet: 10	of 103

D

C

B

A

# BLANK

<Core Design>


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</small>	

Title	
<Title>	

Size	Document Number	Rev
A4	LA480	SD

# VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

CAD Note: All VREF traces should have 20:20 mil trace geometry. Note that while 20 mil trace width is optimal, short violations is acceptable if required due to tight routing constraints.



D

C

B

A

# BLANK




<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</small>	



Title		
<Title>		

Size	Document Number	Rev
A4	LA480	SD





**SSID = MEMORY**



Note:  
If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30  
  
If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32



**SSID = MEMORY**



Note:  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34  
  
SO-DIMMB is placed farther from the Processor than SO-DIMMA

62.10017.X41  
380-62.10017.V51

**BLANK**

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DDR3-SODIMM2**

Size  
A4

Document Number


**LA480**

Rev  
**SD**


Date: Friday, January 06, 2012

Sheet 16 of 103











**L\_DDC\_DATA(K47):**  
 This signal is on the LVDS interface.  
 This signal needs to be left NC if eDP is  
 used for the local flat panel display



**Close to PCH**  
 Close to PCH and keep 20mil  
 away from other signal.



**DDI Port B Detect: (SDVO\_CTRL\_DATA)**  
 1: Port B detected  
 0: Port B not detected








PORT	DDI PCH Pin Names	HDMI/DVI Mapping
PORT-B	DDPB_0N	TMDSB_DATA2#
	DDPB_0P	TMDSB_DATA2#
	DDPB_1P	TMDSB_DATA1
	DDPB_1N	TMDSB_DATA1#
	DDPB_2P	TMDSB_DATA0
	DDPB_2N	TMDSB_DATA0#
	DDPB_3P	TMDSB_CLK#
	DDPB_3N	TMDSB_CLK#
	DDPB_AUXN	NA
	DDPB_HPD	HDMI_B_HPD
	SDVO_CTRLCLK	HDMI_B_CTRLCLK
	SDVO_CTRLDATA	HDMI_B_CTRLDATA




**Notes:**  
**1K 0.5% 0402**

The recommended value for this external resistor is 1.0 k ±0.5%. The CRT DAC outputs may be measured when the display is completely white. If CRT DAC signal voltage value is between 665 mV to 770 mV, then the video level is within VESA specification and the reference resistor value is optimal for the motherboard design.

**SSID = PCH**




**For PPT USB3.0 feature**



**Mini Card2 (WWAN)**

**Utilize Port 9 for USB debug**




**Gx8 USB Table**

Pair	Device
0	X
1	USB3.0, ext port1
2	USB2.0, ext port4
3	USB3.0, ext port2
4	Bluetooth
5	CARD READER
6	X
7	X
8	3G
9	USB2.0, ext. port 3
10	Fingerprint
11	Mini Card1 (WLAN)
12	CAMERA
13	X

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 4, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

OC13# for Device 29 (Ports 0-7)  
OC17# for Device 26 (Ports 8-13)



For platforms not supporting Deep S4/S5  
 1.VccSW3\_3 and VccDSW3\_3 will rise at the same time (connected on board)  
 2.DPWROK and RSMRST# will rise at the same time (connected on board)  
 3.SLP\_SUS# and SUSACK# are left as 'no connect'  
 4.SUSWRN# used as SUSWRDNACK/GPIO30

Signal Routing Guideline:  
 DMI\_ZCOMP keep W=4 mila and routing length less than 500 mila.  
 DMI\_IRCOMP keep W=4 mila and routing length less than 500 mila.





Platforms supporting Deep S4/S5 must tie VccSW3\_3 to participate in the handshake during wake and Deep S4/S5 entry may tie SUSACK# to SUSWRN#.

SUS\_ACK#! For non-DSP platforms, this signal can be left unconnected. Due to the internal pull-up on this signal it will be pulled high in order for the boot sequence to proceed.

SYS\_PWROK: the system is ready to start the exit from reset (de-asserts P2C\_RESET# to the processor)  
 PWROK: it indicates to PCH that its CORE well power is stable.  
 Active Sleep Well (ASW) Power OK


80\_PWR\_GOOD after PM\_SLP\_S3# delay 200 ms

SUSWRDNACK: No longer requires a 10-K pull-up to VccSW3 (3.3 V).




This signal is used to control power planes to the Intel® ME sub-system. This signal will be asserted in M-off state. If M3 is not supported then SLP\_A# will have the same timings as SLP\_S3#.

For platforms supporting Deep S4/S5 state, a low on this signal indicates that PCH is in Deep Sleep state and that EC/platform logic does not need to keep the Suspend Rails ON. If high means EC must keep SUS rails ON. If Deep S4/S5 is not supported, then this pin can be left unconnected.




**SSID = PCH**

If PCIe port 1 is disabled, it will cause all PCIe port disabled








**WLAN CLK**

**LAN CLK**








PCIE\_CLK\_CR\_REQ# and PCIE\_CLK\_WLAN\_REQ# support S0 power only



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3  
 - Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.



**SSID = PCH**



**HDA\_SYNC**: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.




**m-SATA**

**HDD1**

**ODD**


**E-SATA**

R2202  
 HR:200K (64.20035.6DL)  
 CRV:10K (63.10334.1DL)




GPIO27 has a weak[20K] internal pull up.  
 To enable on-die PLL Voltage regulator,  
 should not place external pull down.


G-Sensor	ST	KIXNOK
R2226	DY	10K
R2221	10K	DY




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



Note:  
 For PCH debug with XDP, need to NO STUFF R2218



PLL ON DIE VR ENABLE  
 NOTE: This signal has a weak internal pull-up 20K  
 ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
 DISABLED -- LOW (R2212 STUFFED)



NV_CLE	Set to Vcc when LOW Set to Vcc when HIGH
--------	---

TS Signal Disable Guideline:  
 TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4  
 should not float on the motherboard. They  
 should be tied to GND directly.

PROC#WRGD (PCH) --> IMC08BP0WRGD00 (CPU)  
 Indicates that VccDA, VDDQ, VccA (1.8V) and VccIO power  
 supplies are stable. This signal will be asserted only after  
 #P80K assertion.

GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
----------------------	---

GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
----------------------	---



Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED
---------	---

GPIO8 has a weak[20K] internal pull up.  
 Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

R2211 BOM CTRL  
 HR:1K  
 CRV:DY

6A



74.09091.J3F GMT OBS REASON:G9091 series is going to EOL and no room for further cost reduction. Pls help to use AME AME8818 , TI TLV702 and GMT G9090 for replacement.

74.09198.G7F OBS

VCCVRM(Internal PLL and VRMs):  
 A.1.5V for Mobile  
 B.1.8 V for Desktop

Refer to NPCE795 shared SPI flash architecture

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH : POWER1**

Size A3	Document Number <b>LA480</b>	Rev <b>SD</b>
Date: Friday, January 06, 2012	Sheet 23	of 103





SSID = PCH



<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH : VSS**

Size: A3 | Document Number: **LA480** | Rev: **SD**

Date: Friday, January 06, 2012 | Sheet: 25 of 103

**BLANK**

<Core Design>




<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	--	---

Title		
<b>Reserved</b>		







Size	Document Number	Rev
A4	<b>LA480</b>	<b>SD</b>

Date: Friday, January 06, 2012	Sheet 26 of 103
--------------------------------	-----------------

SSID = KBC




MODEL_ID_AD (Pin10)	Pull Down	Pull High	Voltage
IMDA	100.0K	33.0K	2.481V
OPTIM08	100.0K	47.0K	2.245V




PCB Version A/D (Pin#)	Full-Low Resistor	Full-High Resistor (3.0V_AUX_55)	Voltage
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
+S	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.65V

71.00885.A0G  
IC EMB CTRL NPCE885PA0DX LQFP 128P

Code change to Low Active on 8/19







20110705\_A0D

<Core Design>

緯創資通 Wistron Corporation  
21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsueh,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO CODEC		
Size	Document Number		Rev		SD
A2	LA480		1.0		
Date:	Friday, January 06, 2012	Sheet	22	of	100

**BLANK**

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number


**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012


Sheet 30 of 103

25MHz XTAL





	C3103	C3148
VB480	15pF 78.15034.1FL	12pF
VB580	12pF 78.12034.1FL	12pF



71.08111.N03, IC PCIE CTRL RTL8111F-CGT QFN 48P  
 71.08111.J03, IC PCIE RTL8111E-VL-CGT QFN 48P  
 8111F can use GPIO to inform system to do LAN PWR power down.




Make sure PCIE\_Wake# & PCIE\_CLK\_LAN\_Roll connected to 10k resistor pull high close to PCH side



The SM DATA with 10K ohm pull GND.



Layout Note: Close to U3101 pin C3130 - C3134, C3138, C3139 For VDD10 pins - 3, 6, 9, 13, 29, 41, 45.  
 Layout Note: C3128&C3149 Close to U3101 pin21



Layout Note: C3135, C3140-C3144 Close to U3101 pin For VDD33 pins - 12, 27, 39, 42, 47, 48.

<Core Design



**BLANK**

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012

Sheet 33 of 103

**BLANK**

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012

Sheet 34 of 103

**BLANK**

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB 3.0 Controller**

Size  
A4

Document Number

**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012


Sheet 35 of 103




Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation

DEL R3714  
R3705 -> 100K  
DY C3701

FROM M1/M3




Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK




SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ \* 0.55± 200mV and the edge must be monotonic


Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



5 S3 Power Reduction




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>ADAPTER</b>		
Size A3	Document Number <b>LA480</b>	Rev <b>SD</b>
Date: Friday, January 06, 2012	Sheet 37	of 103




# Adaptor in to generate DCBATOUT



<Core Design>

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title DCIN_JACK</b>	
Size A3	Document Number <b>LA480</b>
Date: Friday, January 06, 2012	Rev <b>SD</b>
Sheet 38	of 103

# BATTERY CONNECTOR



## DY on LAB stage


<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> <b>BATT_CONN</b>	
<b>Size</b> Document Number <b>LA480</b>	<b>Rev</b> <b>SD</b>
Date: Friday, January 06, 2012 Sheet 39 of 103	



**SSID = Charger**

A8 ( ANNIE/ASTRO)  
PR4007, PR4008

AD+ total power	R1	R2
65w	64.12425.6DL	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K





STOP\_CHG# connects to KBC



Charger Current=1.4~3.6A



SSID = PWR.Plane.Regulator\_5v3p3v













	Main source	2nd source
PU4402	84.07608.037 FDMS7608S-GP	
PU4403	84.07608.037 FDMS7608S-GP	

BOM control




Design current: 22A



<Core Design>

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> TPS51640_CPU_CORE(3/3)	
<b>Size</b> Document Number	<b>Rev</b> SD
<b>&lt;Doc&gt;</b>	
Date: Friday, January 06, 2012 Sheet 44 of 103	

# TPS51219 for 1D05V




**84.00172.037**  
 $I_d=20A, Q_g=9.8\sim 15nC,$   
 $R_{ds(on)}=10.3\sim 12.4\text{ mohm}$


**84.00460.037**  
 $I_d=40A, Q_g=16.8\sim 25.5nC,$   
 $R_{ds(on)}=4.9\sim 6.1\text{ mohm}$

Design Current = 11.69A  
 OCP > 17.9A


**77.C3371.051**  
 330uF, 2.5V,  
 ESR=9mΩ, Irripple=3.726A

0.68uH 7.3\*6.6\*3  
 DCR=5~5.5mohm  
 $I_{dc}=15.5A, I_{sat}=25A$





**SSID = PWR.Plane.Regulator\_1p8v**



<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: <b>PWM_1D8V_RT8015B</b>		
Size	Document Number	Rev
Date: Friday, January 06, 2012	Sheet 47 of	SD






# LCD / Inverter Connector

## CAMERA POWER




SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
JPI	74.07534.A7F	OBS	High Active
SMT	74.05240.A7F	OBS	High Active


## LCD POWER





## LCDVDD Discharge




For EMI request  
Close to LVDS connector



## Panel BL brightness/Power En/BL En




# CRT connector




## CRT DDCDATA & DDCCLK level shift




Pull High 5V Design on CRT Board



## CRT Hsync & Vsync level shift




## CRT RGB




# HDMI Passive Level Shifter


Close to HDMI Connector





# HDMI CONNECTOR




## EMI's request



# HDMI DDC Passive Level Shifter



## ESD Request



**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**eDP**

Size  
A4

Document Number

**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012

Sheet 52 of 103

**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**S-VIDEO**

Size  
A4

Document Number

**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012

Sheet 53 of 103

**BLANK**

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A4

Document Number

**LA480**

Rev

**SD**


Date: Friday, January 06, 2012

Sheet 54 of 103

**SSID = User.Interface**

# *ITP Connector*


H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.



<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>ITP</b>			
Size	Document Number		Rev
A4	<b>LA480</b>		<b>SD</b>
Date: Friday, January 06, 2012		Sheet 55	of 103



# SATA HDD Connector



# ODD Connector



SATA\_RX- and SATA\_RX+ Trace  
 Length match within 20 mil

Mars:  
 Exchange ODD and ESATA differential pair each other.




- 74.02069.079 TI TPS2069DGNR MSOP 8P
- 74.07534.D79 UPI UF7534PRA8-15 MSOP 8P
- 74.00547.C79 GMT G547F1P81U MSOP 8P (OBS)
- 74.07534.A79 UPI UF7534ARA8-15 MSOP8P

When the drive is powered on, the FET to the MD/DA pin drive is OFF.  
 When the drive is powered off, the FET to the MD/DA pin is ON




SUPPORT ZERO SATA ODD



# SATA Zero Power ODD

Current limit  
 Active High  
 typ =>2A



TI	74.02069.079	TPS2069DGNR	High Active
DIODES		AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD**

Size: A3 Document Number: **LA480** Rev: SD

Date: Friday, January 06, 2012 Sheet: 56 of 103



**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**E-SATA+USB**

Size  
A4

Document Number

**LA480**



Rev  
**SD**

Date: Friday, January 06, 2012


Sheet 57 of

103



## Int. Digital MIC for V series



## Int. Mono Analog MIC for B series



## INTERNAL STEREO SPEAKERS



Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.

Place these EMI components close to speaker connector.


Table 58.1 - Bi-direction ESD multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	RSB5.6SMT2R	N/A	83.RSB56.BAF
ON SEMI	ESD5B5.0ST1G	N/A	83.ESD5B.0AF
NXP	PESD5V0S1BB	N/A	83.0005V.0AF

<Core Design>

FOR CO-LAY

# GIGA Lan Transformer



- 1st  
 68.IH601.301(Taimag) for 1000  
 68.HH035.301(Taimag) for 10/100  
 2nd  
 68.2413S.30A(Lankom) for 1000  
 68.H6441.301(Lankom) for 10/100

TVS


83.00005.BAE

DIODE ARR SRV05-4.TCT SOT-23-6



83.09904.AAE

DIODE ESD AZC099-04S SOT23-6L

## Swap for V480



## LAN Connector





<Core Design>

緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>RJ45 / Transformer</b>		
Size A3	Document Number <b>LA480</b>	Rev <b>SD</b>
Date: Friday, January 06, 2012	Sheet 59	of 103

**SSID = Flash.ROM**


# SPI FLASH ROM (8M byte) for PCH



the same page 23 VCCSPI power

4MB			
SO8	Marconix	MX25L3206EM2I-12G	72.25320.C01
	Winbond	W25Q032BVSSIG	72.25Q32.A01
	Numonyx	N25Q032A13ESE40	72.25032.H01
8MB			
SO8	Marconix	MX25L6406EM2I-12G	72.25640.D01
	Winbond	W25Q064CVSSIG	72.25Q64.B01
	Numonyx	N25Q064A13ESE40	72.25Q64.D01
16MB			
WSON	Marconix	MX25L12836EZNI-10G	72.25128.X01
	Marconix	MX25L12835EZNI-10G	72.25128.Y01
	Winbond	W25Q128BVEIG	72.25128.I01
Numonyx	N25Q128A13EF840	72.25128.B03	

**SSID = RBATT**




<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Flash/RTC</b>		
Size A3	Document Number <b>LA480</b>	Rev <b>SD</b>
Date: Friday, January 06, 2012	Sheet 60	of 103

# USB Board CONN.



Support 2A

Place U6102 close to USBCN1

<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>USB Connector</b>	
Title Size A3	Document Number <b>LA480</b>
Date: Friday, January 06, 2012	Rev <b>SD</b>
Sheet 61 of 103	1









# USB3.0 Port1

# USB3.0 Port2

# USB3.0 Port3

# USB3.0 Port4

2A




<Core Design>

緯創資通 Wistron Corporation  
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichang,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB 3.0 Port*2
Size	Document Number	Rev	
A2	LA480	SD	
Date	Friday, January 06, 2012	Sheet	62 of 104



# SSID = User.Interface

## Bluetooth conn.



BT Module pin definition is same as LA470

SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active
GMT	74.05240.A7F	OBS	High Active



<Core Design>


**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Bluetooth**

Size: A4 Document Number: **LA480** Rev: **SD**

Date: Friday, January 06, 2012 Sheet 63 of 103

# Finger Printer Connector




<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Finger Printer Connector</b>	
Title	Document Number <b>LA480</b>
Size A4	Rev <b>SD</b>
Date: Friday, January 06, 2012	Sheet 64 of 103






**SSID = Wireless**




# Mini Card Connector(802.11a/b/g/n)



Place near MINI Card CONN



Reserve for AOAC



**G6506~G6511  
placement close close WLAN1  
in bottom side**

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINICARD(WLAN)/TP CONN**


Size A3 Document Number: **LA480** Rev: **SD**

Date: Friday, January 06, 2012 Sheet 65 of 103

**SSID = Wireless**

# mSATA for V Series Only

## Mini Card Connector(Full Card)



<Core Design>






<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>WWAN Connector</b>	
Size A3	Document Number <b>LA480</b>
Date: Friday, January 06, 2012	Rev <b>SD</b>
Sheet 66	of 103

**BLANK**

<Core Design>


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A4	<b>LA480</b>		<b>SD</b>
Date: Friday, January 06, 2012		Sheet 67	of 103

# SSID = User.Interface



SSID = KBC

Internal Keyboard Connector




KB14 for 14" VB480 & VB485  
 KB15 for 15" VB580 & VB585


\* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

SSID = Touch.Pad



Normal Pad for B Series 5V  
 ClickPad for V Series 3.3V



<Core Design>

緯創資通 Wistron Corporation  
 21F, 8th, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

TOUCH PAD CONNECTOR			
Size A2	Document Number	LA480	Rev SD
Date: Friday, January 08, 2012	Sheet 69	of	104

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Hall Sensor**

Size  
A4


Document Number

**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012

Sheet 70 of 103



<Core Design>

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Dubug connector**

Size A4	Document Number <b>LA480</b>	Rev <b>SD</b>
------------	---------------------------------	------------------

Date: Friday, January 06, 2012 Sheet 71 of 103

**BLANK**

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012

Sheet 72 of 103



**BLANK**

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	--	---

Title **Reserved**

Size A4	Document Number <b>LA480</b>	Rev <b>SD</b>
------------	---------------------------------	------------------

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>CARD Reader CONN</b>		
Size A2	Document Number <b>LA480</b>	Rev. <b>SD</b>
Date Friday, January 06, 2012	Sheet 74	of 104

**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***New Card***

Size

A4

Document Number

**LA480**

Rev

**SD**

Date: Friday, January 06, 2012

Sheet 75 of 103

**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**LA480**

Rev

**SD**

Date: Friday, January 06, 2012

Sheet 76 of 103

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**LA480**

Rev

**SD**

Date: Friday, January 06, 2012

Sheet 77 of

103

**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**LA480**



Rev

**SD**

Date: Friday, January 06, 2012

Sheet 78 of 103


# G-Sensor V Series Only



### Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.

<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>G-Sensor</b>		
Size A4	Document Number <b>LA480</b>	Rev <b>SD</b>
Date: Friday, January 06, 2012	Sheet 79	of 103

# RFID




Table 80.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015TEB	N/A	84.00015.B1H
Panasonic	DRC9115T0L	N/A	84.09115.A11

Table 80.2- EEPROM multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	N/A	72.BUL08.A0Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R

<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>RF ID</b>		
Size A4	Document Number <b>LA480</b>	Rev <b>SD</b>
Date: Friday, January 06, 2012		Sheet 80 of 103



**BLANK**

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**LA480**








Rev

**SD**


Date: Friday, January 06, 2012

Sheet 81 of 103

R8201 and R8203 Dual layout with TR8201



- AFTP8201 1 5V\_USB4\_S3
- AFTP8202 1 3D3V\_AUX\_S5
- AFTP8203 1 ADP\_LED
- AFTP8204 1 USB\_PN2\_R
- AFTP8205 1 USB\_PP2\_R
  
- AFTP8210 1 HPOUT\_JD
- AFTP8213 1 USB\_PWR\_OC#
- AFTP8223 1 USB\_PWR\_EN
- AFTP8212 1 USB\_AO\_SEL0
- AFTP8209 1 AUD\_MIC1\_COMBO\_R
  
- AFTP8207 1 AUD\_HPOUT\_R
- AFTP8208 1 AUD\_HPOUT\_L
  
- AFTP8211 1 AU\_GND
  
- AFTP8214 1 USB\_PP5\_R
- AFTP8215 1 USB\_PN5\_R
- AFTP8216 1 USB\_PP9\_R
- AFTP8217 1 USB\_PN9\_R
- AFTP8218 1 CLK\_PCH\_48M
- AFTP8219 1 PLT\_RST#
- AFTP8220 1 3D3V\_S0\_CARD
- AFTP8221 1 5V\_S5
- AFTP8222 1 GND
- AFTP8225 1



<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **IO Board Connector**

Size: A3 | Document Number: **LA480** | Rev: **SD**

Date: Friday, January 06, 2012 | Sheet: 82 of 103

SPEC. (DG-05587-001\_v03\_p.70)  
 PEX\_CLK\_REQ\_N is an open-drain bi-directional signal;  
 by default it should have a 10 kΩ pull-up to 3.3V.  
 This signal is an active low signal.

PCI Express PEX\_IOVVD/Q Combined (DG-05587-001\_v03\_p.72\_Table 10)

Capacitor Type	Footprint	Population	Location
1.0uF	X6S 0402	4	Under GPU
4.7uF	X6S 0603	2	Near GPU
10uF	X5R 0805	4	Midway Between GPU and Power Supply
22uF	X5R 0805	4	Midway Between GPU and Power Supply

X6S (+/-22% -55-105°C)  
 X5R (+/-15% -55-85°C)




SPEC. (DG-05587-001\_v03\_p.70)  
 For PCI ECPRESS connection,  
 please use 0.22uF, 20%, 0402, X5R  
 or better AC coupling capacitors.

0.22uF (X5R)  
 K0402

PCI Express PEX\_SVDD/PLLHVDD Connected to NV3V3 (DG-05587-001\_v03\_p.72\_Table 12)

Capacitor Type	Footprint	Population	Location
0.1uF	X5R 0402	1	Near GPU
4.7uF	X5R 0603	2	Near GPU


X5R (+/-15% -55-85°C)



PCI Express PEX\_PLLVDD (DG-05587-001\_v03\_p.72\_Table 11)

Capacitor Type	Footprint	Population	Location
100mF	X6S 0402	1	Under GPU
1.0uF	X5R 0603	1	Near GPU
4.7uF	X5R 0805	1	Near GPU


X6S (+/-22% -55-105°C)  
 X5R (+/-15% -55-85°C)




SPEC. (DG-05587-001\_v03\_p.214)  
 By default, pull-down the TESTMODE pin to GND with a 10kΩ resistor.  
 For XOR tree testing, TESTMODE should be pulled up to 3v3 with a 10 kΩ resistor.

SPEC. (DG-05587-001\_v03\_p.70)  
 PEX\_TERM# is used for internal calibration;  
 pull-down this signal with 2.49 kΩ, 1% resistor.


1.05V ±30mV 3300mA total (DG-05587-001\_v03\_p.71\_Table 9)





dGPU reset




### LVDS Interface



SPEC. (DG-05587-001\_v03\_p.160)  
 Pull down IFPxy IOVDD with 10kΩ resistor.  
 Pull down IFPxy PLLVDD with 10kΩ resistor.  
 The other IO pins can be NC, this includes unused data lines.



### HDMI Interface




<Core Design>

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
 Taipei Hsein 221, Taiwan, R.O.C.

Title **N13P\_GPU (2/5): DIGITALOUT**

Size A2 Document Number **LA48** Rev **SD**

Date: Friday, January 08, 2012 Sheet 84 of 103



GPU FBVDDQ Decoupling (DG-05587-001\_v03\_p.86\_Table 2)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R 0402	8	Under GPU
1uF	X7R 0603	2	Under GPU
4.7uF	X6S 0603	2	Under GPU
10uF	X5R 0805	4	Near GPU

X7R (+/-15% -55-125°C)  
 X6S (+/-22% -55-105°C)  
 X5R (+/-15% -55-85°C)

Mode D Command Mapping (DG-05587-001\_v03\_p.78\_Table 16)

N13x DDR3 mode D	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD0	CS0#	
FBx_CMD1	ODT	
FBx_CMD2	RST	
FBx_CMD3	CKE	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	B0	B0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#
FBx_CMD17		
FBx_CMD18		
FBx_CMD19		
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A5	A5
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#
FBx_CMD31		

Mode D-N13x FB CMD mapping

FBA_CMD0	U30	FBA_CS0#	88
FBA_CMD1	U29	FBA_ODT0	88
FBA_CMD2	U28	FBA_CKE0	88
FBA_CMD3	R33	FBA_CSD0	88
FBA_CMD4	U32	FBA_RST	88/89
FBA_CMD5	A29	FBA_A9	88/89
FBA_CMD6	U28	FBA_A7	88/89
FBA_CMD7	U28	FBA_A0	88/89
FBA_CMD8	V29	FBA_A2	88/89
FBA_CMD9	U34	FBA_A4	88/89
FBA_CMD10	U34	FBA_A4	88/89
FBA_CMD11	U31	FBA_A0	88/89
FBA_CMD12	U34	FBA_A0	88/89
FBA_CMD13	V33	FBA_A15	88/89
FBA_CMD14	V33	FBA_A15	88/89
FBA_CMD15	V33	FBA_A15	88/89
FBA_CMD16	V33	FBA_A15	88/89
FBA_CMD17	V33	FBA_A15	88/89
FBA_CMD18	V33	FBA_A15	88/89
FBA_CMD19	V33	FBA_A15	88/89
FBA_CMD20	V33	FBA_A15	88/89
FBA_CMD21	V33	FBA_A15	88/89
FBA_CMD22	V33	FBA_A15	88/89
FBA_CMD23	V33	FBA_A15	88/89
FBA_CMD24	V33	FBA_A15	88/89
FBA_CMD25	V33	FBA_A15	88/89
FBA_CMD26	V33	FBA_A15	88/89
FBA_CMD27	V33	FBA_A15	88/89
FBA_CMD28	V33	FBA_A15	88/89
FBA_CMD29	V33	FBA_A15	88/89
FBA_CMD30	V33	FBA_A15	88/89
FBA_CMD31	V33	FBA_A15	88/89

Mode D-N13x FB CMD mapping

FBB_CMD0	D13	FBB_CS0#	90
FBB_CMD1	F14	FBB_ODT0	90
FBB_CMD2	F14	FBB_CKE0	90
FBB_CMD3	B12	FBB_CSD0	90
FBB_CMD4	B12	FBB_RST	90/91
FBB_CMD5	G15	FBB_A9	90/91
FBB_CMD6	F15	FBB_A7	90/91
FBB_CMD7	F15	FBB_A0	90/91
FBB_CMD8	E18	FBB_A2	90/91
FBB_CMD9	D15	FBB_A4	90/91
FBB_CMD10	F15	FBB_A4	90/91
FBB_CMD11	F15	FBB_A4	90/91
FBB_CMD12	F15	FBB_A4	90/91
FBB_CMD13	F15	FBB_A4	90/91
FBB_CMD14	F15	FBB_A4	90/91
FBB_CMD15	F15	FBB_A4	90/91
FBB_CMD16	F15	FBB_A4	90/91
FBB_CMD17	F15	FBB_A4	90/91
FBB_CMD18	F15	FBB_A4	90/91
FBB_CMD19	F15	FBB_A4	90/91
FBB_CMD20	F15	FBB_A4	90/91
FBB_CMD21	F15	FBB_A4	90/91
FBB_CMD22	F15	FBB_A4	90/91
FBB_CMD23	F15	FBB_A4	90/91
FBB_CMD24	F15	FBB_A4	90/91
FBB_CMD25	F15	FBB_A4	90/91
FBB_CMD26	F15	FBB_A4	90/91
FBB_CMD27	F15	FBB_A4	90/91
FBB_CMD28	F15	FBB_A4	90/91
FBB_CMD29	F15	FBB_A4	90/91
FBB_CMD30	F15	FBB_A4	90/91
FBB_CMD31	F15	FBB_A4	90/91

Mode D-N13x FB CMD mapping

FBB_CMD32	D13	FBB_CS0#	90
FBB_CMD33	F14	FBB_ODT0	90
FBB_CMD34	F14	FBB_CKE0	90
FBB_CMD35	B12	FBB_CSD0	90
FBB_CMD36	B12	FBB_RST	90/91
FBB_CMD37	G15	FBB_A9	90/91
FBB_CMD38	F15	FBB_A7	90/91
FBB_CMD39	F15	FBB_A0	90/91
FBB_CMD40	E18	FBB_A2	90/91
FBB_CMD41	D15	FBB_A4	90/91
FBB_CMD42	F15	FBB_A4	90/91
FBB_CMD43	F15	FBB_A4	90/91
FBB_CMD44	F15	FBB_A4	90/91
FBB_CMD45	F15	FBB_A4	90/91
FBB_CMD46	F15	FBB_A4	90/91
FBB_CMD47	F15	FBB_A4	90/91
FBB_CMD48	F15	FBB_A4	90/91
FBB_CMD49	F15	FBB_A4	90/91
FBB_CMD50	F15	FBB_A4	90/91
FBB_CMD51	F15	FBB_A4	90/91
FBB_CMD52	F15	FBB_A4	90/91
FBB_CMD53	F15	FBB_A4	90/91
FBB_CMD54	F15	FBB_A4	90/91
FBB_CMD55	F15	FBB_A4	90/91
FBB_CMD56	F15	FBB_A4	90/91
FBB_CMD57	F15	FBB_A4	90/91
FBB_CMD58	F15	FBB_A4	90/91
FBB_CMD59	F15	FBB_A4	90/91
FBB_CMD60	F15	FBB_A4	90/91
FBB_CMD61	F15	FBB_A4	90/91
FBB_CMD62	F15	FBB_A4	90/91
FBB_CMD63	F15	FBB_A4	90/91
FBB_CMD64	F15	FBB_A4	90/91
FBB_CMD65	F15	FBB_A4	90/91
FBB_CMD66	F15	FBB_A4	90/91
FBB_CMD67	F15	FBB_A4	90/91
FBB_CMD68	F15	FBB_A4	90/91
FBB_CMD69	F15	FBB_A4	90/91
FBB_CMD70	F15	FBB_A4	90/91
FBB_CMD71	F15	FBB_A4	90/91
FBB_CMD72	F15	FBB_A4	90/91
FBB_CMD73	F15	FBB_A4	90/91
FBB_CMD74	F15	FBB_A4	90/91
FBB_CMD75	F15	FBB_A4	90/91
FBB_CMD76	F15	FBB_A4	90/91
FBB_CMD77	F15	FBB_A4	90/91
FBB_CMD78	F15	FBB_A4	90/91
FBB_CMD79	F15	FBB_A4	90/91
FBB_CMD80	F15	FBB_A4	90/91
FBB_CMD81	F15	FBB_A4	90/91
FBB_CMD82	F15	FBB_A4	90/91
FBB_CMD83	F15	FBB_A4	90/91
FBB_CMD84	F15	FBB_A4	90/91
FBB_CMD85	F15	FBB_A4	90/91
FBB_CMD86	F15	FBB_A4	90/91
FBB_CMD87	F15	FBB_A4	90/91
FBB_CMD88	F15	FBB_A4	90/91
FBB_CMD89	F15	FBB_A4	90/91
FBB_CMD90	F15	FBB_A4	90/91
FBB_CMD91	F15	FBB_A4	90/91
FBB_CMD92	F15	FBB_A4	90/91
FBB_CMD93	F15	FBB_A4	90/91
FBB_CMD94	F15	FBB_A4	90/91
FBB_CMD95	F15	FBB_A4	90/91
FBB_CMD96	F15	FBB_A4	90/91
FBB_CMD97	F15	FBB_A4	90/91
FBB_CMD98	F15	FBB_A4	90/91
FBB_CMD99	F15	FBB_A4	90/91
FBB_CMD100	F15	FBB_A4	90/91

Mode D-N13x FB CMD mapping


Default GPU Drive Calibration for DDR3 (DG-05587-001\_v03\_p.82\_Table 17)

Memory/PKG	FBVDDQ	FBCL_PU_GND	FBCL_PU_VDDQ	FBCL_TERM_GND
DDR3	1.5V	42.2Ω	40.2Ω	51.1Ω

\*Use only 1% resistors for driver calibration.


Stuff 0 ohm(63.00000.00L) for N13P-GS/N13M-GS, Stuff bead(68.00084.H41) for N13P-GL/N13M-GE

Memory ODTx, CKEx and RST Termination (DG-05587-001\_v03\_p.84\_Table 20)



FBCLK Termination placed at each VRAM (DG-05587-001\_v03\_p.83\_Table 19)





GPIO Description (DG-05587-001\_v03.p.82\_Table 98)

GPIO pin Name	Normal Function	I/O	Function Description
GPIO100	GPU_VID4	0	GPU Core VDD VID4
GPIO101	GPU_VID3	0	GPU Core VDD VID3
GPIO102	LCD_BL_PWM	0	Panel Backlight PWM Brightness Control
GPIO103	LCD_VCC	0	Panel Power Enable
GPIO104	LCD_BLEN	0	Panel Backlight Enable
GPIO105	GPU_VID1	0	GPU Core VDD VID1
GPIO106	GPU_VID2	0	GPU Core VDD VID2
GPIO107	LD_Vision	0	LD Vision Left/Right signal
GPIO108	OVDET	I/O	Active Low Thermal Catastrophic Over Temperature
GPIO109	ALERT	I/O	Active Low Thermal Alert
GPIO110	MEM_VREF_CTL	0	Memory VREF Control
GPIO111	GPU_VDD0	0	GPU Core VDD VDD0
GPIO112	PMR_LEVEL	0	AC Power Detect Input. High = AC. Low = Battery
GPIO113	GPU_VIDS	0	GPU Core VDD VIDS
GPIO114	HDP_DETECT	1	Hot Plug Detect for IPPAB
GPIO115	HDP_C	1	Hot Plug Detect for IPPC
GPIO116	MEM_VDD_CTL	0	Memory VDD VID
GPIO117	HDP_D	1	Hot Plug Detect for IPPD
GPIO118	HDP_E	1	Hot Plug Detect for IPPE
GPIO119	HDP_F	1	Hot Plug Detect for IPPF
GPIO120	Reserved		
GPIO121	Reserved		

PLL Power Rail Filter-PLL\_VDD (DG-05587-001\_v03.p.177\_Table 96)

Capacitor Type	Footprint	Population	Location
100nF	X7R	0402	Under GPU
22uF	X7R	0805	Near GPU

Bead Type  
30G(ESR=0.05) 0402 1 Near GPU

X7R (+/-15% -55-125°C)


  

PLL Power Rail Filter-SP\_PLLVDD and VIDPLLVD Combined (DG-05587-001\_v03.p.178\_Table 97)




Capacitor Type	Footprint	Population	Location
100nF	X7R	0402	Under GPU
4.7uF	X7R	0402	Near GPU
22uF	X7R	0805	Near GPU

Bead Type  
180G(ESR=0.2) 0603 1 Near GPU

X7R (+/-15% -55-125°C)



SPEC. (DG-05587-001\_v03.p.162)  
Adding a pull down to the DACA\_VDD with a 10k resistor to GND.  
All other DAC I/O pins (including DACA\_VREF, DACA\_REST) can be left floating.



The GB4-128 package is available in a 29 mm x 29mm footprint. 128-bit memory interfaces respectively.

Recommended NVDD Voltage Regulator Phase Count

GPU SKU	Phase Count Target
N13M-GE1	Single phase
N13M-GE	Two phase
N13P-GL	Two phase
N13P-GS	Two phase

128bitx16:

hynix - H5TQ206189P-11C  
Samsung - K4W1G1646C-BC11

64bitx16:


Hynix - H5TQ106109P-11C  
Samsung - K4W1G1646C-BC11


TABLE VIDEO MEMORY

	HYNIX 128bitx16	SAMSUNG 128bitx16	HYNIX 64bitx16	Samsung 64bitx16
3000Hz	72.53063.A0U 1-007155	72.42184.D0U 1-007156	72.61063.B0U 1-007157	72.41164.Q0U 1-007156
ROM_B1	34.89026M 64.34825.6DL	45.36026M 64.45325.6DL	1.5K026M 44.30025.6DL	2.0K026M 64.40025.6DL
PD				
R8627				

TABLE STRAP

STRAP1	R8632	DY	N12P-DV DEV ID: 0x0F718E	DY	N12M-GE DEV ID: 0x0F718E	35Kohm 64.34825.6DL
	R8633	35Kohm		35Kohm		64.34825.6DL
	R8634	DY		45Kohm		64.15025.6DL
	R8635	30Kohm		DY		64.30025.6DL





NVDD Decoupling Requirement (DG-05587-001\_v03\_p.56\_Table 7)


Capacitor Type	Footprint	Population	Location
4.7uF	X6S	0603	15
0.1uF	X7R	0402	8
47uF	X5R	0805	1
22uF	X5R	0805	1
4.7uF	X5R	0805	5

- X7R (+/-15%、-55~125°C)
- X6S (+/-22%、-55~105°C)
- X5R (+/-15%、-55~85°C)

VDD33 Decoupling (DG-05587-001\_v03\_p.57\_Table 8)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	3
1uF	X5R	0402	2
4.7uF	X5R	0603	1

- X7R (+/-15%、-55~125°C)
- X5R (+/-15%、-55~85°C)




<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsiehich, Taipei Hsien 221, Taiwan, R.O.C


# VIDEO FRAME BUFFER PORT A

1D5V\_VGA\_S0

1D5V\_VGA\_S0



**FB CMD mapping  
Mode D-N13x**



**FB CMD mapping  
Mode D-N13x**


- 128 X 16  
72.52G63.A0U IC VRAM K4W2G1646C-HC11 FBGA96
- 64 X 16  
72.51G63.H0U IC VRAM H5TQ1G63DFR-11C FBGA 96BALLS
- 72.41646.Q0U IC VRAM K4W1G1646G-BC11 FBGA 96BALLS

- 128Mx16:  
hynix - H5TQ2G63BFR-11C  
Samsung - K4W2G1646C-HC11
- 64Mx16:  
Hynix - H5TQ1G63DFR-11C  
Samsung - K4W1G1646G-BC11


Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001\_v03\_p.87\_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	Close to VRAM
1uF	X7R	0603	Close to VRAM

X7R (+/-15%、-55-125°C)  
\*Per clamshell pair



Close to VRAM(For VRAM1 & VRAM2)



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CHANNEL-A\_VRAM1,2 (1/4)**

Size A3 Document Number **LA48** Rev **SD**

Date: Friday, January 06, 2012 Sheet 88 of 103





# VIDEO FRAME BUFFER PORT A



Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001\_v03\_p.87\_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	4
1uF	X7R	0603	8

X7R (+/-15%、-55-125°C)  
\*Per clamshell pair




<Core Design>


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



# VIDEO FRAME BUFFER PORT C



**FB CMD mapping  
Mode D-N13x**




**FB CMD mapping  
Mode D-N13x**


Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001\_v03\_p.87\_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	4
1uF	X7R	0603	8

X7R (+/-15%、-55-125°C)  
\*Per clamshell pair



Close to VRAM(For VRAM7 & VRAM8)



<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHANNEL-C\_VRAM7,8 (4/4)**


Size A3	Document Number <b>LA48</b>	Rev <b>SD</b>
Date: Friday, January 06, 2012	Sheet 91	of 103




**+3VS to 3.3V\_DELAY Transfer**



**1D5V\_VGA\_S0**



**1.05V to 1.05V\_VGA\_S0 Transfer**



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DISCRETE VGA POWER**

Size A3 Document Number **LA480** Rev **SD**

Date: Friday, January 06, 2012 Sheet 93 of 103

D

C

B

A

# BLANK

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</small>	

Title		
<Title>		

Size	Document Number	Rev
A4	LA480	SD

**BLANK**

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A4	<b>LA480</b>		<b>SD</b>
Date: Friday, January 06, 2012		Sheet 95	of 103

**BLANK**

<Core Design>

<b>緯創資通</b>	<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---


Title	
<b>TOUCH PANEL</b>	

Size A4	Document Number <b>LA480</b>	Rev <b>SD</b>
------------	---------------------------------	------------------


Date: Friday, January 06, 2012	Sheet 96 of 103
--------------------------------	-----------------




### CPU Plate






### VGA Std-Off





### MINI PCIE



### 14" Structure boss



### For Discharge



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3 Document Number: **LA480** Rev: **SD**

Date: Friday, January 06, 2012 Sheet 97 of 103

(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Change History**

Size  
A4

Document Number

**LA480**


Rev  
**SD**

Date: Friday, January 06, 2012

Sheet 98 of 103


# Intel-Power Sequence


## (S5-to-S0-to-S5)




Intel PCH Pin Name	Main board PCH Pin Name
VccBUS (5V/3V)	3D3V_AUX_S5
PWRBTN#	PM_PWRBTN#
SLP_A#	SLP_A#
SLP_LAN#	SLP_LAN#
SLP_S5#	PM_SLP_S5#
SLP_S4#	PM_SLP_S4#
SLP_S3#	PM_SLP_S3#
VccASW/VccSPI	VccASW/VccSPI
Vcc_WLAN	+3V_MINI_WLAN
PWROK/APWROK	S0_PWR_GOOD
CL_RST#	CL_RST#
VCCPLL	ID8V_S0
VDDQ	ID5V_S0
VR_VDDQPWRGOOD	VDDPWRGOOD
VCCSA	VCCSA
IMVP7_VR_EN	D85V_PWRGD
VccCore	VCC_CORE
VccAXG	VCC_GFXCORE
IMVP7_PWRGD	IMVP_PWRGD
SYS_PWROK	SYS_PWRGD
PWROK	S0_PWR_GOOD
DRAMPWROK	PM_DRAM_PWRGD
UNCOREPWRGOOD	H_CPUPWRGD
PLTRST#	PLT_RST#

## (S3-to-S0-to-S3)







# PCH SMBus Block Diagram




# KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



<Core Design>

(Blanking)

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Change History**

Size  
A4

Document Number

**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012

Sheet 103 of 103

[www.s-manuals.com](http://www.s-manuals.com)