

UMA & Optimus Schematics Document

IVY Bridge(rPGA989)

Intel PCH(Panther Point)

DY :NotInstalled

UMA:UMA platform installed


OPS:Optimus

HR:Huron River

CR:Chief River


V: V-Series installed

<Core Design>

		Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C
Title		
Cover Page		
Size A4	Document Number LA480s	Rev SA
Date: Tuesday, March 06, 2012	Sheet 1	of 103

Block Diagram (UMA/Optimus co-lay)

	LA480s	LPR-1
Project Code	91.4UG01.001	91.4UH01.001
PCB P/N	11283	11284
Revision	SA	SA



CPU DC/DC TPS51640 42~43	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC TPS51219 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC TPS51225 41	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC RT8207M 46	
INPUTS	OUTPUTS
DCBATOUT	0D75V_S0 1D5V_S3 DDR_VREF_S3
SYSTEM DC/DC TPS51640 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE
VGA TPS51728 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
TI CHARGER BQ24737 40	
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT
SYSTEM DC/DC RT8068A 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0
LDO RT8207 46	
INPUTS	OUTPUTS
5V_S5	0D75V_S0
PCB LAYER	
L1:Top	L5:VCC
L2:GND	L6:Signal
L3:Signal	L7:GND
L4:Signal	L8:Signal

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE	Routing
LANE1	X
LANE2	WLAN
LANE3	Card Reader
LANE4	LAN
LANE5	X
LANE6	X
LANE7	X
LANE8	X

USB Table port9 is debug port

Pair	Device
0	X
1	USB3.0 ext port 1
2	USB2.0 ext port 3
3	USB3.0 ext port 2
4	BLUETOOTH (USB1.1)
5	Card Reader
6	X
7	X
8	WWAN
9	USB2.0 ext port 4
10	FingerPrint
11	WLAN
12	CCD
13	X

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3		ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN		ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SATA Table

SATA	
Pair	Device
0	mSATA
1	HDD1
2	N/A
3	N/A
4	ODD
5	N/A

SMBus ADDRESSES


I 2 C / SMBus Addresses		Ref Des	Chief River CRV		
Device	Address	Hex	Bus		
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA		
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA		
PCH SMBus SO-DIMM (SPD) SO-DIMM (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK		

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Table of Content		
Size	Document Number	Rev
A3	LA480s	SA
Date: Tuesday, March 06, 2012	Sheet 3 of	103

SSID = CPU



SSID = CPU



<Core Design>



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**




Size: A3 | Document Number: **LA480s** | Rev: SA

Date: Tuesday, March 06, 2012 | Sheet: 6 of 103

SSID = CPU



12 DDR_WR_VREF01 <<<
12 DDR_WR_VREF02 <<<




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (RESERVED)	
Title LA480s	Document Number LA480s
Size A4	Rev SA
Date: Tuesday, March 06, 2012	
Sheet 7 of 103	

POWER

VCC CORE: 53A



VCC_CORE

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- Y25 VCC
- Y24 VCC
- Y23 VCC
- Y22 VCC
- Y21 VCC
- Y20 VCC
- Y19 VCC
- Y18 VCC
- Y17 VCC
- Y16 VCC
- Y15 VCC
- Y14 VCC
- Y13 VCC
- Y12 VCC
- Y11 VCC
- Y10 VCC
- Y9 VCC
- Y8 VCC
- Y7 VCC
- Y6 VCC
- Y5 VCC
- Y4 VCC
- Y3 VCC
- Y2 VCC
- Y1 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- U25 VCC
- U24 VCC
- U23 VCC
- U22 VCC
- U21 VCC
- U20 VCC
- U19 VCC
- U18 VCC
- U17 VCC
- U16 VCC
- U15 VCC
- U14 VCC
- U13 VCC
- U12 VCC
- U11 VCC
- U10 VCC
- U9 VCC
- U8 VCC
- U7 VCC
- U6 VCC
- U5 VCC
- U4 VCC
- U3 VCC
- U2 VCC
- U1 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

CORE SUPPLY




PEG AND DDR

SENSE LINES


AUBURNF


- VCCIO AH13
- VCCIO AH10
- VCCIO AG10
- VCCIO Y10
- VCCIO U10
- VCCIO P10
- VCCIO J14
- VCCIO J13
- VCCIO J12
- VCCIO J11
- VCCIO H14
- VCCIO H12
- VCCIO H11
- VCCIO G14
- VCCIO G13
- VCCIO G12
- VCCIO F14
- VCCIO F13
- VCCIO F12
- VCCIO F11
- VCCIO E14
- VCCIO E12
- VCCIO E11
- VCCIO D14
- VCCIO D13
- VCCIO D12
- VCCIO D11
- VCCIO C14
- VCCIO C13
- VCCIO C12
- VCCIO C11
- VCCIO B14
- VCCIO B12
- VCCIO B11
- VCCIO A13
- VCCIO A12
- VCCIO A11
- VCCIO J23

VCCIO: 8.5A



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (VCC_CORE)	
Title	Rev SA
Size Custom	Document Number LA480s
Date: Wednesday, March 07, 2012	Sheet 8 of 103



POWER

BOM Control

	R906/R907
CRV	100 ohm
HR	10 ohm

BOM Control

	RN901
HR	10K ohm
CRV	1K ohm
	66.10236.04L



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**

Size A3 Document Number **LA480s** Rev SA

Date: Wednesday, March 07, 2012 Sheet 9 of 103



D

C

B

A

BLANK

<Core Design>

緯創資通		Wistron Corporation	
		<small>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</small>	

Title		
<Title>		



Size	Document Number	Rev
A4	LA480s	SA

Date: Tuesday, March 06, 2012	Sheet 11 of 103
-------------------------------	-----------------

VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

CAD Note: All VREF traces should have 20:20 mil trace geometry. Note that while 20 mil trace width is optimal, short violations is acceptable if required due to tight routing constraints.

For CRV



D

C

B

A

BLANK


<Core Design>

緯創資通		Wistron Corporation	
		<small>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</small>	

Title		
<Title>		

Size	Document Number	Rev
A4	LA480s	SA

SSID = MEMORY



BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size
A4










Document Number

LA480s





Rev
SA

Date: Tuesday, March 06, 2012




Sheet 16 of 103



SSID = PCH




5,27,31,32,36,65,66,71,77,80,83,97




BOOT BIOS Strap		
BNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)





Utilize Port for USB debug









Gx8 USB Table

Pair	Device
0	X
1	USB3.0, ext port1
2	USB2.0, ext. port 3
3	USB3.0 ext port 2
4	Bluetooth
5	X
6	X
7	X
8	3g
9	USB2.0, ext port4
10	Finger Print
11	Mini Card1 (WLAN)
12	CAMERA
13	X








SSID = PCH





SSID = PCH




m-SATA
HDD1



SSID = PCH



SSID = PCH





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Rev
PCH : POWER2		SA
Size A3	Document Number LA480s	Date: Wednesday, March 07, 2012
Sheet 24 of 103		

SSID = PCH



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH : VSS**

Size: A3 Document Number: **LA480s** Rev: **SA**

Date: Tuesday, March 06, 2012 Sheet 25 of 103

BLANK


<Core Design>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title		
Reserved		




Size	Document Number	Rev
A4	LA480s	SA

Date: Tuesday, March 06, 2012	Sheet 26 of 103
-------------------------------	-----------------




SSID = KBC

65W 90W
90W Adaptor --> ADT_TYPE = 3.3V
55W Adaptor --> ADT_TYPE = 1.7V









MODEL_ID_AD (Pin100)	Pull-Low Resistor	Pull-High Resistor	Voltage
V480a IMA	100.0 K	147 K 64.14735.60L	1.336 V
V480a FX	100.0 K	215 K 64.21535.60L	1.048 V
LPR-1 IMA	100.0 K	280 K 64.28035.60L	0.868 V
LPR-1 FX	100.0 K	392 K 64.39235.60L	0.671 V



PCB Version A/D (Pin#)	Pull-Low Resistor	Pull-High Resistor (3D3V_AUX_S5)	Voltage
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.49V
+S	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.65V

SSID = Thermal

Thermal sensor



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title THERMAL SENSOR SMC EMC2103		
Size A3	Document Number LA480s	Rev SA
Date: Tuesday, March 06, 2012	Sheet 28	of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO CODEC

Size
A4

Document Number

LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 29 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number




LA480s

Rev
SA

Date: Tuesday, March 06, 2012


Sheet 30 of 103

Zdiff = 100 ohm



Common Net

SP1	SD_D7	AD_B0V
SP2	SD_D6	AD_B#B
SP3	SD_D5	AD_C#B
SP4	SD_D4	SD_B#B
SP5	RES_B8	AD_C#E
SP6	RES_B6	AD_A#E
SP7	RES_D1	SD_B#E
SP8	RES_D4	SD_D#E
SP9	RES_D0	SD_D#E
SP10	RES_D2	SD_D#E
SP11	RES_D3	SD_D#E
SP12	RES_D5	SD_D#E
SP13	RES_D7	SD_D#E
SP14	SD_D6	SD_D#E
SP15	SD_WP	SD_D#E



BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 33 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

LA480s

Rev

SA

Date: Tuesday, March 06, 2012

Sheet 34 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Controller

Size
A4

Document Number


LA480s

Rev
SA



Date: Tuesday, March 06, 2012

Sheet 35 of 103


Run Power




Power Sequence



Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



5 S3 Power Reduction



Adaptor in to generate DCBATOUT



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DCIN_JACK**

Size A3 Document Number **LA480s** Rev **SA**

Date: Tuesday, March 06, 2012 Sheet 38 of 103

BATTERY CONNECTOR



<Core Design>

緯創資通


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			BATT_CONN		
Size	Document Number		LA480s		Rev
					SA
Date:	Tuesday, March 06, 2012		Sheet	39	of 103



SSID = Charger


PR4007, PR4008

AD+ total power	R1	R2
65w	12.4K	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K



STOP_CHG# connects to KBC






Design Current = 4.2A
6.3A < OCP < 7.5A

Design Current = 6.2A
9.2A < OCP < 11A


Close to VFB Pin (pin5)

Close to VFB Pin (pin2)




	Main source	2nd source
PU4402	84.03668.037 FDMS3668S	84.00031.037 RJK03P1DPA
PU4403	84.03668.037 FDMS3668S	84.00031.037 RJK03P1DPA

BOM control




Countinue current=21.5A
36A<OCP<39A



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPS51640_CPU_CORE(3/3)	
Size Document Number	LA480s
Date Tuesday, March 06, 2012	Rev SA
Sheet 44 of 103	



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichü, Taipei Hsien 221, Taiwan, R.O.C.


Title **RT8207M_1D5V_0D75V**

Size	Document Number	Rev
	LA480s	SA

Date: Tuesday, March 06, 2012 Sheet 46 of 103

SSID = PWR.Plane.Regulator_1p8v


RT8068A for 1D8V_S0



<Core Design>

緯創資通 Wistron Corporation	
<small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title PWM_1D8V_RT8068	
Size	Document Number LA480s
Date: Tuesday, March 06, 2012	Rev SA
Sheet 47	of 103

TPS51461 for VCCSA



Design Current = 4.8A
5.76A < OCP < 7.2A

<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VCCSA_TPS51461	
Size Document Number	LA480s
Date Tuesday, March 06, 2012	Rev SA
Sheet 48 of 103	

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Connector			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 50	of 103

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI

Size
A4

Document Number

LA480s

Rev

SA

Date: Tuesday, March 06, 2012

Sheet 51 of 103

5

4

3

2

1

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

eDP

Size

A4

Document Number

LA480s

Rev

SA

Date: Tuesday, March 06, 2012

Sheet 52 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S-VIDEO

Size
A4

Document Number

LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 53 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

LA480s

Rev

SA

Date: Tuesday, March 06, 2012

Sheet 54 of 103

SSID = User.Interface

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number


LA480s

Rev
SA


Date: Tuesday, March 06, 2012

Sheet 55 of 103

SATA HDD Connector



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDD/ODD	
Size A4	Document Number LA480s
Rev SA	
Date: Tuesday, March 06, 2012	
Sheet 56	of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA+USB

Size
A4

Document Number

LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 57 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Jack

Size
A4

Document Number


LA480s

Rev
SA


Date: Tuesday, March 06, 2012

Sheet 58 of 103



GIGA Lan Transformer



LAN Connector



AFTP5901	1	3D3V_LAN_S5
AFTP5902	1	LAN_ACT_LED#_1
AFTP5903	1	RJ45_8
AFTP5904	1	RJ45_7
AFTP5905	1	RJ45_6
AFTP5906	1	RJ45_5
AFTP5907	1	RJ45_4
AFTP5908	1	RJ45_3
AFTP5909	1	RJ45_2
AFTP5910	1	RJ45_1
AFTP5911	1	SPEED_100#_1
AFTP5912	1	GND



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RJ45 / Transformer**


Size A3 Document Number **LA480s** Rev **SA**

Date: Tuesday, March 06, 2012 Sheet 59 of 103

SSID = Flash.ROM



SSID = RBATT



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Flash/RTC		
Size	Document Number	Rev
A3	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 60 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Connector

Size

A4

Document Number

LA480s

Rev

SA

Date: Tuesday, March 06, 2012

Sheet 61 of 103

5

4









3

2

1


USB3.0 Port1

USB3.0 Port2




SSID = User.Interface

Bluetooth conn.




	BT CONN.	WLAN CONN.
BT1	ASM	DY
R6301	ASM	DY
U6301	ASM	DY
C6301	ASM	DY



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Bluetooth	
Title Size A4	Document Number LA480s
Date Tuesday, March 06, 2012	Rev SA
Date: Tuesday, March 06, 2012 Sheet 63 of 103	

LA480s



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Printer Connector

Size
A4

Document Number

LA480s

Rev

SA


Date: Tuesday, March 06, 2012

Sheet 64 of 103




103

SSID = Wireless


Mini Card Connector(802.11a/b/g/n)



Place near MINI Card CONN



G6506~G6511 placement close close WLAN1 in bottom side



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **MINICARD(WLAN)/ITP CONN**

Size A3 Document Number **LA480s** Rev **SA**

Date: Tuesday, March 06, 2012 Sheet 65 of 103

SSID = Wireless

Mini Card Connector(Full Card)



BLANK

<Core Design>







緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	
Reserved	



Size	Document Number	Rev
A4	LA480s	SA

Date: Tuesday, March 06, 2012	Sheet 67 of 103
-------------------------------	-----------------


SSID = User.Interface





POWER LED




Charger LED



Yellow



Power button Board for LPR-1







<Core Design>





		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LED Bar/Power Button			
Title	Document Number		Rev
Size	Date		SA
A3	Wednesday, March 07, 2012		103
	LA480s	Sheet	68 of 103

SSID = KBC




KeyBoard Connector



SSID = Touch.Pad



Track Point Connector



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TOUCH PAD CONNECTOR**

Size A3 Document Number: **LA480s** Rev SA

Date: Tuesday, March 06, 2012 Sheet 69 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size

A4

Document Number


LA480s

Rev

SA

Date: Tuesday, March 06, 2012

Sheet 70 of 103



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Dubug connector

Size A4	Document Number LA480s	Rev SA
------------	----------------------------------	------------------

Date: Tuesday, March 06, 2012 Sheet 71 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

LA480s

Rev

SA

Date: Tuesday, March 06, 2012

Sheet 72 of 103

BLANK

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number LA480s	Rev SA
------------	----------------------------------	------------------

Date: Tuesday, March 06, 2012 Sheet 73 of 103

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A4

Document Number

LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 74 of 103

BLANK

<Core Design>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title		
New Card		


Size	Document Number	Rev
A4	LA480s	SA

Date: Tuesday, March 06, 2012	Sheet 75 of 103
-------------------------------	-----------------

BLANK


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LA480s		SA
Date:	Tuesday, March 06, 2012	Sheet	76 of 103



	NO TPM	ST Micro ST33ZP24AR28PVRC
U7701	DY	ASM
C7701	DY	ASM
R7703	DY	ASM
R7701	ASM	DY
R7702	DY	ASM

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Reserved		
Size A4	Document Number LA480s	Rev SA
Date: Tuesday, March 06, 2012	Sheet 77	of 103

BLANK


<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	--	---


Title		
Reserved		

Size	Document Number	Rev
A4	LA480s	SA


Date: Tuesday, March 06, 2012	Sheet 78 of 103
-------------------------------	-----------------



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title G-Sensor	
Size A4	Document Number LA480s
Date: Tuesday, March 06, 2012	Rev SA
Sheet 79	of 103

RFID



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 80 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number

LA480s

Rev
SA

Date: Tuesday, March 06, 2012


Sheet 81 of 103





<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title		
IO Board Connector		
Size A4	Document Number LA480s	Rev SA
Date: Tuesday, March 06, 2012		
Sheet 82		of 103






LVDS Interface



HDMI Interface







GPIO Description (DG-01587-001_v03.p.82_Tale 98)

GPIO pin Name	Normal Function	I/O	Function Description
GPIO0	GPU_VID4	0	GPU Core VDD VID4
GPIO1	GPU_VID3	0	GPU Core VDD VID3
GPIO2	LCD_BK_PWM	0	Panel Backlight PWM Brightness Control
GPIO3	LCD_VCC	0	Panel Power Enable
GPIO4	LCD_BLEN	0	panel Backlight Enable
GPIO5	GPU_VID1	0	GPU Core VDD VID1
GPIO6	GPU_VID2	0	GPU Core VDD VID2
GPIO7	ID_Vision	0	ID Vision Left/Right signal
GPIO8	OVERT	0	Active Low Thermal Catastrophic Over Temperature
GPIO9	ALERT	0	Active Low Thermal Alert
GPIO10	MEM_VREF_CTL	0	Memory VREF Control
GPIO11	GPU_VID0	0	GPU Core VDD VID0
GPIO12	PWR_LVLSEL	0	AC Power Detect Input. High = AC, Low = Battery
GPIO13	GPU_VID5	0	GPU Core VDD VID5
GPIO14	HFD_AB	1	Hot Plug Detect For IFFAB
GPIO15	HFD_C	1	Hot Plug Detect For IFFC
GPIO16	MEM_VDD_CTL	0	Memory VDD VID
GPIO17	HFD_D	1	Hot Plug Detect For IFFD
GPIO18	HFD_E	1	Hot Plug Detect For IFFE
GPIO19	HFD_F	1	Hot Plug Detect For IFFF
GPIO20	Reserved		
GPIO21	Reserved		






TABLE RVID1A	N12P-GL DEV ID: 0x0D29	N12M-GE1 DEV ID: 0x1058
ROM_S0	R8617 10Kohm 64.10025_GDL	30Kohm 64.30025_GDL

TABLE RVID1A	N12P-GL DEV ID: 0x0D29	N12M-GE1 DEV ID: 0x1058
ROM_SCK1	R8626 DY	5Kohm 64.51015_GDL
R8618	15Kohm 64.15025_GDL	DY

TABLE VIDEO MEMORY	HYNIX 128Mx16 0310	SAMSUNG 128Mx16 0311	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
900MHz	72.52043_AOU	72.42164_DOU	72.51063_H000	72.41646_GOU
ROM_S1 TO R8627	34.8Kohm 64.34825_GDL	45.3Kohm 64.45325_GDL	15Kohm 64.15025_GDL	20Kohm 64.20025_GDL





TABLE RVID1A	N12P-GL DEV ID: 0x0D29	N12M-GE1 DEV ID: 0x1058
STRAP1	R8632 DY	DY
R8633	45Kohm	35Kohm
STRAP2	R8634 10Kohm 64.10025_GDL	5Kohm 64.51015_GDL
R8635	DY	DY
STRAP3	R8314 DY	DY
R8315	DY	5Kohm 64.51015_GDL
STRAP4	R8316 DY	DY
R8317	DY	10Kohm 64.10025_GDL


VIDEO FRAME BUFFER PORT A

1D5V_VGA_S0


1D5V_VGA_S0




**FB CMD mapping
Mode D-N13x**



**FB CMD mapping
Mode D-N13x**







Close to VRAM(For VRAM1 & VRAM2)



<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CHANNEL-A VRAM1,2 (1/4)	
Size A3	Document Number LA480s
Date Tuesday, March 06, 2012	Rev SA

VIDEO FRAME BUFFER PORT A



<Core Design>





緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHANNEL-A VRAM3,4 (2/4)**

Size: A3 Document Number: **LA480s** Rev: SA

Date: Tuesday, March 06, 2012 Sheet 89 of 103

VIDEO FRAME BUFFER PORT C




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CHANNEL-C_VRAM5,6 (3/4)**

Size A3	Document Number	Rev SA
	LA480s	
Date: Tuesday, March 06, 2012	Sheet 90 of 103	



VIDEO FRAME BUFFER PORT C



FB CMD mapping Mode D-N13x



FB CMD mapping Mode D-N13x



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHANNEL-C_VRAM7,8 (4/4)**

Size: A3	Document Number: LA480s	Rev: SA
Date: Tuesday, March 06, 2012	Sheet: 91	of: 103


SSID = PWR.Plane.Regulator_GFX

	Main source	2nd source
PU9202	84.03660.037 FDMS3660S	84.00038.A37 RJK03P8DPA
PU9206	84.03660.037 FDMS3660S	84.00038.A37 RJK03P8DPA

BOM control

VID[6.0] N13P-GL
0101100 = 0.95

VID[6.0] N13M-GE1
0110000 = 0.9



Design Current = 30A
45A < OCP < 54A

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51728_VGA_CORE**

Size: Document Number **LA480s** Rev: SA

Date: Tuesday, March 06, 2012 Label: sz of 100


+3VS to 3.3V_DELAY Transfer






18 DGPU_PWR_EN# >>>

22,92 DGPU_PWROK >>>

1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DISCRETE VGA POWER**

Size A3	Document Number LA480s	Rev SA
Date: Tuesday, March 06, 2012	Sheet 93	of 103

D

C

B

A

BLANK

<Core Design>

	<p>Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</p>
---	---

Title		
<Title>		

Size	Document Number	Rev
A4	LA480s	SA

Date:	Tuesday, March 06, 2012	Sheet	94	of	103
-------	-------------------------	-------	----	----	-----

5

4

3

2

1

D

D

C

C

B

B

A

A

BLANK

<Core Design>

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Reserved		
-----------------	--	--

Size A4	Document Number LA480s	Rev SA
------------	----------------------------------	------------------

Date: Tuesday, March 06, 2012	Sheet 95 of 103
-------------------------------	-----------------

5

4

3

2

1

BLANK

<Core Design>







緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **TOUCH PANEL**


Size A4 Document Number **LA480s** Rev **SA**

Date: Tuesday, March 06, 2012 Sheet 96 of 103


CPU Plate





MINI PCIE




Check test point




Test Point放在Dimm Door打開可量測處





For RF Team



For EMI Team



For Discharge



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size A3 Document Number: **LA480s** Rev: **SA**

Date: Tuesday, March 06, 2012 Sheet 97 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4

Document Number

LA480s


Rev
SA

Date: Tuesday, March 06, 2012

Sheet 98 of 103

(AC mode)


red word: KBC GPIO
red word: PCH / CPU





<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Main Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


File	<Title>		
Size	Document Number	Rev	SA
A2	LA480s		
Date:	Tuesday, March 06, 2012	Sheet	99 of 103




PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4

Document Number

LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 103 of 103

www.s-manuals.com