


# SJV50-PU Block Diagram

Project code: 91.4BX01.001  
 PCB P/N : 48.4BX04.011  
 REVISION : 08260-1



**G792**  
33

**PCB Layer Stackup**

L1: Signal 1  
 L2: VCC  
 L3: Inner Signal 2  
 L4: Inner Signal 3  
 L5: GND  
 L6: Signal 4

**CPU V\_CORE**

INPUT	OUTPUT
DCBATOUT	VCC_CORE_S0

**SYSTEM DC/DC**

INPUT	OUTPUT
DCBATOUT	ID1V_S0 ID2V_S0 ID8V_S3

**SYSTEM DC/DC**

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

**SYSTEM LDO**

INPUT	OUTPUT
1D8V_S3	0D9V_S3

**SYSTEM LDO**

INPUT	OUTPUT
3D3V_S5 3D3V_S0 3D3V_S0	ID2V_S5 2D5V_S0 1D5V_S0

**SYSTEM LDO**

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

**Battery Charger**

INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT

SJV50

**wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei


Title: **BLOCK DIAGRAM**

Size A3	Document Number <b>SJV50-PU</b>	Rev -1
Date: Wednesday, February 25, 2009	Sheet 1 of 59	


PCIE








PCIE0	LAN
PCIE1	MINICARD1
PCIE2	MINICARD2
PCIE3	

USB	
Pair	Device
11	CardReader
10	CCD
9	Mini Card2
8	USB4
7	USB1
6	USB2
5	BlueTooth
4	NC
3	NC
2	NC
1	Mini Card1
0	USB3




SJV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>USB&amp;PCIE ROUTING</b>	
Size A3	Document Number <b>SJV50-PU</b>
Date: Wednesday, February 25, 2009	Sheet 2 of 59






SEL_SATA	REF1	1	100 MHz non-spreading differential SRC clock
		0*	100 MHz spreading differential SRC clock
SEL_HTT66	REF0	1	66 MHz 3.3V single ended HTT clock
		0*	100 MHz differential HTT clock
SEL_27	REF2	1*	27 MHz 3.3V single ended enable
		0	100 MHz spreading differential SRC clock


\* default  
CPU\_CLK ( 200MHz )



82.30005.A11  
2ND = 82.30005.881



OSC 14M NB	
RS780M	1.1V 158R/90.9F



Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

\* RS780 can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.

SA\_20081106

SJV50


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator ICS9LPRS480BKLT**

Size: Document Number **SJV50-PU** Rev: **-1**


Date: Wednesday, February 25, 2009 Sheet 3 of 59

Placement note:  
10ux1,4.7ux1,0.22ux1,180px1 for each group



Place close to socket 1.5Amp

State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
S0.C0.P0	Startup P-state		S0.C0.P7
	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P1	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
	CPU COF	1	1800 MHz
	TDP	3	TBD
S0.C0.P2	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P4	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
S0.C0.P5	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
S0.C0.P6	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	500 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD



SKT-CPU638P-GP-U2  
62.10055.111 2ND = 62.10040.471





SKT-BGA638H176

SJ50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (1 of 4)		
Size	Document Number	Rev
	SJ50-PU	-1
Date:	Wednesday, February 25, 2009	Sheet 4 of 59

**Placement note:**  
**4.7ux2,0.22ux1,180px1 for each group**  
**Place near to CPU**




SKT-CPU638P-GP-U2  
**62.10055.111**  
**2ND = 62.10055.251**

SKT-CPU638P-GP-U2  
**62.10055.111**  
**2ND = 62.10055.251**

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>CPU (2 of 4)</b>	
Size	Document Number	<b>SJV50-PU</b>	
Date: Wednesday, February 25, 2009	Sheet 5	Rev	-1







**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (4 of 4)**


Size	Document Number	Rev
	<b>SJV50-PU</b>	<b>-1</b>

Date: Wednesday, February 25, 2009 Sheet 7 of 59







**RS780M Display Port Support (muxed on GFX)**

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		<b>RS780 (1 of 3)</b>	
Size	Document Number	Rev	
		<b>SJV50-PU</b>	
Date:	Wednesday, February 25, 2009	Sheet	8 of 59




**STRAP\_DEBUG\_BUS\_GPIO\_ENABLE**  
 Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNCH#)  
 \*1 :Disable 0 : Enable

**RS780: Enables Side port memory ( RS780 use HSYNCH#)**  
 \*1 :Disable 0 : Enable



**SUS\_STAT#**  
 Selects Loading of STRAPS From EEPROM  
 \*1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
 0 : I2C Master can load strap values from EEPROM if connected,  
 or use default values if not connected










Close to NB ball




**ENABLE External CLK GEN**




	GPIO MODE	
STRP_DATA	0	*1
VCC_NB	1.0V	1.1V



Near NB



20090106\_SB modify




**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RS780 (2 of 3)**


Size: Document Number **SJV50-PU** Rev: -1

Date: Wednesday, February 25, 2009 Sheet 9 of 59


0.6A per ANT Rev1.1, Page3



0.45A per ANT Rev1.1, Page3





0.45A per ANT Rev1.1, Page3







80mil Width




80mil Width



7A per ANT Rev1.1, Page3  
Per check list (Rev 0.02)  
RS780M: 1V ~ 1.1V, check PWR team




MEM\_COMP\_P and MEM\_COMP\_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: RS780 (3 of 3)  
Size: Document Number: SJV50-PU  
Date: Wednesday, February 25, 2009 Sheet 10 of 59







Delete test pad

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File	SB700 (1 of 5)	
Size	Document Number	Rev
	SJV50-PU	-1
Date	Wednesday, February 25, 2009	Sheet 11 of 59



USB	
Pair	Device
11	CardReader
10	CCD
9	Mini Card2
8	USB4
7	USB3
6	USB2
5	BlueTooth
4	NC
3	NC
2	NC
1	Mini Card1
0	USB1




SJV50



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB700 (2 of 5)**

Size: Document Number: **SJV50-PU** Rev: -1


Date: Wednesday, February 25, 2009 Sheet 12 of 59






# Delete DY Parts

## REQUIRED STRAPS REQUIRED SYSTEM STRAPS



## DEBUG STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
<b>PULL HIGH</b>	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
<b>PULL LOW</b>	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK) DEFAULT	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

**NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK**

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
<b>PULL HIGH</b>	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
<b>PULL LOW</b>	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	


Note: SB700 has 15K internal PU FOR PCI\_AD[30:23]

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


# DDR2 SOCKET\_2 (9.2mm)

## PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




REVERSE TYPE



## Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor




## Place these Caps near DM2



Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3

## Place these Caps near PARALLEL TERMINATION



Place C2.2uF and 0.1uF < 500mils from DDR connector


緯創資通 Wistron Corporation  
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: **DDR2 Socket 2**


Size: Document Number **S.JV50-PU** Rev: **-1**

Date: Wednesday, February 25, 2009 Sheet 18 of 99


# DDR2 SOCKET\_1 (5.2mm)



**REVERSE TYPE**




## DDR\_VREF



LAYOUT: Locate close to DIMM

## PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

## Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor




## Place these Caps near DM2



Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3

## Place these Caps near PARALLEL TERMINATION









Place C2.2uF and 0.1uF < 500mils from DDR connector

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

---

**DDR2 Socket 1**  
 Size: Document Number: **SJV50-PU** Rev: -1  
 Date: Wednesday, February 25, 2009 Sheet: 17 of 59

# LCD/CCD CONN




SJV50


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED & LCD CONN / CCD**

Size	Document Number	Rev
	<b>SJV50-PU</b>	-1

Date: Wednesday, February 25, 2009 Sheet 18 of 59





Non-Level shift & DIS  
mount 0.1uF

Non-Level shift  
change to 715 ohm

Non-Level shift & DIS  
mount RN55,U40

Non-Level shift  
mount RN71,R297,R238

SJV50



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI CONNECTOR**

Size A3	Document Number	Rev
	<b>SJV50-PU</b>	<b>-1</b>

Date: Wednesday, February 25, 2009 Sheet 20 of 59

# SATA HDD Connector





SA\_20081112

SJV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
---	--


Title		
<b>HDD</b>		
Size	Document Number	Rev
	<b>SJV50-PU</b>	-1
Date: Wednesday, February 25, 2009		
Sheet	21	of
59		

# SATA ODD Connector




SA\_20081112

SJV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ODD</b>	
Size	Document Number
<b>SJV50-PU</b>	
Date: Wednesday, February 25, 2009	Rev -1
Sheet 22	of 59

# BLUETOOTH MODULE



EC34 put near  
BT1  
all USB put  
one choke  
near  
connector by  
EMI request

SJV50

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BLUETOOTH**

Size

Document Number






**SJV50-PU**






Rev

-1



Date: Wednesday, February 25, 2009

Sheet 23 of 59







# LAN Connector



## GIGA Lan Transformer



- 1. route on bottom as differential pairs.
- 2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3. No vias, No 90 degree bends.
- 4. pairs must be equal lengths.
- 5. 6mil trace width, 12mil separation.
- 6. 36mil between pairs and any other trace.
- 7. Must not cross ground moat, except RJ-45 moat.



10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6


SJV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: LAN Connector

Size A3 Document Number: SJV50-PU Rev: -1

Date: Wednesday, February 25, 2009 Sheet 26 of 59




### PC BEEP GAIN CONTROL



Default gain is -6dB without populating the 10K-ohms pull-down resistors going to GPIO1 and GPIO2.

GAIN	10K GPIO RESISTORS	R388	R383
0dB	Populate	Populate	Populate
-6dB	Omit	Omit	Omit
-12dB	Populate	Omit	Omit
-18dB	Omit	Populate	Populate


# AUDIO OP AMPLIFIER



PD UMA



		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>AUDIO AMP (G1454)</b>			
Size	Document Number		Rev
	<b>SJV50-PU</b>		-1
Date:	Wednesday, February 25, 2009	Sheet	28 of 59

# MIC IN




# LINE OUT

-1 090219



# Internal Speaker

-1 090216




use Varistor for ESD solution

- SPKR\_L- R 58
- SPKR\_L+ R 58
- SPKR\_R- R 58
- SPKR\_R+ R 58


SJV50


<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>Audio Jack</b>	
Size	Document Number
<b>SJV50-PU</b>	
Date: Wednesday, February 25, 2009	Rev -1
Sheet 29	of 59

# MDC 1.5 CONN




SJV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>USB Connector</b>	
Size	Document Number
<b>SJV50-PU</b>	
Date	Rev
Wednesday, February 25, 2009	-1
Sheet 30 of 59	



### 4 IN1 CARD-READER (SD/MMC/MS/XD)






SJV50

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipet Hsien 221, Taiwan, R.O.C.			
<b>Title</b>			
<b>CARDREADER- RTS5158E</b>			
<b>Size</b>	<b>Document Number</b>	<b>SJV50-PU</b>	<b>Rev</b>
			<b>-1</b>
<b>Date:</b> Wednesday, February 25, 2009		<b>Sheet</b> 31	<b>of</b> 59




# Mini Card Connector


## Half Card




SJV50

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>MINI CARD</b>			
Size	Document Number	Rev	
		<b>SJV50-PU</b>	
Date: Wednesday, February 25, 2009		Sheet	32 of 59





**Internal Keyboard CONN**




PlanarID  
 SA: 0,0  
 SB: 0,1  
 -1: 1,0  
 -1M: 1,1

# SPI FLASH ROM

16M Bits


20081208



W25X16AVSSIG-GP  
72.25X16.A01  
2nd = 72.25165.A01

# Connector FOR DEBUG BOARD

20081219



LPC\_LAD0 11,34,58  
LPC\_LAD1 11,34,58  
LPC\_LAD2 11,34,58  
LPC\_LAD3 11,34,58  
LPC\_LFRAME# 11,34,58  
PLT\_RST1#\_B 11,25,31,32,34,50,58  
PCLK\_FWH 11,15,58

Boot Device must have ID[3:0] = 0000  
Has internal pull-down resistors  
All may be left floated  
FPET7 Elec. P3-46



SJV50

緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title BIOS

Size A4 Document Number **SJV50-PU** Rev -1


# TOUCH PAD




SJV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <h2 style="margin: 0;">TouchPad</h2>		
Size	Document Number	Rev
	<b>SJV50-PU</b>	-1
Date:	Wednesday, February 25, 2009	Sheet 36 of 59


# Power Button Board




# Cover Up Switch



## RIGHT



## LEFT



SJV50

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**Switches**

Size

Document Number


Rev

**SJV50-PU**


-1

Date: Wednesday, February 25, 2009


Sheet 37 of 59





# Run Power




**CPU\_CORE**  
ISL6264




**TI TPS51125**  
3D3V/5V




**TI TPS51124**  
1.8V / 1.2V




**Adapter**






**Charger\_MAX8731**





SJV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Power Block Diagram</b>		
Size A3	Document Number <b>SJV50-PU</b>	Rev <b>-1</b>
Date: Wednesday, February 25, 2009	Sheet 40	of 59








-1 090213

Close to VFB Pin (pin5)




SJV50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51125 5V/3D3V**


Size A3	Document Number	Rev -1
Date: Wednesday, February 25, 2009	Sheet 43	of 59



SJV50

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51124 1D8V/1D2V		
Size	Document Number	Rev
A3	SJV50-PU	-1
Date:	Wednesday, February 25, 2009	Sheet 44 of 59




$$V_{trip}(mV) = R_{trip}(k\Omega) * 10(\mu A)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$


20090108\_SB Wayne

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$  --- PWM mode  
 $V_{out} = 0.764V * (R1 + R2) / R2$  --- Skip Mode




**1D2V\_S5**  
**I<sub>omax</sub>=0.2A**




Place near to SB600

**2D5V\_S0**  
**I<sub>omax</sub>=200mA**      **OCP > 430mA**



**1D5V\_S0**  
**I<sub>omax</sub>=1A**


**G957**



For MINI Card power SW

<Core Design>

<b>緯創資通 Wistron Corporation</b>	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
<b>Title</b>	
<b>2D5V/1D5V0D9V</b>	
<b>Size</b>	<b>Document Number</b>
A3	<b>SJV50-PU</b>
<b>Date:</b> Wednesday, February 25, 2009	<b>Rev</b>
Sheet 46 of 59	<b>-1</b>



Iomax=13A, OCP>20A

20090108\_SB

20081201


20081125 DY

84.27002.W31  
2ND = 84.27002.Y31

84.27002.W31  
2ND = 84.27002.Y31

SJV50

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>RT8202A VGA CORE</b>	
Size	Document Number
<b>SJV50-PU</b>	
Date: Wednesday, February 25, 2009	Rev -1
Sheet 47 of 59	



SJV50


緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **VDDR3**


Size A4	Document Number <b>SJV50-PU</b>	Rev <b>-1</b>
------------	------------------------------------	------------------

Date: Wednesday, February 25, 2009 Sheet 48 of 59

# Adaptor in to generate DCBATOUT



# BATTERY CONNECTOR




SJV50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**














Size: A3	Document Number: <b>SJV50-PU</b>	Rev: <b>-1</b>
Date: Wednesday, February 25, 2009	Sheet: 49 of 59	




- 8 PEG\_RXP[15..0] << PEG\_RXP[15..0]
- 8 PEG\_RXN[15..0] << PEG\_RXN[15..0]
- 8 PEG\_TXP[15..0] << PEG\_TXP[15..0]
- 8 PEG\_TXN[15..0] << PEG\_TXN[15..0]

SJV50


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b>			
<b>M92 (1/7) PCIE</b>			
Size	Document Number	Rev	-1
A3	SJV50-PU	Date	Wednesday, February 25, 2009
Sheet	50	of	59









M92-M2 uses memory group B only



SA\_20081104



SA\_20081105




HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.

STRAPS	PIN	DESCRIPTION
GPIO	DVPPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNCR, GENERIC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO_28_TDO, GPIO21_BB_EN	


If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x	Chingis (formerly PMC)	M25P80	0101
1GB	x		Fm25LV512A	0100
2GB	x		Fm25LV1010A	0101
4GB	x			

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe Full Tx Output Swing Transmitter Power Savings Enable 0 = Full Tx output swing 1 = Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0 = Tx de-emphasis disabled 1 = Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIe GME2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	BIF_CLK_PM_EN Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCTRL_[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNCR VGA_VSYNCR	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERIC		0





**SAMSUNG 72.41164.D0U**

**HYNIX 2ND = 72.51G63.A0U**




**72.41164.D0U**

**2ND = 72.51G63.A0U**




SJV50

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>M92 (6/7) VRAM B0</b>	
Size	Document Number
A3	SJV50-PU
Date: Wednesday, February 25, 2009	Sheet 55 of 59
Rev	-1





**72.41164.D0U**  
**2ND = 72.51G63.A0U**



**72.41164.D0U**  
**2ND = 72.51G63.A0U**

54.55 MAB[12..0] <<< MAB[12..0]  
 54.55 MDB[63..0] <<< MDB[63..0]

















SJV50















**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **M92 (7/7) VRAM B1**

Size: A3 Document Number: **SJV50-PU** Rev: -1

Date: Wednesday, February 25, 2009 Sheet 56 of 59







SJV50

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Change List**

Size

Document Number

**SJV50-PU**

Rev

-1

Date: Wednesday, February 25, 2009

Sheet 59 of 59

[www.s-manuals.com](http://www.s-manuals.com)