

# ATTACHMENT E.

- User Manual -

LG Electronic	Updated S	File BAND13 RF board	d manual	Rev.
Written by	Reviewed by	Granted by	Managed by	
Title LEO3 RF (Band13) Hardware Manual			Type Manua	al

### ABSTRACT

- This document is a hardware RF board manual for LTE user equipment platform. Contents of
- this document are the description of each blocks and usage directions. It is recommended to
- peruse this manual before operating RF Board.

# HISTORY

Rev	Status	Date	Author	Contents

### KEY WORDS









 $\[mathbb{C}$ Copyright, 2009 By LG Electronics Inc. All rights reserved. No part of this document may be reproduced in any way, or by any means, without the express written permission of LG Electronics Inc.

**LG Electronics** 

Kyongki-do, KOREA

Mobile Communication Technology Research Lab.

533 Hogye-dong, Dongan-gu, Anyang-shi,



- [Notice] 1. The product described in this manual may be modified without prior notice for reliability, functionality or design improvement.
- 2. Information contained in this manual is correct and reliable, but LG shall not be held
- responsible for damage due to the use of information, product or circuit or infringement of property rights or other rights.
- 3. This manual does not grant users the property rights and other rights of the third party or LG Electronics Inc.
- 4. No part of this manual may be transcribed or duplicated without the written permission of LG Electronics Inc.
- 5. The appearance of the product shown in this manual may slightly differ from that of the actual product.

# 



Rev.

File

1	CONTENTS	
2	1 Introduction	1
3	1.1 Scope	1
4	1.2 Terminology	1
5	2 Features and Photograph	2
6	2.1 Features	
7	2.2 Photograph of the LEO3 RF board	2
8	3 Block Diagram and Description	4
9	3.1 Block Diagram	4
10	3.2 Block Description	
11	3.2.1 RX Blocks	4
12	3.2.2 TX Blocks	5
13	3.2.3 Common Blocks	5
14	4 Interface	7
15	4.1 Power supply	7
16	4.2 Digital I/Q Data & Sampling Cock	8
17	4.3 SPI	
18	4.4 Control signals (GPIO's)	9
19	4.5 LEDs	9
20	5 Placement Map1	0
21		



1 2	FIGURES	
3	Figure 1: Photograph of LEO3 RF	3
4	Figure 2: RF Block Diagram (For RX/TX)	4
5	Figure 3: Diagrams of Power supply	7
6	Figure 4: Diagrams of Data & Clock Signal Interface	8
7	Figure 5: Diagram of SPI interface	
8	Figure 7: Top placement map of LEO3 RF (Band13)1	0
9		
10		
11		
12		
13	TABLES	
14	Table 1: List of SPI programmable devices	8
15		
16		

File



Rev.

### 1.1 Scope

This RF board is intended for radio frequency part of LTE user equipment platform to develop and verify LTE user equipment modem. This RF board is connected to 3<sup>rd</sup> version of LTE user equipment platform (LEO3) as the form of daughter board. This document intends to describe the brief architecture and usages of the board designed as RF part of LEO3 platform.

File

1.2

1 2

3 4

5 6

7

8 9 10

12		
13	ADC	Analog to Digital Converter
14	AFC	Automatic Frequency Compensation
15	DAC	Digital to Analog Converter
16	LO	Local Oscillator
17	LTE	Long Term Evolution
18	LVDS	Low-Voltage Differential Signaling
19	MISO	Multi-In Single-Out
20	PA	Power Amplifier
21	RF	Radio Frequency
22	SAW	Surface Acoustic Wave
23	UE	User Equipment
24	VGA	Variable Gain Amplifier



#### 2.1 Features

1

2 3

> 4 5

6

7

8

9

10

11

13

14

15

16

17

18

19

20

21


22

23

- Supporting RF band: BAND-13
  - Transmitting Frequency band: 777 ~ 787 MHz (10MHz)  $\triangleright$
  - Receiving Frequency band: 746 ~ 756 MHz (10MHz)  $\triangleright$
- 2-Receive path and 1-Transmit path (MISO)
- +6V dc main power supply
- 19.2 MHz reference clock
- Transceiver 12
  - $\triangleright$ Two chips transceiver solution by Infineon SMARTILTE ICs(PMB\_LTE\_v093)

File

- $\triangleright$ Triple-band operation
- ⊳ Three programmable LTE RF bandwidths: 5,10,20MHz
- $\triangleright$ Supply voltage rage from 2.7 ~ 3.0V
- Optional 2<sup>nd</sup> supply voltage from 1.71 ~ 3.0V  $\geq$
- On-chip LDO  $\triangleright$ 
  - Different power-down modes ≻
  - 3-wire bus programmable  $\triangleright$
- 10-bit ADC and DAC support
  - 61.44 MHz for AD conversion  $\geq$
- 122.88 MHz for DA conversion  $\triangleright$
- Additional 16-bit HKDAC for Tx VGC and AFC
- 24 Photograph of the LEO3 RF board 2.2 25
- 26



- Figure 1: Photograph of LEO3 RF
- Mechanical size of board is 170 (W) X 170 (H) mm




### 3 Block Diagram and Description

### 3.1 Block Diagram

1

2 3

4 5 6



File

12

13 14

15

16

17 18

19

20

21 22

23

24

29

30

## Figure 2: RF Block Diagram (For RX/TX)

### 3.2 Block Description

### 3.2.1 RX Blocks

Two receive paths, RX0 path and RX1 path, are designed for MISO technology to increase the receiving data throughput. Both of receiving paths have the same structure and consist of the following transceivers and anything else analog devices.

### LNA

- This LNA is used for each receiving path
- LNA has the fixed 14dB gain at range of Band13

Transceiver (RX section)

- LNA2 with three programmable gain steps
- Complete analog baseband path without external components
- <sup>26</sup> Three programmable baseband channel filter bandwidths
- 27 Separate RX PGC 3-wire bus operation possible
- 28 Performance
  - RX Total Gain : 2~80dB
  - Gain step: 1dB



File

1 2 3 4 5	<ul> <li>Gain switching time: under 6 us</li> <li>LNA2 Gain: 0/-6/-12 dB</li> <li>Gain deviation: +/-3 dB</li> <li>NFDSB:12dB – 42dB</li> <li>IP1dB: -15dBm</li> </ul>
6 7 8 9 10 11 12 13 14	<ul> <li>ADC</li> <li>Dual 10-bit, 150MSPS analog-to-digital converter</li> <li>10-bit dedicated for each I/Q data</li> <li>A/D clock speed: 61.44MHz</li> <li>Two's complement data formatting</li> <li>Internal fixed reference mode (the input span is 2 Vp-p)</li> </ul>
15 16 17 18	<ul> <li>A Module type consisting of PLL and VCO</li> <li>Programmalbe by 3 wire serial interface, SPI</li> </ul>
19 20	3.2.2 TX Blocks
21 22 23 24 25	In transmit path, it is connected to a duplexer linked to ANT0. The transmitting data from LEO3 platform is the dedicated 10-bit digital signals for each I/Q via DAC. And its signaling uses LVDS system for high speed data transmitting. Refer to the block diagram at section 2.3. The transmit data pass through the following devices.
26 27 28	Level Translator - High speed data level conversion, LVDS-to-CMOS
29 30	DAC
31 32 33 34	<ul> <li>Dual 10-bit, 125MSPS digital-to-analog converter</li> <li>10-bit dedicated for each I/Q data</li> <li>D/A clock speed: 122.88MHz</li> <li>Offset binary data formatting</li> </ul>
35	
36 37 38	Transceiver (TX section) <ul> <li>RF VGA's with &gt;85dB gain range</li> <li>Three programmable baseband filter bandwidths</li> </ul>
39 40 41	<ul> <li>Performance</li> <li>POUTmax: 3~7dBm</li> <li>POUTmin: -77dBm</li> </ul>
42 43 44 45	<ul> <li>TXGC range:0.5V ~ 2.2V</li> <li>Gain switching time:10usec</li> <li>NTX: -136dBm/Hz</li> <li>Carrier suppression:26dB</li> </ul>
46 47 48	Digital Attenuator - Single 10 dB Step
49 50 51	<ul> <li>Control voltage: -8.5V≤Vc≤+8V</li> <li>Low Loss: 0.3 dB @ 900 MHz</li> </ul>
52	Power Amplifier
53 54 55 56	<ul> <li>Operating frequency: 1,710 ~ 1,785MHz</li> <li>Max output power: 28.5dBm</li> </ul>
57 58 59	3.2.3 Common Blocks



File

VCT	СХО
101	0//0

1

2

3

4

6

7

- AFC supported by the external gain control voltage
- Generating reference clock for transceiver 1<sup>st</sup> and 2<sup>nd</sup> respectively
- Generating reference clock for RX PLL
- 5 Generating baseband clocks as the reference clock source

### 16-bit HKDAC for AFC and TX VGC control

- 8 Dual channel 16-bit DAC
- 9 Programmable by 3 wire serial interface, SPI
- <sup>10</sup> Its analog output voltage level functions the following:
- 1) AFC support
- 12 2) VGA gain control at transmit path



Rev.

The RF board for interfacing with LEO3 platform has 3 units of high speed 120pin connector. One of them has the role for main power supply, 6V. The others make the interface between RF to baseband (LEO3 platform) such as data transmitting and receiving, programming the SPI device, transmitting control signals, supplying A/D or D/A clock, monitoring the status and etc.

File

### 4.1 Power supply

9	
10	

11 12 13

14

1

2 3

4

5

6

7 8

	1	LDO (3V)	External LNA
Power Supply ,6V (120 pin conn .)	<u>├</u> ───	LDO (3V)	TX DAC (AVDD, DVDD)
	•	LDO (3.3V)	LVDT
	•	LDO (2.8V)	RX ADC (ADC0_DRVDD, ADC1_DRVDD)
	•	LDO (2.8V)	НКДАС
	•	LDO (2.8V)	BUFFER
	•	LDO (2.8V)	
	•	LDO (2.8V)	RFIC (RX)
	•	LDO (2.8V)	RFIC (TX)
	•	LDO (2.8V)	RFIC (TCXO)
	•	LDO (1.8V)	RX0 1.8V (AVDD,DVDD,BIAS)
	•	LDO (1.8V)	RX1 1.8V (AVDD,DVDD)
	•	LDO (4V)	
		LDO (2.85V)	

# Figure 3: Diagrams of Power supply



File

# 1 Digital I/Q Data & Sampling Cock 4.2 2 3 CMOS LVDS 10 - bit TX I data 10 - bit TX I data DAC LVDS Receiver 10 - bit TX Q data 10 - bit TX Q data BBI/FConn (120 pin) DAC CLK (122 .88 MHz ) 10 - bit RX 0 I data ADC 0 10 - bit RX 0 Q data ADC CLK (61.44 MHz) BBI/FConn (120 pin) CLK Buffer 10 - bit RX 1 I data ADC 1 10 - bit RX 1 Q data 4 5 6 Figure 4: Diagrams of Data & Clock Signal Interface 7 8

### 4.3 SPI

There are 3 programmable devices on RF board by using 3 wire SPI interface. 3 units SPI blocks exist on the interface with baseband platform. They are listed at Table 1 (Also refer to block diagram at Figure 5).

At this list, 1<sup>st</sup> transceiver and 2<sup>nd</sup> transceiver consist of each SPI0 and SPI1. Also 16-bit HKDAC has the dedicated by SPI2. It can be possible by using a dedicated chip select signal for each device with LLDM software. When selecting one of them, a dedicated chip select signal enables its device to program.

19

9

10 11

12

13

14

20

SPI Device	1 <sup>st</sup> Transceiver	2 <sup>nd</sup> Transceiver	16bit-HKDAC <sup>21</sup>
SPI block	SPI0	SPI1	SPI2 23
SPI data bit	-	-	16 <sub>24</sub>
			25

### Table 1: List of SPI programmable devices



4 5

6 7 8

9 10

11 12

13

14

15

16

17

18

19


20

21

22 23 24

25

File



# Figure 5: Diagram of SPI interface

#### **Control signals (GPIO's)** 4.4

For control the RF blocks, the control signals from LEO3 platform are connected as the below.

- BS(1) IDLE: Enables the LDOs and LED for a self-Indicator
  - TX\_ON: Enables the LDOs at transmit path and transmit block at 1<sup>st</sup> Transceiver (Including turns on LED for a self-indicator)
- PA R0 : Controls the power mode of transmitter block (Including D-attenuator)
- PA EN : Enables PA
- LNA\_EN0: Enables the LNA of antenna0 path (At the 1<sup>st</sup> transceiver) LNA\_EN1: Enables the LNA of antenna1 path (At the 2<sup>nd</sup> transceiver)
- \_
- TCXO ON: Enables the LDO for source clock (VC-TCXO) \_
- GPIO\_SLEEPB(0): Enables the 1<sup>st</sup> transceiver (Via Master on signal) GPIO\_SLEEPB(1): Enables the 2<sup>nd</sup> transceiver (Via Master on signal) \_
- \_

#### 4.5 LEDs

26 To indicate PLL lock status of 1<sup>st</sup> transceiver(LD RFIC0), 2<sup>nd</sup> transceiver(LD RFIC1) and RX 27 PLL, three LEDs are present on the board. When locked at the frequency by setting the SPI from 28 LEO3, LD output of each Transceiver and RX PLL turns on these LEDs. 29 30

- Anything else, there are two more LEDs(D4032 D403) for TX ON and IDLE.
- 31 32



Rev.

File


### 5 Placement Map


1

2 3

4 5

6 7





LGE Proprietary



### Notice

- OEM integrators and installers are instructed that the phrase. This device contains
- 3 4

1 2

Warning: Exposure to Radio Frequency Radiation The radiated output power of this device is far below the FCC radio frequency exposure limits. Nevertheless, the device should be used in such a manner that the potential for human contact during normal operation is minimized. In order to avoid the possibility of exceeding the FCC radio frequency exposure limits, human proximity to the antenna should not be less than 20cm during normal operation. The gain of the antenna for 3GPP-Band13(777~787MHz) must not exceed <u>-2.3</u> dBi.

The antenna(s) used for this transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

LG Electronics Inc.		Updated 2009/05/08	File LEO3 Platform Board N	Manual.doc	Rev. 1.0
Written by Revi		ewed by	Granted by	Managed by	
Title LEO3 Pla		tform Board Manua		Type Manua	al

### ABSTRACT

1 2

### 3 4

## HISTORY

Rev	Status	Date	Author	Contents

5

### 6 KEY WORDS

7

8

 $\ensuremath{\mathbb{C}}$ Copyright, 2009 By LG Electronics Inc. All rights reserved. No part of this document may be reproduced in any way, or by any means, without the express written permission of LG Electronics Inc



## CONTENTS

1	CONTENTS	
2	1 Introduction	1
3	1.1 Scope	1
4	1.2 Terms and Definitions	1
5	2 Key Features and Pictures of the Platform	1
6	2.1 Key Features	1
7	2.1.1 L1000	1
8	2.1.2 Memory	2
9	2.1.3 Other peripherals	2
10	2.2 Pictures and Placement of the Platform	2
11	2.2.1 Pictures of LEO3 Platform	2
12	2.2.2 Placement Map	3
13	3 Power Supplies	4
14	3.1 Main Board Power	
15	3.2 RF Board Power	
16	3.3 L1000	4
17	3.4 Other Peripherals	4
18	4 Switch Setting	4
19	5 LED Monitor	7
20	6 Image Downloading	7
21		



## FIGURES

2	FIGURES	
3	Figure 1. LEO3 Platform (Top Side)	2
4	Figure 2. LEO3 Platform (Bottom Side)	3
5	Figure 3. LEO3 Platform Board Layout	3
6		



# TABLES

2	TABLES	
3	Table 1. DIP switch setting for L1000 boot configuration	5
4	Table 2. DIP switch setting for manual IRQ generation	5
5	Table 3. DIP switch setting for LED_DEBUG	6
6	Table 4. DIP switch setting for Ethernet PHY	6
	Table 5. Jumper setting for UART signal connection	
8		

9



### 1 Introduction

### 2 **1.1 Scope**

This document describes briefly the board level operations, key features and the environment of the LEO3 Platform Rev.A / Rev.B. The purpose of this platform is the verification of LG LTE ASIC, namely 'L1000', and the evaluation of LG UE system performance.

File

The further details about the characteristics and functions of L1000 are available on other documents.

LEO3 platform consists of a core board, a main board, an RF board and application boards. For the core board, two types of 'MOC-D' and 'MDC-D' are available on the LEO3 platform.

With the 'MOC-D' board, it is possible to implement and perform the functionalities of 'Mobile Platform' with additional application boards. In case of there being no application boards, also is it possible to implement and perform the functionalities of 'Data Card' with USB cables.

With the 'MDC-D' board, it is possible to implement and perform the functionalities of 'Data Card' the same as 'MOC-D' without application boards. And is it possible to probe and capture the signals (raw data) out of the modem part with the external DSP Bus I/F and Ethernet MAC.

But it will be focused on MOC-D only without application board in this document.

Although this platform is built with some boards, it will be described on the baseband board without application and RF board.

18 19 20

21 22

16

17

1

3

4

5

6

7

8

q

### 1.2 Terms and Definitions

- LTE: Long Term Evolution
- 24 M-DDR: Mobile DDR
- 25 MOC-D: Modem Only Core D
- <sup>26</sup> MDC-D: Modem and DSP Core D
- 27 GMII: Gigabit Media Independent Interace
- 28 DM: Diagnostic Monitoring
- 29 30

31 32

34


35

### 2 Key Features and Pictures of the Platform

- 33 2.1 Key Features
  - 2.1.1 L1000
- 36 ARM1136JF-S with 307.2MHz core clock
- 37 · 32kB I-Cache/ 32kB D-Cache
- 38 · 32kB I-TCM/ 16kB D-TCM
- 39 · 64kB SRAM
- 40 · 128kB Boot ROM
- 41 16-channel DMA with 64bit AHB interface
- 42 64bit/32bit AHB interface with 153.6MHz
- 43 32bit M-DDR SDRAM controller with 153.6MHz (up to 2Gb)
- 44 · 8bits NAND Flash controller
- 45 · 2 port USB 2.0 HS device controller (Host interface/DM interface)
- 46 20-GPIOs with interrupt capability
- 47 · 1-channel I2C
- 48 1-channel UART
- 49 3-channel 4wire SPIs for RF control
- <sup>50</sup> 1-channel general 3wire SPI
- <sup>51</sup> 1-channel general 4wire SPI
- <sup>52</sup> 19.2MHz reference clock
- 53 48MHz clock for USB/UART/I2C/Timer
- <sup>54</sup> 122.88MHz DAC / 61.44MHz ADC clock
- 55 · 32.768kHz RTC clock
- <sup>56</sup> 1 Tx antenna interface with 10bit I/Q
- <sup>57</sup> 2 Rx antenna interface with 10bit I/Q
- 58 · External hardwire boot configuration




1 2		Debugger port (JTAG + ETM11)
2	2.1.2	Memory
4	•	MCP with 2Gb 8bit NAND flash / DDR333 1Gb 32bit M-DDR
5		64Mb Serial NOR flash (4wire SPI)
6	040	Other peripherela
7 8	2.1.3	Other peripherals PMIC for evaluation and feasibility check
o 9		2-USB connectors
10		LVDS drivers for 10bit I/Q Tx signal and DAC clock
11		Application board interface (unavailable in this document)
12	•	1-channel SIM connector
13		1-channel 4bit SDIO connector (only available for MDC-D core board)
14 15		JTAG/ETM 11 debug ports for ARM (ETM clock with 76.8MHz) JTAG debug port for DSP (only available for MDC-D core board)
15		1-Gigabit Ethernet (GMII mode) connector for DSP (only available for MDC-D core
17		board)
18	•	RF interface with connector (bottom side)
19	·	Reset switch for global hardware reset
20		15 LEDs and 2 DIP-switches for debug 5 LEDs for Ethernet mode monitor (only available for MDC-D core board)
21 22		8 LEDs for DSP GPIO (only available for MDC-D core board)
23		2 DIP-switches for boot configuration setting
24		-
25	<b>.</b>	Disturse and Discoment of the Distform
26 27	2.2	Pictures and Placement of the Platform
27	2.2.1	Pictures of LEO3 Platform
29		
30		+12V
31	63	
Pow		
SM	er	
SW.		
SW.	er	C LEOS NAIN Rev. B LEOS MAIN
SW.		C LEO3 NAIN Rey. B LEO3 MAIN Rev.B #151
SW. SIM		C LEOS MAIN Rey. B LEOS MAIN Rey. B LEOS MAIN Rev. B #151
		LEO3 NATN Rey B LEO3 NATN Rey B LEO3 NATN Rey B
SIM		
SIM L1000		
SIM		
SIM L1000		
SIM L1000 JTAG		
SIM L1000		
SIM L1000 JTAG		Rev. B #151 Rev.
SIM L1000 JTAG		Rev. B #151
SIM L1000 JTAG		Rev. B #151
SIM L1000 JTAG		RV-B #151 RV-B #151 RV-D #151
SIM L1000 JTAG		Rev. B #151



6 Rx0/ Tx ANT BI

1



LGE Proprietary

6 7

Rev.

**Rx1 ANT** 

1

10

1.0



2 3

4

5

6

7 8 9

10

11

12

13 14 15

16

17

18

19

20 21

22

23

24

26

27

28

29

30

### 3 Power Supplies

### 3.1 Main Board Power

Main external power is supplied from DC input jack on the upper left corner of the baseband platform board. The regular input voltage is 12V. For this platform, an external power adaptor 'CLG-60-12' from Mean Well is provided with maximum current rating of 5A.

File

3.2 RF Board Power

The RF board power is supplied from the mian board RF connector.

The regular RF board input voltage is 6V, which is regulated from the main board power so an additional power supply for RF board is not required.

## 3.3 L1000

- · Core Power +1.2V
- Memory controller / Flash controller power +1.8V
- · I/O Power +2.8V
- · USB Power +3.3V

### 3.4 Other Peripherals

- · L1000 I/O power +2.8V
- LVDS driver Power +3.3V
- 25 · Reset Power +2.8V
  - SIM L/T Output Power +1.8V / +3.0V
  - Ethernet Transceiver Analog Power +1.8V / +2.5V (only available for MDC-D core board)
    - Ethernet I/O Power +3.3V (only available for MDC-D core board)
    - DSP Core Power +1.25V (only available for MDC-D core board)
  - DSP Memory Controller Power +1.8V (only available for MDC-D core board)
- 31 32 33

35

### 34 4 Switch Setting

Configuration and control settings are done by 5-DIP switches (SW4, SW5, SW6, SW7, SW8) and 2 jumpers (J3, J4). The assignments of each signal and their descriptions are in the following tables.



	SW7				
No.	Name	Defaul t	Description		
1	JTAG_CFG(0)	ON	JTAG_CFG[1:0] [OFF:OFF] No JTAG [OFF:ON] ARM Only		
2	JTAG_CFG(1)	OFF	[ON:OFF] CC5 Only [ON:ON] ARM-CC5 *ON: High, OFF: Low		
3	EPI_MODE	ON	[OFF] Dedicated Address/Data EPI I/O [ON] Muxed Address/Data EPI I/O *ON: HIgh, OFF: Low		
4	USB_MODE	OFF	[OFF] UTMI mode [ON] ULPI mode *ON: High OFF: Low		
5	PWR_CUT_MODE	OFF	[OFF] Power cut disable [ON] Power cut enable *ON: High, OFF: Low		
6	REFCLK_SEL	OFF	[OFF] On-board VCTCXO 19.2MHz [ON] RF board 19.2MHz *ON: High, OFF: Low (Rev.A) *ON: Low, OFF: High (Rev.B)		
7	NAND_CFG(0)	OFF	[ON] 4byte address [OFF] 5byte address *ON: Low, OFF: High		
8	NAND_CFG(1)	OFF	[ON] Small block (1page: 512byte + 16byte) [OFF] Large block (1page 2048byte +64byte) *ON: Low, OFF: High		
			SW8		
No.	Name	Defaul t	Description		
1	MODE(0)	ON	MODE[2:0] [OFF:OFF:OFF] Undefined [OFF:OFF:ON] NAND boot		
2	MODE(1)	OFF	[OFF:ON:OFF] Serial Flash boot [OFF:ON:ON] EPI boot [ON:OFF:OFF] SDIO boot		
3	MDOE(2)	OFF	[ON:OFF:ON] USB boot [ON:ON:OFF] Serial Flash boot (for debug) [ON:ON:ON] Test *ON: High, OFF: Low		
4	MODE(3)	OFF	[OFF] Secure Boot disable [ON] Secure Boot enable *ON: High OFF: Low		
	Table 1	. DIP sw	itch setting for L1000 boot configuration		



2

File LEO3 Platform Board Manual.doc

	SW6				
No.	No. Name Defaul		Description		
		t			
1	IRQ(0)	OFF	[OFF] Low level		
			[ON] High level		
			*ON: High, OFF: Low		
2	IRQ(1)	OFF	[OFF] High level (Rev.A), Low level (Rev.B)		
			[ON] Low level (Rev.A), High level (Rev.B)		
			*ON: High, OFF: Low (Rev.A)		
			*ON: Low, OFF: High (Rev.B)		
3	IRQ(2)	OFF	[OFF] High level		
			[ON] Low level		
			*ON: Low, OFF: High		
4	IRQ(3)	OFF	[OFF] High level		
			[ON] Low level		
			*ON: Low, OFF: High		
	Table 2. DIP switch setting for manual IRQ generation				

LGE Proprietary

2

3

4

\* Caution) Please, be careful to switch 'ON" for the SW5. Switching 'ON' should be done only when the corresponding GPIO directions have defined as 'Input'. Otherwise (if defined as 'Output'), it would be possible for the L1000 to have a damage.

	SW5					
No.	Name	Defaul	Description			
		t				
1	LED_DEBUG(0)	OFF	Corresponding to GPIO(0) of L1000 [OFF] Low level			
			[OFF] Low level			
			*ON: High, OFF: Low			
2	LED DEBUG(1)	OFF	Corresponding to GPIO(1) of L1000			
_	/	-	[OFF] Low level			
			ON] High level			
			*ON: High, OFF: Low			
3	LED_DEBUG(2)	OFF	Corresponding to GPIO(2) of L1000			
			[OFF] Low level			
			[ON] High level			
		055	*ON: High, OFF: Low			
4	LED_DEBUG(3)	OFF	Corresponding to GPIO(3) of L1000			
			[OFF] Low level [ON] High level			
			*ON: High, OFF: Low			
5	LED DEBUG(4)	OFF	Corresponding to GPIO(4) of L1000			
Ŭ		011	[OFF] Low level			
			[ON] High level			
			*ON: High, OFF: Low			
6	LED_DEBUG(5)	OFF	Corresponding to GPIO(5) of L1000			
			[OFF] Low level			
			[ON] High level			
			*ON: High, OFF: Low			
7	LED_DEBUG(6)	OFF	Corresponding to GPIO(6) of L1000			
			[OFF] Low level			
			[ON] High level			
8	LED DEBUG(7)	OFF	*ON: High, OFF: Low Corresponding to GPIO(7) of L1000			
0			[OFF] Low level			
			[ON] High level			
			*ON: High, OFF: Low			
	<u> </u>	Table 3 C	DIP switch setting for LED_DEBUG			

# 5 6

7 8

## \* SW4 is not available for MOC-D core board



File LEO3 Platform Board Manual.doc Rev. 1.0

	SW4				
No.	Name	Defaul	Description		
		t			
1	D_PHYAD(1)	OFF	D_PHYAD[4:1]		
2	D_PHYAD(2)	OFF	[OFF] Ethernet PHY address value 1		
3	D_PHYAD(3)	OFF	[ON] Ethernet PHY address value 0		
4	D_PHYAD(4)	OFF	*ON: Low, OFF: High		
5	D_ETH_MAN_MDIX	OFF	[OFF] Cross-over line mode		
			[ON] Straight lien mode		
			*ON: Low, OFF: High		
6	D_ETH_MULTI_EN	ON	[OFF]: Multiple node (master)		
			[ON]: Single node (slave)		
			*ON: Low, OFF: High		
7	D_ETH_MDIX_EN	OFF	[OFF]: Enable auto MDIX		
			[ON]: Disable auto MDIX (set by D_ETH_MAN_MDIX)		
			*ON: Low, OFF: High		
8	DSP_PWRDOWN	OFF	[OFF]: DSP clock / reset enable		
			[ON]: DSP clock / reset disable		
			*ON: Low, OFF: High		
	Table 4. DIP switch setting for Ethernet PHY				



Jumper No.	No. Name Default		Description				
J3	UART_CTS/	1-2 connection	[1-2, 3-4] for the cross UART cable				
	UART RTS 3-4 connection [1		[1-3, 2-4] for the straight UART cable				
J4	UART_RXD/	1-2 connection	[1-2, 3-4] for the cross UART cable				
UART_TXD 3-4 connection		3-4 connection	[1-3, 2-4] for the straight UART cable				
	Table 5. Jumper setting for UART signal connection						

4

5

6

7

8

9

10

11 12

1

### 5 LED Monitor

In the platform board, 15 LEDs are provided for the L1000 debug monitoring such as crash debug, timing check, interrupt flag, status of L1000 etc.

The definition of monitor is not given yet for each LED explicitly. (TBD)

The LEDs for LED\_DEBUG[0:7] and the LEDs for IRQ[0:3] are located lower left-hand corner of the main board.

The LEDs for STATUS[0:2] are located lower right-hand corner of the main board.

All of them are indicated with white silkscreen printing on the main board respectively.

# 13 6 Image Downloading

<sup>14</sup> If the other boot modes than 'JTAG Boot' such as 'NAND Flash Boot', 'NOR Flash Boot' are to <sup>15</sup> be used, they require the related image downloading into NAND flash or NOR flash.

<sup>16</sup> For further information about the image downloading including the other boot load with USB or

17 SDIO, refer to other related documents.