Owner's Manual

Model 2032

32K Static RAM Module



California Computer Systems

CCS MODEL 2032 32K STATIC RAM MODULE OWNER'S MANUAL

COPYRIGHT 1980

CALIFORNIA COMPUTER SYSTEMS 250 CARIBBEAN DRIVE SUNNYVALE CA 94086

MANUAL NO. 89000-02032

TABLE OF CONTENTS

.

FEATURES		ii	L
CHAPTER		SETTING THE 2032 JUMPERS1.1SETTING THE MEMORY GROUP ADDRESSES1-71.2SETTING THE BANK BYTE1-21.3SETTING THE BANK PORT ADDRESS1-21.4SETTING MEMORY GROUP BANK-INDEPENDENCE1-31.5SETTING THE RESET JUMPER1-31.6SETTING THE PHANTOM JUMPER1-31.7SETTING THE WAIT JUMPER1-41.8EXAMPLES OF JUMPER SELECTION1-5	12233345
CHAPTER	2	THEORY OF OPERATION2-12.1MEMORY2-22.2MEMORY ADDRESSING2-22.3BANK SELECTION2-22.4BANK-INDEPENDENCE2-32.5DATA BUFFERS2-12.6WAIT STATES2-12.7RESET2-1	1223444
CHAPTER	3	TESTING AND TROUBLESHOOTING THE 20323.1 FRONT PANEL QUICK CHECKOUT3-13.2 DIAGNOSTIC TEST OVERVIEW3-23.3 PREPARING DRIVER ROUTINES3-43.4 SETTING UP FOR THE TEST3-53.5 LOADING THE DIAGNOSTIC3-53.6 RUNNING THE DIAGNOSTIC3-53.7 ERROR PRINTOUT INTERPRETATION3-63.8 SAMPLE MEMORY DIAGNOSTIC RUN3-103.9 MEMORY DIAGNOSTIC LISTING3-10	134555801
CHAPTER	4	TECHNICAL INFORMATION4.1SCHEMATIC/LOGIC DIAGRAM4.2ASSEMBLY COMPONENT LAYOUT4.3PARTS LIST4.4CONTROL ROM TRUTH TABLE4.5ADDRESS/CHIP TABLE4.62032 BUS CONNECTOR PINOUT	2 3 4 6 7 8

APPENDIX A LIMITED WARRANTY

FEATURES

Uses Popular 2114 Static RAMs Available with 200, 300, or 450 nsec RAMs Berg Jumpers Used for Selectable Features 8K Memory Blocks Individually Addressable to Any 8K Boundary Bank Selection by Bank Port and Bank Byte 8K Blocks Individually Bank-Enabled LEDs Indicate Board Active and Bank Active States Wait State Jumper Phantom Line Capability Optional Board-Enabling on Reset Operates on +8 Volts Fully Buffered Meets IEEE Proposed S-100 Signal Standards Diagnostic Software Included FR-4 Epoxy PC Board Solder-Masked on Both Sides Silk Screen of Part Numbers and Reference Designations

CHAPTER 1

SETTING THE 2032 JUMPERS

The CCS 2032 is a 32K byte static RAM board designed for use on S-100 busses. Sixty-four popular 2114 static RAM chips make up the four 8K memory groups A through D. Each memory group is individually addressed and bank-enabled, and up to three memory groups can be buried to reconfigure the board to 8K, 16K, or 24K. The bank select feature, using a bank port and bank byte, is compatible with Alpha-Micro and Cromemco as well as with other systems. Board Active and Bank Active states are indicated by LEDs.

To provide optimum compatibility with a variety of systems, CCS has equipped the 2032 with selectable addressing and several optional features. Selections are hardwired with easy-to-use, reliable Berg jumpers. The addresses for each of the 8K memory groups, the bank port address and bank byte, and the bank-dependence or bank-independence of each memory group are jumper-selected by the user to best suit his system. Phantom. Wait, and Reset features can be jumper-enabled as desired. Each jumper-selectable feature is discussed individually below. Further explanation can be found in Chapter 2, "Theory of Operation." Illustrations showing jumper settings and relative locations are provided in Section 1.8.

1.1 SETTING THE MEMORY GROUP ADDRESSES

In order to provide maximum flexibility in the location of the 2032's memory groups within a bank, CCS has made the addresses of the four memory groups jumper-selectable. The jumper-set address of a memory group is compared with the high-order address lines A13-A15, and if the address matches, the group is selected. The Group Address (GRP ADDR) jumpers are in the upper left corner of the board (with the connector pins at the bottom). Set the jumpers of each group to the three high-order binary digits that specify the multiple of 8K at which you wish to locate the group. For example, the addresses of the block between 16K and 24K are 4000h-5FFFh, so you would locate a group in that block by setting its jumpers to 010. Since a memory group's base address must be a multiple of 8K, an easy way to calculate the jumper settings is to divide the base address by 8K. You can then set the jumpers to the binary equivalent of the result.

The memory groups are fully prioritized, with A having the highest priority and D the lowest. This allows you to give two (or more) memory groups the same address. Only the higher-priority group will be selected by that address; the RAMs of the other group(s) will be buried, inaccessible and occupying no memory space until the address jumpers are reset. This allows you to configure the 2032 to 8, 16, or 24K without removing RAMs.

1.2 SETTING THE BANK BYTE

The Bank Byte jumpers allow you to hardware-map the 2032 memory board to whichever of the eight memory bank levels $\dot{0}$ -7 you choose. They are located at the top of the board. To select a bank level, jumper-set a 1 in the bit that corresponds to the desired bank level and jumper-set all other bits to 0. For example, to select bank 3 you would set bit D3 to 1 and D0-D2 and D4-D7 to 0.

You may enable the 2032 with more than one bank. Set to 1 the Bank Byte jumper corresponding to any bank with which you want the board to be enabled.

1.3 SETTING THE BANK PORT ADDRESS

In order to assign the board to a bank, you must output the bank byte to the bank port. Most presently-marketed S-100 products using the bank port/bank byte scheme address the bank port at 40h. We recommend that you use this bank port address unless you have a strong reason for doing otherwise. The Bank Byte jumpers are at the bottom of the board, just above the connector pins. Remember that A7 is

SETTING THE 2032 JUMPERS

the high-order bit; thus you will set the binary bank port address from right to left on the board. 40h is selected by jumper-setting A6 to 1 and A0-A5 and A7 to 0.

1.4 SETTING MEMORY GROUP BANK-INDEPENDENCE

Each memory group can be made independent of bank selection, causing it to be enabled whenever it is addressed regardless of which bank is active. This makes it possible, in time-sharing situations, for some groups to be commonly accessible while the remaining bank-dependent groups are reserved for individual users. The bank-independence jumpers are located at the bottoms of the GRP ADDR columns. Setting a jumper to BE (Bank Enable) makes the corresponding memory group bank-dependent. To enable a memory group independent of bank selection, set its bank-independence jumper to ME (Memory Enable).

1.5 SETTING THE RESET JUMPER

The Reset jumper, at the top center of the board, controls the activating of the bank-dependent memory groups during system resets. If the Reset jumper is set to B, all 32K of memory will be enabled each time the power is turned on or the system is reset. If the Reset jumper is set to A, the bank-dependent memory groups will be enabled only when the board's bank has been selected.

Due to lack of room on the board, the Reset jumper labels may be hard to find. The B position is to the right; the A position is to the left.

1.6 SETTING THE PHANTOM JUMPER

The Phantom jumper is in the lower right corner of the board. Setting the jumper to B allows a device that generates a PHANTOM signal to overlay portions of the 2032 memory. For example, CCS peripheral control boards generate Phantom signals when certain ROM locations are addressed; these locations contain code to drive the peripherals. If an identically-addressed location exists on the 2032 board, the Phantom signal will block the output from the board of the contents of that location. This allows you to access the rest of the memory locations within the 8K block that contains the overlayed portion. Without Phantom capability the 2032 would not be able to locate a memory group in that block because the 2032 and the peripheral control board would both put data on the bus when a shared location was addressed.

Setting the Phantom jumper to A disables the -PHANTOM signal.

1.7 SETTING THE WAIT JUMPER

The Wait jumper allows you to slow down your processor every time the board is addressed. This will be necessary if your processor allows a shorter memory access time than your RAMs require. The jumper is in the upper right corner of the board. Off is the A position; on is B.

If you have a 2032 with 200 nsec or 300 nsec RAMs, you should not need to enable the Wait feature for use with presently-available microprocessors. If you have the 450 nsec RAMs and a processor that operates at 4mHz you will, in theory at least, need to enable Wait. You should experiment, however; in many cases the 450 nsec RAMs will work successfully with a 4mHz processor without a Wait state.

Some Z-80 CPU boards, including the CCS 2810, provide a jumper-selectable Wait feature. Enabling this feature may be preferable to enabling the 2032 Wait feature. The 2032 Wait causes a Wait state to occur in every memory cycle in which the board is addressed; the CCS CPU Wait feature causes a Wait state to occur during the M1 cycle only. Because memory access time in the M1 cycle is half a clock cycle shorter than in the other machine cycles, a Wait state in this cycle effectively increases the time allowed for memory response without unnecessarily slowing the processor in other memory cycles. However, if your system includes memory boards operating at different speeds, you probably will want to enable the Wait features as necessary on the slower memories rather than enable the processor Wait. This will allow you to operate at maximum speed with the faster memories. To find out what is best for your system, check your CPU manual and, if you're not sure, experiment.

1.8 EXAMPLES OF JUMPER SETTINGS

The first diagram shows jumper settings for a basic CCS system consisting of a 2810 Z-80 CPU, a 2422 disk controller, and the 2032. The bank port address must be 40h. The board is enabled with bank 0 and on start-up. Memory is located between 0 and 32K. Phantom and Wait are disabled.



In the second diagram, memory groups A and B are bank-independent and located in the last 16K of memory. Groups C and D reside in banks 2 and 4 between 24K and 40K. The bank port address is 40h. Only groups A and B are enabled on start-up. Phantom and Wait are enabled.



CHAPTER 2

THEORY OF OPERATION

This chapter is provided for those users who want a more thorough understanding of the 2032 operation than they need just to make the board function in their systems. Used in conjunction with the Logic Diagram and the Control ROM Truth Table in Chapter 4, it should give you a sound understanding of the design and features of the board. Additional information, if desired, can be obtained from data sheets for the individual chips.

2.1 MEMORY

The 2032 uses sixty-four 2114-type RAMs. The memory chips are arranged in two-chip columns in order to provide an eight-bit byte, and the thirty-two columns are divided into four 8K memory groups A through D. Because the 2114 provides 4096 bits of storage organized 1024x4, each RAM requires ten address inputs and four bi-directional data lines. A Chip Select input (-CS) provides for the selection of individual chips in the memory array. To prevent erroneous data from getting into the chip a R/-W input inhibits the data input buffer when high. Thus data can be written to a memory chip only when both -CS and R/-W are The 2032 controls -CS through the Column Select low. Decoders; R/-W is controlled by the Control ROM through the Read/Write Decoder.

2.2 MEMORY ADDRESSING

Addressing a specific memory location on the 2032 involves addressing a location on each chip while enabling only one two-chip column. Address lines AO-A9 address one location on each chip through a common address bus. Column selection is handled by four 3-to-8 decoders. Each decoder selects one of eight columns depending on the conditions of inputs A, B, and C, which are controlled by address lines A10-12. Inputs G1, G2A, and G2B determine whether an individual decoder will be enabled, G2A and B low and G1 high enabling a decoder.

The three highest-order address lines determine the 8K block in which a memory group resides. Jumpers are used to select each memory group's base address (see Section 1.1). The jumper settings are compared with the top three bits of the incoming address, and if a group's settings correspond to the address bits that group's output line is pulled low. Each group's output line is tied directly to input G2A of the decoder for that group. Also, low outputs from Group A and Group C disable through G1 the decoders for Groups B and D respectively. In addition, groups C and D are disabled through G1 if the output of the ANDing of Groups A and B is low--i.e., if either Group A or Group B has been addressed. This provides full prioritizing of the memory groups, with A the highest priority and D the lowest. Whenever two or more memory groups are given the same base address, only the highest-priority group will be enabled by that address. The other groups will effectively be buried; they will be unaddressable and will occupy no memory space.

The final input for each decoder, G2B, is determined by the Control ROM through -CSE (Column Select Enable). See Section 4.4 for the specific conditions under which -CSE will be low.

2.3 BANK SELECTION

The CCS 2032 is bank-selectable by bank port address and bank byte. Thus it is fully compatible with Cromemco, AM100, and other port-bank-select systems. IT IS NOT COMPATIBLE WITH ADDRESS-SELECT SYSTEMS SUCH AS IMSAI.

You assign the 2032 to a bank by jumper-setting the bank port address and the bank byte. The 2032 compares AO-A7 with the jumper-set bank port address using an open

collector set of exclusive-OR gates. A pull-up resistor holds the output high unless a wrong address pulls the The BANK PORT ADDRESS line inputs to the output low. If the conditions of the BANK PORT ADDRESS Control ROM. line and the other Control ROM inputs are right (see Section 4.4), BANK CLK will pulse low, clocking the Bank Enable flip-flop when it rises to high again. In the meantime the bank byte becomes present on DIO-7 and is inverted. Setting a Bank Byte Select jumper to 1 connects the corresponding inverted DATA IN line to the BANK DATA line. Thus a low signal on an inverted DATA IN line, indicating a 1 in the bank byte, will pull BANK DATA low if the corresponding Bank Byte Select jumper is set to 1.

When the flip-flop is clocked, the condition of BANK DATA, the flip-flop's D input, determines the outputs Q and -Q. Q takes the value of D and -Q is D's complement. When BANK DATA is low, indicating that the bank byte and the Bank Byte Select jumpers specify at least one bank in common, the -Q output is high. The -Q output is tied to BANK ENABLE. When BANK ENABLE is high, selection of bank-dependent memory groups is enabled. At the same time, the low output at Q lights the Bank Select LED and pulls -BANK ACTIVE low. When -PORT READ and -BANK ACTIVE are both low, -ACK will be low, acknowledging to the processor that a bank has been enabled.

When BANK DATA is high, the low on BANK ENABLE forces all bank-dependent memory groups' slect lines (-GROUP A-D) high. The low on -Q also turns of the Bank Select LED, while the high on -BANK ACTIVE (from Q) ensures that -ACK will be high.

Because flip-flop outputs do not change until the flip-flop is re-clocked, BANK ENABLE, -BANK ACTIVE, and the Bank Select LED will maintain the same states until the bank port is addressed again, when another bank byte will determine whether a high or a low gets clocked into the Bank Enable flip-flop.

2.4 BANK-INDEPENDENCE

The 2032 allows you to make any memory group independent of bank disabling by setting a jumper so that connected BANK ENABLE line is not the to the memory-address-comparison circuitry of the memory group vou want to make independent. This prevents that memory group's output from being pulled low when the BANK ENABLE line is low. The memory group will therefore be enabled whenever it is addressed, independent of which bank has been selected.

2.5 DATA BUFFERS

The DATA IN and DATA OUT lines from the data bus are tied together to form the bi-directional data lines for the RAM chips. DIO-7 and DOO-7 are buffered by 3-state bus drivers. If the drivers are in the high-impedance state, the lines they drive are disabled. The -RD ENABLE and -WR ENABLE lines, which determine whether the DI or DO buffers will be in the high-impedance state, are controlled through the Read/Write Decoder by the Control ROM. See Section 4.4 for the specific conditions under which -RD ENABLE and -WR ENABLE will be low.

2.6 WAIT STATES

A wait state is necessary when a peripheral device takes more time to complete a task than the processor normally allows. Because the 2032 is available with 200, 300, or 450 nsec Rams, and because processor speeds vary, feature on the 2032 has been the Wait made jumper-selectable. If the Wait jumper is set to B, pSYNC is inverted and ORed with -CSE, with the output being the pRDY line. When pRDY goes low, the processor adds an extra clock cycle to each memory read or memory write machine cycle during which the board is selected, thereby increasing the. time that signals remain on the address and data busses. If the jumper is set to A, a high signal is ORed with -CSE, the 2032 does not pull pRDY low, and a Wait state does not occur unless it originates elsewhere.

2.7 RESET

The Reset jumper allows you to choose whether or not the 2032 will be enabled when the system is powered up or reset by determining which input of the Bank Enable flip-flop will be controlled by pRESET. Pull-up resistors normally hold both the Preset and Clear inputs high, which they must be for the flip-flop to set and reset normally. The -pRESET line can be jumper-connected so that either the Preset input or the Clear input is pulled low whenever the power is turned on or the system is reset. If the Reset jumper is set to position A, -pRESET active pulls the Preset input low, the flip-flop is set, BANK ENABLE is low, and the bank-dependent memory groups are disabled. If the jumper is set to position B, -pRESET active pulls the Clear input low, the flip-flop is reset, BANK ENABLE is high, and the bank-dependent memory groups are enabled.

CHAPTER 3

TESTING AND TROUBLESHOOTING THE 2032

3.1 FRONT PANEL QUICK CHECKOUT

(If your computer does not have a front panel, skip this section.)

Before powering on the computer, set the 2032 jumpers as follows:



The priority feature will cause Group A to be selected. Set the Front Panel Adress Switches AO-A15 to the off position (0000H). Examine that address. Set the Data Switches D1-D7 to the OFF position and D0 to the ON position (01H). Deposit (write) into memory and compare the Data readout with the switch settings. Now switch D0 to OFF and D1 to ON, deposit into memory again, and compare the result with the switch settings. Continue the pattern of one Data Switch ON and the rest OFF until all data bits have been checked. If any data does not match the switch settings, isolate the malfunction with a logic probe or voltmeter before continuing.

After Group A has been checked, power down the computer and set Groups B-D to 001 as shown:



Group B will be selected. Examine 2000H (A13 ON, the rest OFf), and deposit the same data bytes as for Group A. Isolate and correct any malfunctions as they become apparent.

To check Group C, power down the computer and set Groups C and D to 010:



Examine 4000H (A14 CN, the rest OFF), and test as with Groups A and B.

Finally, to test Group D, power down and set Group D to 011:



Examine 6000H (A14 and A13 ON, the rest OFF), and test as before. When all malfunctions have been corrected, proceed to the next test.

3.2 DIAGNOSTIC TEST OVERVIEW:

These memory diagnostics run on 8080 or Z-80 systems and provide a practical test of the 2032 memory board. Two diagnostics are provided: a walking bit test and a burn-in test. The routines have been written so that they do not require RAM other than the system stack and the RAM under test. The routines may be executed from either RAM or ROM.

Diagnostics in general can be divided into three classes: fault detection, fault isolation, and fault correction. These routines perform fault detection and provide sufficient data for fault isolation. After a fault is isolated, correction is a hardware matter.

Errors are displayed on the console device when they are detected. Two formats are used. The first, used by the burn-in test and the first stage of the walking bit test, shows errors as follows:

xx yyyy zz

Each character is a hexadecimal digit; xx is the bad data, yyyy is the address where the bad data occurred, and zz is what the data should have been.

The second stage of the walking bit test logs errors as follows:

WWWW XX YYYY ZZ

Again, each character is a hexadecimal digit; wwww is the address where the error was found, xx is the bad data, yyyy is the address where data was last written, and zz is the last written data.

These error displays provide enough information for the problem to be isolated.

3.3 PREPARING DRIVER ROUTINES

Except for the system-unique input/output drivers, the memory test routines are capable of standing alone. The drivers must be provided by the user. Three routines are needed:

CONIN: Console input. Reads one ASCII character from the console keyboard and sets the parity bit (bit 7) equal to 0. The character is returned in the accumulator (A register).

CONOUT: Console output. Writes one ASCII character to the console display device. The character to be output is passed to CONOUT in the C register. If the console output device is sensitive to bit 7, then the user must set/reset bit 7 to what is needed in the CONOUT routine.

CONST: Console status. This routine reads the console input status. If data is not available, then the accumulator is set to 0 and the status flags must match. If data is pending, then a -1 (OFFH) should be returned in the accumulator (A register). The status flags must show at least a non-zero condition on the return.

After these routines have been prepared they must be loaded into memory. To allow the diagnostics to find them, three jump instructions are located at the front of the diagnostic: 0103H for CONIN, 0106H for CONOUT, and 0109H for CONST. The user should put the addresses of his I/O routines into these locations. See lines 51, 52, and 53 in the assembly listings.

TESTING AND TROUBLESHOOTING THE 2032

3.4 SETTING UP FOR THE TEST:

When you are ready to begin the test, set the 2032 jumpers as illustrated:



At this point you are ready to install the 2032 in your computer. Make sure that no other memory will respond to addresses in the range 4000H-OBFFFH.

3.5 LOADING THE DIAGNOSTIC:

No special precautions are necessary. Use your standard method to load the routines. Load the diagnostic into your system at location 0100H. The diagnostic is small enough to fit into the first 1K of memory. It was assembled assuming a 16K block of memory would be available starting at 0000H; if less memory is available, the only change necessary is to alter the stack location. The stack is currently initialized to 3F76H; a good alternate location would be 0100H.

3.6 RUNNING THE DIAGNOSTIC

Transfer control of the computer to location 0100H. The computer will type out:

DIAGNOSTIC:

You can now select which diagnostic you want. Current options are "C" for continuous burn-in or "W" for walking bit test. Any other selection will cause ???? to be displayed, after which "DIAGNOSTIC:" will again be printed. For the initial test, type in W. The computer will respond:

DIAGNOSTIC: WALKING BIT TEST BLOCK SIZE:

Select a small block size initially. This way the read/write circuitry can be checked out without a flood of error printouts. A block size of 2 is suggested. To terminate entry type in a space, a comma, or a carriage return. If you type in the wrong number, continue typing in until the last four digits are correct.

The computer will now ask for

BASE ADDRESS:

Type in the desired base address. (Note: The base address must be a multiple of 1024 (0400H). For the board setup suggested, a base address of 4000H is indicated.) At this time the diagnostic will do its test. On completion it will type out

TEST DONE DIAGNOSTIC:

It is now ready for the next test. If errors were logged, see the troubleshooting section and correct the malfunction. Rerun the diagnostic until an error-free run is achieved.

Rerun the walking bit test with a block size of 1K (400H) and a base address of 4000H. Repeat the test, increasing the base address in 1K (4000H) increments, until base address BCOOH has been tested. This tests all memory chips. If errors are logged, replace the appropriate chip(s). Table 3.1 narrows any error to two chips. If the bad data is in the upper half of the byte, replace the odd-numbered chip. If the bad data is in the lower half of the byte, replace the even-numbered chip. For example, the following error printout indicates chip 71 bad:

502 84 502 04

After a good run for all thirty-two 1K increments, run the walking bit test with a block size of 32K (8000H).

TESTING AND TROUBLESHOOTING THE 2032

BASE ADDRESS	CHIPS TESTED	MEMORY GROUP
4000H 4400H 4800H 4C00H 5000H 5400H 5800H 5C00H	U67, U68 U65, U66 U63, U64 U61, U62 U77, U78 U75, U76 U73, U74 U71, U72	A A A A A A A
6000H 6400H 6800H 6C00H 7000H 7400H 7800H 7C00H	U49, U50 U47, U48 U45, U46 U43, U44 U57, U58 U55, U56 U53, U54 U51, U52	B B B B B B B
8000H 8400H 8800H 8C00H 9000H 9400H 9800H 9C00H	U32, U33 U30, U31 U28, U29 U26, U27 U40, U41 U38, U39 U36, U37 U34, U35	С С С С С С С С С
A000H A400H A800H AC00H B000H B400H B800H B800H BC00H	U16, U17 U14, U15 U12, U13 U10, U11 U24, U25 U22, U23 U20, U21 U18, U19	D D D D D D D D

TABLE 3.1

At this point, invert the memory group address jumpers and run a 32K block starting at 000H. This tests the group-select circuitry completely. The primary chips tested here are U1-U3.

When all walking bit tests run error-free, type in C for the continuous burn-in test. Specify a block size of 8000H and the appropriate base address (4000H if you follow the above procedure). Let it run for an hour or two to shake out the weak links (infant mortality). To terminate

the second second second

this test type in Control C. Errors, if any, will be printed out as they occur. The total number of errors will be printed out upon completion of the test.

3.7 ERROR PRINTOUT INTERPRETATION:

Errors may show up in many forms. Table 3.2 on the next page matches typical symptoms with probable causes. The best way to isolate a problem (and correct it at the same time) is to pull out a suspect part and replace it with a part that you know to be good. Then rerun the diagnostic and see if the problem is still present.

If a problem persists after all suspect parts are replaced, set up a controlled test condition and troubleshoot the problem with a logic probe or a voltmeter, using the logic diagram to identify test points.

TESTING AND TROUBLESHOOTING THE 2032

.

ERROR CONDITION	PROBABLE CAUSE	SUSPECT PARTS
Bad data=OFFH, all groups	a) bank select b) board select	U5, U6, U85 U3, U5, U85
Random data or all O data, all groups	bad write control	U5, U83, U85
OFFH data, one group only	 a) group A select b) group B select c) group C select d) group D select 	U2, U3, U9 U2, U3, U42 U1, U3, U60 U1, U3, U70
One address line hung (printout: good data, bad address)	address buffers	U81 (A0-6, A15) U82 (A7-14)
One data line hung a) hung O (good address, bad data=O)	grounded data line	U83, U84
b) hung 1 (good address, bad data=1)	a) open data line b) data line shorted to +5V	U83, U84 U83, U84, memory chips
Soft errors (random addresses and data,	a) memory chip access time	Try setting Wait jumper to B and
non-repeatable)	b) heat-sensitive parts	rerunning tests. Treat as a hard error and replace suspect parts.
Hard memory errors	bad memory chip	See Table 3.1 to identify chip.

TABLE 3.2

٦

•

١

3.8 SAMPLE MEMORY DIAGNOSTIC RUN:

DIAGNOSTIC: WALKING BIT TEST Typed in W BLOCK SIZE: 30 BASE ADDRESS: 300 BAD BASE ADDRESS: BASE ADDRESS: 400 TEST DONE DIAGNOSTIC: WALKING BIT TEST New test BLOCK SIZE: 400 BASE ADDRESS: 400 TEST DONE DIAGNOSTIC: WALKING BIT TEST BLOCK SIZE: 1000 **BASE ADDRESS: 400** TEST DONE DIAGNOSTIC: WALKING BIT TEST BLOCK SIZE: 1800 BASE ADDRESS: 400 TEST DONE DIAGNOSTIC: ???? DIAGNOSTIC: WALKING BIT TEST BLOCK SIZE: 579 BASE ADDRESS: 400 TEST DONE DIAGNOSTIC: CONTINUOUS BURNIN BLOCK SIZE: 3765 BASE ADDRESS: 3D3 **00 ERRORS** TEST DONE DIAGNOSTIC: CONTINUOUS BURNIN BLOCK SIZE: 3ABC **BASE ADDRESS: 3EF 00 ERRORS** TEST DONE **DIAGNOSTIC:**

Block may be any size

Base address must be multiple of 1K (400H)

Equal block size, base address

Larger block size test

Typed in 1

Odd block size

Typed in C No parameter restrictions

Up to OFFH (255D) errors shown

1	0000			TITLE	'2114 MEM	URI DIAGNUSTI	C VER 1.1'
2	0000	·	;				
3	0000		;				
4	0000		; Conso	le input/	'output su	pport routine	S
5	0000		;				- · · · ·
6	0000		These	routines	are a hi	ghlv-matured.	well-thought-
7	0000		; out s	set based	on Intel	's monitor.	They provide a
Ŕ	0000		; signit	ficant ca	nahility	to converse w	h an 8080
ŏ	0000		· 8085	r $7-8$	lo hased	microprocesso	r system The
10	0000		, 0005,	nogistors	altered	are the acoum	ulator and the
10	0000		, only i	registers	o opprein	ale une accum	nametona upon
11	0000		; pass	regiscer	- Carryin	g accive pa	tack is used
12	0000		; entry	tu a		e. Ine s	cack is used
13	0000		; extens	sively; s	sullicient	space must d	be provided by
14	0000		; the	calling	programs.	The stat	ek pointer is
15	0000	. •	; return	ned to it	s origina	l place on ex	it unless an
16	0000		; error	was d	letected	(SP=?) or p	arameters are
17	0000		; return	ned on th	ne stack.	In the latt	er case, the
18	0000		; stack	is offse	et by 2 ti	mes the reque	sted number of
19	0000		; parame	eters ar	nd will	be set righ	it after these
20	0000		; param	eters are	e popped o	ff the stack.	
21	0000						
22	0000		: Regis	ter use d	eonforms t	o ICOM and	CP/M defined
23	0000		; conve	ntions:	Output d	ata is pass	sed in the C
24	0000		; regis	ter and f	input dat	a is expect	ed in the A
25	0000		, regis	tor Th	nese routi	nes require (P/M-compatible
25	0000		· CONTN	and CON	NUT routi	nes leguile (ained in the
20	0000		, COMIN			an CT and CO	arned in the ICOM
21	0000		; user	s brus	program,		as in the icom
20	0000		; nesiu	ent kom.		· · ·	
29	0000		;				
30	0000	AOOO	LF	EQU	UAH ;	ASCII line i	reed
31	0000	000D	CR	EQU	ODH ;	ASCII carria	age return
32	0000	0040	CNTL	EQU	40H ;	ASCII Cntl o	offset
33	0000	0040	STACK	EQU	40H		
34	0000		• • 7				
35	0000		;			•	
36	0000		;				
37	0000	0040		ORG	40H		
38	0040		;		•		
39	0040	C38F03		JMP	INIT		
40	0043		:				
41	0043	0100	,	ORG	0100H		
42	0100		•				
43	0100		SYSTE	M I. TNKAGI	RS .		
Т	0100		•				
אר	0100	0002	CONTR	ROII	000028		
15	0100	0005	CONDUT	POU	000058		
	0100	0000	CONGU	UY4 TOT			
41	0100	0000	CUNST		003/38		
40	0100		UDEK		OCOUDH		
49	0100	000000	, , , , , , , , , , , , , , , , , , ,	TMD	T. 11 T. M		
50	0100	030103		JMP	INIT		
51	0103	030300	CONI:	JMP	CONIN		
52	0106	C306C0	CONO:	JMP	CONOUT		
53	0109	C373,C3	CST:	JMP	CONST		
54	010C	C300C0	ERR:	JMP	USER		
55	010F		;				

;

; Routine BLK prints one blank on the current ; console device. 56 010F 57 010F ; ; Entry parameters: None . Return 58 010F 59 010F ; Return parameters: None ; Stack usage: 4 byt 60 010F 61 010F 62 010F 4 bytes

 63 010F C5
 BLK:
 PUSH
 B
 ; Save (BC)

 64 0110 0E20
 MVI
 C,''; Get an ASCII space

 65 0112 C34901
 JMP
 ECH2
 ; Go output it

 66 0115 67 0115 68 0115 68 0115 70 0115 69 0115 60 0115 60 0115 60 0115 60 0115 60 0115 60 0115 60 0115 71 0115 72 0115 ; Entry parameter: 4 bit binary number in 73 0115; Exit parameter:lower half of accumula74 0115; Stack usage:0 bytes75 0115; lower half of accumulator 760115E60FCONV:ANIOFH; Clear high bits770117C690ADI90H; Insert partial ASCII78011927DAA; Zone79011ACE40ACI40H; Insert rest of ASCII80011C27DAA; Zone 81 011D C9 RET ; ; Routine CRLF prints an ASCII carriage return and ; line feed (in that order) on the console. It ; follows these with 4 blanks to create a left ; margin. 82 011E 83 011E 84 011E 85 011E 86 011E 0, 011E 88 011E 89 011E 90 011E 91 011E 92 011T ; Entry parameter: None ; Exit parameter: None ; Stack Usage: 8 by1 8 bytes

 90 011E
 ;

 91 011E
 ;

 92 011E E5
 CRLF: PUSH
 H
 ; Save (H,L)

 93 011F 212701
 LXI
 H,CRMSG; Get message address

 94 0122 CDAE01
 CALL
 PRTWAA; Print message

 95 0125 E1
 G
 POP
 H
 ; Restore (HL)

 96 0126 C9
 RET

 98 0127 0D0A20A0 CRMSG: DB CR,LF, ', '+80H 99 012B Routine DEPRT prints the contents of the (DE) register pair as a 4-digit hexadecimal number on the console. 100 012B 101 012B 102 012B 103 012B 104 012B 105 012B ; Entry parameter: (DE) = 4 digit hex number to be printed on console. ; Exit parameter: ; Stack usage: ; 106 012B None 107 012B 108 012B 10 bytes 109 012B CD1E01DEPRT: CALLCRLF; Print a CR, LF110 012E: Alternate entry point if no CR, LF wan 110 012E ; Alternate entry point if no CR, LF wanted

TESTING AND TROUBLESHOOTING

111	012E	7A CD2201	DEPRA:	MOV	A,D	; Get high order byte
112	0122	78		MON		; Frint 2 numbers
11)	0132	1 D			A,C mm neint	; Get low order byte
115	0122		; Alter		ry point	to print (A) as two hex
115	0122	FE	; digit:	BUCU	DOU	
117	0133		nekz:	PUSH	PSW	; Save low order byte
110	0134	OF .		RRC		; Move high order nibble
110	0135	OF				; to lower nair of (A)
120	0130	0F 0P		RRC		
120	0137	10			1111114	
121	0130			CALL	HEXI	; Print the nibble
122	0130	E I			PSW	; Get low nibble back
123	0130		; Alter	nate ent	ry point	to print low order nibble
124	0130	004504	; on con	nsole		
125	0130	CD1501	HEX1:	CALL	CONV	; Convert to ASCII
120	013F	C34501		JMP	ECH1	; Go print it
127	0142		;			
128	0142		; Routi	ne ECHO :	reads on	e character from the calling
129	0142		; routi	ne and	then e	choes it back. It is assumed
130	0142		; that	the conse	ole is i	n a full duplex mode.
131	0142		;			
132	0142		; Entry	paramet	er:	None
133	0142		; Exit]	paramete	r:	(A) = Character read from
134	0142		;			the console keyboard
135	0142		; Stack	usage:		4 bytes
136	0142		;	·		
137	0142	CD0301	ECHO:	CALL	CONI	; Read a character
138	0145		; Altern	nate ent:	ry point	to print (A)
139	0145	C5.	ECH1:	PUSH	В	; Save (BC)
140	0146	E67F		ANI	7 F H	; Strip off parity bit
141	0148	4 F		MOV	C,A	; Put character into (C)
142	0149	_	; Alter	nate ent	ry point	for BLK routine
143	0149	CD0601	ECH2:	CALL	CONO	; Output it
144	014C	C1		POP	В	; Restore (BC)
145	014D	C9		RET		
146	014E		;			
147	014E		; Routin	ne HLPRT	prints	the contents of the (HL)
148	014E		; regist	ter as 4	hexadec:	imal digits on the console.
149	014E		;			
150	014E		; Entry	paramet	er:	(HL) = 4 hex digit number
151	014E		;			to be printed
152	014E		; Exit p	paramete	r:	None
153	014E		; Stack	usage:		10 bytes
154	014E		;			•
155	014E	CD1E01	HLPRT:	CALL	CRLF	; Print a (CR,LF)
156	0151		; Alter	nate ent	ry point	if no CR,LF wanted
157	0151	EB	HLPRA:	XCHG		; Swap (HL), (DE)
158	0152	CD2E01		CALL	DEPRA	; Go print (DE)
159	0155	EB		XCHG		; Unswap (HL), (DE)
160	0156	C9		RET		-
164	0157		;			
162	0157		; Routin	e PCHK	reads	a character from the console
163	0157		; and ch	ecks whe	ther it	is a valid delimiter (space,
164	0157	÷	; comma,	or carr	iage ret	urn). If so, a zero is
165	0157		; return	ed in th	e status	flags. If the character is

and the second second

; a carriage return, the carry bit is set also. If 166 0157 ; it is not a delimiter, a non-zero, no-carry 167 0157 ; indication is required. 168 0157 169 0157 170 0157 ; Entry parameters: None ; Exit Parameters: 171 0157 See description above. ; Stack usage: 172 0157 6 bytes 173 0157 174 0157 CD4201 PCHK: CALL ECHO ;Read a character ; Alternate entry point if CHAR already in (A) 175 015A 1 1 176 015A FE20 PCH2: CPI ; Check for a blank ; Return if (SO) 177 015C C8 RZ 178 015D FE2C CPI ; Check for a comma 179 015F C8 RZ ; Return if (SO) 180 0160 FEOD CPI 'M'-CNTL 181 0162 ; Check for a CAR RET ; Set the carry flag 182 0162 37 STC 183 0163 C8 RZ ; Return if CAR RET 184 0164 3F CMC ; Reset the carry flag 185 0165 C9 RET 186 0166 ; 187 0166 ; Routine PRM reads characters from the console and 188 0166 ; pushes them onto the stack. Multiple parameters 189 0166 ; may be read: values are delimited by a space or 190 0166 ; comma. If a carriage return is entered, PRM stops 191 0166 ; reading values and returns to the caller. Only ; the last 4 characters of a string are saved; to 192 0166 193 0166 ; correct an error, type until the last four 194 0166 ; characters are correct. The caller may retrieve 195 0166 ; the values by popping them from the stack. 196 0166 ; last-entered character first. 197 0166 198 0166 ; Entry parameter: (C) = number of expected 199 0166 parameters (C) Parameters on stack: 200 0166 ; Exit parameters: 201 0166 If a bad value was entered, ; '????' is printed and 202 0166 ; control transferred to a 203 0166 ; 204 0166 user provided error handler. ; 205 0166 The stack pointer value is ; 206 0166 indeterminate and needs ; 207 0166 to be reset ; Stack usage: 208 0166 4 + 2 = (C) bytes 209 + 0166 ; 210 0166 ; Alternate entry point if only one parameter is ; desired. 211 0166 PARM1: MVI 212 0166 0E01 C,1 213 0168 ; Normal entry point ; Set (HL) = 0214 0168 210000 PRM: LXI Η.Ο ECHO ; Get a character 215 016B CD4201 CALL PRA: ; Save input character 216 016E 47 PRB: MOV B,A ; Check it and CVB 217 016F CD9901 CALL NIBBL 218 0172 DA7E01 PRC JC ; Not hex, see if delim ; Multiply (HL) by 16 219 0175 29 DAD H 220 0176 29 DAD H

221	0177	29		DAD	H					
222	0178	29		DAD	Н					
223	0179	B5		ORA	L	;	Add on	new	4 bit:	S
224	017A	6F		MOV	L,A	-				
225	017B	C36B01		JMP	PRA	:	Go get	next	char	acter
226	017E		:							
227	017E	E3	PRC:	XTHL		:	Swap v	alue	and R	ET ADDR
228	017F	E5		PUSH	H	:	Resave	retu	rn ad	dress
229	0180	78		MOV	A.B	:	Get la	st in	put e	har
230	0181	CD5A01		CALL	PCH2	;	See if	deli	miter	•
231	0184	D28901		JNC	PRD	•	Not a	carri	age r	eturn
232	0187	00		DCR	C	•	CR. se	e if	all v	alues in
233	0188	C8		B7	υ.	•	Veg d			
227	0180	C2CH01	DBU.	1117	ሰዎም	,	Toko o	nnon	avit -	if not 0
234	0109	020401	rnv.		QIAI	,		2	CAIC	II NOU U
230	0100	00		DCR IN7		j	AII IN	f nåt		~ -
230		020001		JNZ	rnm	;	No, go	get	anoth	er
237	0190	69		RET						
238	0191		;		• •					
239	0191		; Alter	nate ent	ry point	ĺÍ	only	one p	arame	ter
240	0191		; wante	d and fin	rst chara	act	cer alr	eady	in (A).
241	0191	0E01	PRF:	MVI	C,1					
242	0193	210000		LXI	Н,О	;	Set up	(HL)		
243	0196	C36E01		JMP	PRB	;	Go get	rest	of p	arameter
244	0199		;							
245	0199		; Routi	ne NIBI	BL stri	ips	the the	ASCI	I zoi	ne off a
246	0199		; chara	cter in 1	the (A) 1	reg	;ister	and v	erifi	es that it
247	0199		is a	valid her	k digit.	Ī	f so,	the b	inary	value is
			· .				-			
248	0199		: retur	ned to 1	the lower	r h	alf of	the	A reg:	ister: the
248	0199		; retur	ned to 1 half is	the lower set to r	r h zer	alf of o. If	the not.	A reg: the (ister; the carry flag
248 249 250	0199 0199 0199		; return ; upper : is se	ned to 1 half is t and con	the lower set to r ntrol ref	r h zer tur	alf of o. If ened to	the not, the	A reg: the (calle)	ister; the carry flag
248 249 250 251	0199 0199 0199 0199		; return ; upper ; is se	hed to t half is t and con	the lower set to r ntrol ret	r h zer tur	alf of o. If ned to	the not, the	A reg: the calle	ister; the carry flag r.
248 249 250 251 252	0199 0199 0199 0199 0199		; return ; upper ; is se ; ; Entry	hed to the half is the total to the half is the half control of the half total tota tota	the lower set to r ntrol ret	r h zer tur	alf of o. If oned to	the not, the	A reg: the (calle)	ister; the carry flag r.
248 249 250 251 252 253	0199 0199 0199 0199 0199 0199		; return ; upper ; is se ; ; Entry	ned to to half is t and con Paramete	the lower set to r ntrol ref er:	r h zer tur (1	alf of o. If oned to A) = AS	the not, the CII C	A reg: the (calle) HAR	ister; the carry flag r.
248 249 250 251 252 253 254	0199 0199 0199 0199 0199 0199 0199		; return ; upper ; is se ; ; Entry ; Exit Stack	hed to to half is t and con Paramete paramete	the lower set to r ntrol ref er: rs:	r h zer tur (1 Se	alf of o. If oned to A) = AS ee desc	the not, the CII C ripti	A reg the c calle HAR on ab	ister; the carry flag r. ove
248 249 250 251 252 253 254 255	0199 0199 0199 0199 0199 0199 0199 0199		; return ; upper ; is se ; ; Entry ; Exit ; Stack	ned to f half is t and con Paramet paramete usage:	the lower set to z ntrol ref er: rs:	r h zer tur (1 Se No	alf of o. If oned to A) = AS ee desc one	the not, the CII C ripti	A reg: the c calle HAR .on ab	ister; the carry flag r. ove
248 249 250 251 252 253 254 255	0199 0199 0199 0199 0199 0199 0199 0199	D620	; return ; upper ; is se ; ; Entry ; Exit ; Stack	hed to to half is t and con Paramet paramete usage:	the lower set to a ntrol ref er: rs:	r h zer tur (1 Se No	alf of ro. If rned to A) = AS ee desc one	the not, the CII C ripti	A reg: the c calle HAR on ab	ister; the carry flag r. ove
248 249 250 251 252 253 254 255 256 256	0199 0199 0199 0199 0199 0199 0199 0199	D630	; return ; upper ; is se ; ; Entry ; Exit ; Stack ; NIBBL:	ned to f half is t and con Paramet paramete usage: SUI	er: rs:	r h zer tur (1 Se No ;	<pre>half of ro. If rned to A) = AS ee desc one Strip Troli</pre>	the not, the CII C ripti	A reg: the called Called CHAR .on ab	ister; the carry flag r. ove ne
248 249 250 251 252 253 254 255 256 257	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8	; returi ; upper ; is se ; ; Entry ; Exit ; Stack ; NIBBL:	ned to f half is t and con Paramet paramete usage: SUI RC	the lower set to a ntrol ref er: rs: 	r h zer tur (1 Se No ;	 alf of o. If oned to A) = AS ee descone Strip Invali 	the not, the CII C ripti off O d val	A reg the c called HAR on ab	ister; the carry flag r. ove ne T
248 249 250 251 252 253 254 255 256 257 258	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9	; returi ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL:	ned to to half is t and con Paramete usage: SUI RC ADI =EC	the lower set to m ntrol ref er: rs: sol io; = b ⁴ , Mc iO;-iG;	r h zer tur (1 Se No ; ;	<pre>half of 'ned to A) = AS ee descone Strip Invali Strip</pre>	the not, the CII C ripti off 0 d val off (A reg: the (calle) HAR on ab -9 Zo ue RE AF) z	ister; the carry flag r. ove ne T one
248 249 250 251 252 253 254 255 256 257 258 259 258	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8	; return ; upper ; is se ; ; Entry ; Exit ; Stack ; NIBBL:	ned to to half is t and con Paramete usage: SUI RC ADI =EC RC	the lower set to 2 ntrol ref er: rs: "30H "0" "50" "0" "G"	r h zer tur (1 Se No ; ;	<pre>half of 'ned to A) = AS ee descone Strip Invali Strip Invali</pre>	the not, the CII C ripti off 0 d val off (d val	A reg the called HAR on ab -9 Zo ue RE AF) z	ister; the carry flag r. ove ne T one T
248 249 250 251 252 253 255 256 257 258 259 260	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606	; return ; upper ; is se ; ; Entry ; Exit ; Stack ; NIBBL:	ned to to half is t and con Paramete usage: SUI RC ADI =EC ADI	the lower set to 2 ntrol ref er: rs: "Solid "D' "D' "G' "G	r h zer tur (1 Se No ; ; ; ; ;	<pre>half of 'ned to A) = AS ee descone Strip Invali Strip Invali Sort co</pre>	the not, the CII C ripti off 0 off 0 off (d val out in	A reg the called HAR on ab -9 Zo ue RE AF) z ue RE -betw	ister; the carry flag r. ove ne T one T een values
248 249 250 251 252 253 255 255 255 255 257 258 259 260 261	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 (2) C606 F2A701	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL:	ned to to half is t and con Paramete usage: SUI RC ADI = EC ADI JP	the lower set to 2 ntrol ref er: rs: "0" "0" "0" "0" "0" "G NIO	r h zer tur (1 Se No ; ; ; ; ; ;	alf of o. If oned to A) = AS ee descone Strip Invali Strip Invali Sort c Jump i	the not, the CII C ripti off 0 off 0 off (ad val off (AF	A reg the called Called Char on ab (-9 Zo Lue RE AF) z Lue RE (-betw ()	ister; the carry flag r. ove ne T one T een values
248 249 250 251 252 253 254 255 256 257 258 259 260 261 262	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607	; return ; upper ; is se ; ; Entry ; Exit ; Stack ; NIBBL:	ned to t half is t and con Paramet paramete usage: SUI RC ADI ≠EC ADI JP ADI	the lower set to 2 ntrol ref er: rs: "0" "0" "0" "0" "0" "G NIO 7	r h zer tur (1 Se N(; ; ; ; ; ; ; ;	alf of o. If oned to A) = AS ee desc one Strip Invali Strip Invali Sort c Jump i Insure	the not, the CII C ripti off 0 off 0 off (off (ad val off (AF it i	A reg the called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s 0-9	ister; the carry flag r. ove ne T one T een values
248 249 250 251 252 253 255 255 255 255 255 255 257 258 260 261 262 263	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8	; return ; upper ; is se ; ; Entry ; Exit ; Stack ; NIBBL:	ned to t half is t and con Paramet paramete usage: SUI RC ADI =EC ADI JP ADI RC	the lower set to 2 ntrol ref er: rs: "0"="6" NIO 7	r h zer tur (1 Se No ; ; ; ; ; ; ; ;	<pre>half of fo. If oned to A) = AS ee desc one Strip Invali Strip Invali Sort co Jump i Insure wasn't</pre>	the not, the CII C ripti off O off O off (d val off (AF it i : Ret	A reg the called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn	ister; the carry flag r. ove ne T one T een values
248 249 250 251 252 253 255 255 256 257 258 259 260 261 262 263 264	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL:	ned to t half is t and con Paramet paramete usage: SUI RC ADI =EC ADI JP ADI RC ADI RC ADI	the lower set to 2 ntrol ref er: rs: "0" "0"-"G" 6 NIO 7 10	r h zer tur (1 Se No ; ; ; ; ; ; ; ; ;	<pre>half of fo. If oned to A) = AS ee desc one Strip Invali Strip Invali Sort co Jump i Insure wasn't Adjust</pre>	the not, the CII C ripti off 0 off 0 off 0 off (a val off (A f (AF it i : Ret bina	A reg the called Called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ary va	ister; the carry flag r. ove ne T one T een values lue
248 250 251 252 253 255 255 255 255 255 255 255 255	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIO:	ned to t half is t and con Paramet paramete usage: SUI RC ADI =EC ADI JP ADI RC ADI RC ADI RC ADI RC	the lower set to z ntrol ref er: rs: "30H "0"-"G" 6 NIO 7 10 A	r h zer tur (1 Se No ; ; ; ; ; ; ; ; ;	<pre>half of fo. If oned to A) = AS ee desc one Strip Invali Strip Invali Sort co Jump i Insure wasn't Adjust Reset</pre>	the not, the CII C ripti off 0 d val off (d val off (AF it i : Ret bina carry	A reg the called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va	ister; the carry flag r. ove ne T one T een values lue
248 250 251 252 253 255 255 255 255 255 255 255 255	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; returi ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIO:	ned to t half is t and con Paramet paramete usage: SUI RC ADI =EC ADI JP ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC	the lower set to z ntrol ref er: rs: "30H '0'-'G' 6 NIO 7 10 A	r h zer tur (1 Se No ; ; ; ; ; ; ; ; ; ; ;	<pre>half of 'o. If 'ned to A) = AS ee desc one Strip Invali Strip Invali Sort co Jump i Insure wasn't Adjust Reset</pre>	the not, the CII C ripti off 0 d val off (d val off (d val off (AF it i : Ret bina carry	A reg the called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va	ister; the carry flag r. ove ne T one T een values lue
248 250 251 252 253 255 255 255 255 255 255 255 255	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIO:	ned to to half is t and con Paramete usage: SUI RC ADI =EC ADI JP ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC	the lower set to z ntrol ref er: rs: z 30H io; z 54, MC i0; - 'G' 6 NIO 7 10 A	r h zer tur (1 Se No ;; ;; ;; ;; ;;	alf of o. If oned to A) = AS ee desc one Strip Invali Strip Invali Sort o Jump i Insure wasn't Adjust Reset	the not, the CII C ripti off O off O off (d val off (AF it i i Ret bina carry	A reg the called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va bit	ister; the carry flag r. ove ne T one T een values lue
248 250 251 252 253 255 255 255 255 255 255 255 255	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIO: ; Routi	ned to to half is t and con Paramete usage: SUI RC ADI = EC RC ADI JP ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC	the lower set to 2 ntrol ref er: rs: "0"="6" "0"-"G" 6 NIO 7 10 A prints a	r h zerr (le No ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	<pre>half of fo. If oned to A) = AS ee descone Strip Invali Strip Invali Sort of Jump i Insure wasn't Adjust Reset</pre>	the not, the CII C ripti off O off O off (off (a val off (AF it i it i carry ter	A reg the called called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va bit	ster; the carry flag r. ove ne T one T een values lue g on the
248 250 251 252 253 255 255 255 255 255 255 255 255	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIO: ; Routi ; Conso	ned to to half is t and con Paramete usage: SUI RC ADI <i>≠</i> EC ADI JP ADI RC RC ADI RC RC ADI RC RC RC RC RC RC RC RC RC RC RC RC RC	the lower set to 2 ntrol ref er: rs: "0'="6" NIO 7 10 A prints a epending	r h zer tur (1 Se No ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	<pre>half of fo. If oned to A) = AS ee descone Strip Invali Strip Invali Sort co Jump i Insure wasn't Adjust Reset characo hthe e</pre>	the not, the CII C ripti off O off O off (off (a val off (A f (AF it i i: Ret bina carry ter ntry	A reg the called called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va bit string point	ster; the carry flag r. ove ne T one T een values lue g on the , a CR and
248 250 251 252 253 255 255 255 255 255 255 255 255	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: NIO: ; Routi ; Conso ; LF m	ned to to half is t and con Paramete usage: SUI RC ADI =EC ADI JP ADI RC RC ADI RC RC ADI RC RC RC RC RC RC RC RC RC RC RC RC RC	the lower set to main er: rs: "0" "0" "0" "0" "0" "0" "0" "0" "0" "0	r h zer tur (<i>I</i> Se No ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	<pre>alf of fo. If oned to A) = AS ee descone Strip Invali Strip Invali Sort co Jump i Insure wasn't Adjust Reset characo the e irst.</pre>	the not, the CII C ripti off O off O off O off (off (a val off (A f (AF it i i: Ret bina carry ter ntry Thr	A reg the called called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va bit string point ee	ster; the carry flag r. ove ne T one T een values lue g on the , a CR and forms of
248 250 251 252 253 255 255 255 255 255 255 255 255	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; returi ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIO: ; Routi ; Routi ; conso ; LF m ; messa	ned to to half is t and con Paramete paramete usage: SUI RC ADI =EC ADI JP ADI RC RC ADI RC RC ADI RC RC RC RC RC RC RC RC RC RC RC RC RC	the lower set to a ntrol ref er: rs: "0"-"G" 6 NIO 7 10 A prints a epending printed delimited	r h zer tur (1 Sec No ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	alf of o. If oned to A) = AS ee descone Strip Invali Strip Invali Sort of Jump i Insure wasn't Adjust Reset charac the e irst. are	the not, the CII C ripti off 0 off 0 off 0 off 0 off 0 off 0 off 1 it in f (AF it i bina carry ter ntry Thr accep	A reg the called called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va bit string point ee ted:	ster; the carry flag r. ove ne T one T een values lue g on the , a CR and forms of Bit 7=1 in
249 251 252 253 2556 2552 2556 2552 2556 2552 2556 265 2667 2667	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; returi ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: NIO: ; Routi ; Routi ; conso ; LF m ; messa ; last	ned to to half is t and con Paramete paramete usage: SUI RC ADI =EC ADI JP ADI RC	the lower set to a ntrol ref er: rs: "0'-'G' 6 NIO 7 10 A prints a epending printed delimiten r to be o	r h zer tur (le No ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	<pre>alf of fo. If oned to A) = AS ee descone Strip Invali Strip Invali Sort co Jump i Insure wasn't Adjust Reset characo the e irst. are put: A</pre>	the not, the CII C ripti off 0 off 0 off 0 off 0 off 0 off 1 off (AF it in carry ter ntry ter ntry SCII	A reg the called called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va bit strin point ee ted: 1 ETX	ster; the carry flag r. ove ne T one T een values lue g on the , a CR and forms of Bit 7=1 in (CNTRL C)
249 251 252 253 2556 2557 2556 2557 2557 2557 2557 2557	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: NIO: ; Routi ; Routi ; conso ; LF m ; messa ; last ; follo	ned to to half is t and con Paramete usage: SUI RC ADI =EC ADI =EC ADI RC RC ADI RC RC ADI RC RC ADI RC RC RC RC RC RC RC RC RC RC RC RC RC	the lower set to a ntrol ref er: rs: "0'-'G' 6 NIO 7 10 A prints a epending printed delimiter r to be o e last o	r h zerr (le No solution size size size size size size size size	<pre>alf of fo. If oned to A) = AS ee descone Strip Invali Strip Invali Sort co Jump i Insure wasn't Adjust Reset characo the e irst. are put; A acter</pre>	the not, the CII C ripti off 0 off 0 off 0 off 0 off 0 off 0 off 0 off 1 it in it in carry ter ntry ter ntry SCII	A reg the called called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va bit string point ee ted: 1 ETX user	ster; the carry flag r. ove ne T one T een values lue g on the , a CR and forms of Bit 7=1 in (CNTRL C) -specified
2490 2512 2522 2553 25567 89012 2667 2667 2667 272 272 273 273 273 273 273 273 273 27	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: NIO: ; Routi ; Routi ; conso ; LF m ; messa ; last ; follo ; delim	ned to to half is t and con Paramet paramete usage: SUI RC ADI =EC ADI =EC ADI RC RC ADI RC RC ADI RC RC ADI RC RC RC RC RC RC RC RC RC RC RC RC RC	the lower set to a ntrol ref er: rs: "0'-'G' 6 NIO 7 10 A prints a epending printed delimiter r to be c e last ch	r hr zeur (le No ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	<pre>alf of fo. If ned to A) = AS ee descone Strip Invali Strip Invali Sort co Jump i Insure wasn't Adjust Reset characo the e irst. are put; A acter; last</pre>	the not, the CII C ripti off 0 off 0 off 0 off 0 off 0 off 1 off 0 off 1 it i it i it i t it i t t t t t t t t t	A reg the called called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va bit string point ee ted: 1 ETX user-	ster; the carry flag r. ove ne T one T een values lue g on the , a CR and forms of Bit 7=1 in (CNTRL C) -specified If the
249012252222222222222222222222222222222222	0199 0199 0199 0199 0199 0199 0199 0199	D630 D8 C6E9 D8 C606 F2A701 C607 D8 C60A B7 C9	; return ; upper ; is se ; Entry ; Exit ; Stack ; NIBBL: NIBBL: NIO: ; ; Routi ; conso ; LF m ; messa ; last ; follo ; delim	ned to to half is t and con Paramet paramete usage: SUI RC ADI ==C ADI I = C ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC ADI RC ADI I SP ADI RC ADI RC ADI I SP ADI RC ADI RC ADI RC ADI I SP ADI RC ADI RC ADI SP ADI RC ADI RC ADI RC ADI SP ADI RC ADI RC ADI SP ADI RC ADI RC ADI SP ADI RC RC RC ADI RC RC RC RC RC RC RC RC RC RC RC RC RC	the lower set to a ntrol ref er: rs: "30H "0"-"G" 6 NIO 7 10 A prints a epending printed delimiter r to be o e last ch lowing th	r hr zeur (le No second	alf of o. If oned to A) = AS ee descone Strip Invali Sort of Jump i Insure wasn't Adjust Reset charace the e irst. are put; A acter; last B) mus	the not, the CII C ripti off 0 off 0 off 0 off 0 off 0 off 1 it in f (AF it i i: Ret bina carry ter ntry SCII a chara	A reg the called called HAR on ab -9 Zo ue RE AF) z ue RE -betw) s O-9 urn ry va bit string point ee ted: 1 ETX user cter.	ster; the carry flag r. ove ne T one T een values lue g on the , a CR and forms of Bit 7=1 in (CNTRL C) -specified If the delimiter

	01AB		; on en	try to P	RTA.		
277	01AB		;				
278	01AB		; Entry	Paramet	ers:	(F	IL) = Message start address
279	01AB		;			(E) = ETX delimiter (See
280	01AB		;			de	scription above.)
281	01AB		; Exit	Paramete	rs:	No	ne - (HL) is altered
282	01AB		Stack	usage:		12	bytes MAX
283	01AB		:				by beb max
284	0148		; Entry	point f	or CR LF	(1	vill not work with woon
285	014B		; defin	h vry he	olimiton	\ "	ill not work with user
286	014B	CD1E01	DETUD.		CDIE	· ·	
287	01AF	001201	ININD.			. .	• • • • • • • • • • • • • • • • • • •
201	OTAD		; Entry	point i	or No. C.	й,L	r and a bit 7 or ASCII
200	OIAD	05	; EIX D	elimiter	•		
209	OTAL		PRTWA:	PUSH	В	;	Save (BC)
290	UTAF	0603		MVI	B,3 🐔	;	Get an ASCII ETX
291	0181	CDB601		CAĻL	PRTA	;	Print message
292	0184	الم وطلق		POP	В	;	Restore (BC)
293	01B5	C9		RET			
294	01B6		;				
295	01B6		; Entry	point f	or user	def	ined ETX delimiter
296	01B6	78	PRTA:	MOV	А,В	;	Put ETX in A
297	01B7	4E		MOV	C,M	;	Get next character
298	01B8	B9		CMP	C	:	EOM?
299	01B9	C8		RZ		÷	Yes, done
300	01BA	CD0501		CALL.	CONO	•	No. output it
301	01BD	79		MOV	A.C	,	Retrieve CHAR
302	01BE	23		TNY	u, 0	,	Point to nort CUAP
303	0185	2 J 197		OPA	11		Point to next than
207	0100	F2P601	Ś	UNA		j	See 11 bit / 18 set
204	0100	F 2 B 0 U I		JP	PRIA	;	No, continue
305	0103	69		RET			
	0401						
306	01C4		;				
305	01C4 01C4		; ; Routi	ne QPRT	prints "	???	?" and transfers control
305 307 308	01C4 01C4 01C4		; ; Routi ; to t	ne QPRT he user	prints " 's erro	??? r-	?" and transfers control recovery routine. (SP) is
305 307 308 309	01C4 01C4 01C4 01C4		; ; Routi; ; to t; ; indet	ne QPRT he user erminate	prints " 's erro: on exit	??? r-	?" and transfers control recovery routine. (SP) is
306 307 308 309 310	01C4 01C4 01C4 01C4 01C4		; Routi ; to t ; indet	ne QPRT he user erminate	prints " 's erro on exit	??? r- •	?" and transfers control recovery routine. (SP) is
306 307 308 309 310 311	01C4 01C4 01C4 01C4 01C4 01C4	21CD01	; ; Routi; ; to t ; indet ; QPRT:	ne QPRT he user erminate LXI	prints " 's erro on exit H,QMSG	??? r- • ;	?" and transfers control recovery routine. (SP) is Message address
306 307 308 309 310 311 312	01C4 01C4 01C4 01C4 01C4 01C4 01C4 01C7	2 1 C D O 1 C D A E O 1	; Routi ; to t ; indet ; QPRT:	ne QPRT he user erminate LXI CALL	prints " 's erro on exit H,QMSG PRTWA	??? r- ;	?" and transfers control recovery routine. (SP) is Message address Print it
306 307 308 309 310 311 312 313	01C4 01C4 01C4 01C4 01C4 01C4 01C4 01C7 01CA	2 1 C D O 1 C D A E O 1 C 3 O C O 1	; ; Routi; ; to ti ; indet ; QPRT:	ne QPRT he user erminate LXI CALL JMP	prints " 's erro: on exit H,QMSG PRTWA ERR	??? r- ; ;	?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery
306 307 308 309 310 311 312 313 314	01C4 01C4 01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD	21CD01 CDAE01 C30C01	; Routi: ; to ti ; indet ; QPRT:	ne QPRT he user erminate LXI CALL JMP	prints " 's erro on exit H,QMSG PRTWA ERR	??? r- ; ;	?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery
306 307 308 309 310 311 312 313 314 315	01C4 01C4 01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD 01CD	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi: ; to ti ; indet ; QPRT: ; QMSG:	ne QPRT he user erminate LXI CALL JMP DB	prints " 's erro on exit H,QMSG PRTWA ERR '???','	??? r- ; ; ;	?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H
305 307 308 309 310 311 312 313 314 315 316	01C4 01C4 01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD 01CD 01CD	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: ; QMSG:	ne QPRT he user erminate LXI CALL JMP DB	prints " 's erro on exit H,QMSG PRTWA ERR '???','	??? r- ; ; ;	?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H
305 307 308 309 310 311 312 313 314 315 316 317	01C4 01C4 01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD 01CD 01CD 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi; ; to t ; indet QPRT: ; QMSG: ;	ne QPRT he user erminate LXI CALL JMP DB	prints " 's erro on exit H,QMSG PRTWA ERR '???','	??? r- ; ; ;	?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H
305 307 308 309 310 311 312 313 314 315 316 317 318	01C4 01C4 01C4 01C4 01C4 01C4 01C7 01C7 01CA 01CD 01CD 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet ; QPRT: ; QMSG: ; ; ; Hardw	ne QPRT he user erminate LXI CALL JMP DB	prints " 's erro on exit H,QMSG PRTWA ERR '???','	??? r- ; ; ;	?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H
305 307 308 309 310 311 312 313 314 315 316 317 318 319	01C4 01C4 01C4 01C4 01C4 01C4 01C7 01C7 01CA 01CD 01CD 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: ; QMSG: ; ; Hardw	ne QPRT he user erminate LXI CALL JMP DB DB are diag	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics	??? r- ; ; ?'+ can	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery -80H be divided into 3 stages: on</pre>
305 307 308 309 310 311 312 313 314 315 316 317 318 319 320	01C4 01C4 01C4 01C4 01C4 01C7 01C7 01CA 01CD 01CD 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: ; QMSG: ; ; Hardw	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa	prints " 's erro: on exit H,QMSG PRTWA ERR '???',' nostics ult dete	??? r- ;; ;; ?'+ can	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery -80H be divided into 3 stages: on on</pre>
305 307 308 309 310 311 312 313 314 315 316 317 318 319 320	01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD 01CD 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: ; QMSG: ; ; Hardw	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol	??? 	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H be divided into 3 stages: on on ion</pre>
306 307 308 310 311 312 313 314 315 316 317 318 320 321 322	01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD 01CD 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: ; QMSG: ; ; Hardw	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr	??? r- ;;; ?'+ ccti acti	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H be divided into 3 stages: on on the first stage only</pre>
306 307 308 310 311 312 313 314 315 316 317 318 320 321 322	01C4 01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD 01CD 01D1 01D1 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: QMSG: ; Hardwa ; These	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr s automa	??? r- ;;; ?'+ ccti acti tect	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H be divided into 3 stages: on on ion the first stage only. See idelines for the second</pre>
305 307 308 309 310 311 312 313 314 315 316 317 318 320 321 322 322	01C4 01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD 01CD 01CD 01D1 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: QMSG: ; ; Hardw ; ; Hardw ; ; These ; the u	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa routine ser's ma	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr s automa nual for	??- ;;; antitice g	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H be divided into 3 stages: on on ion the first stage only. See idelines for the second</pre>
305 307 308 309 310 311 312 313 314 315 316 317 318 320 321 322 322 322	01C4 01C4 01C4 01C4 01C4 01C7 01C7 01C7 01CD 01CD 01CD 01D1 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: QMSG: ; ; Hardw ; ; Hardw ; ; These ; the u ; stage	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa routine ser's ma . Afte	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr s automa nual for r the se	??? r- ;;;; ?!+ cctit tcor ect tcor	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H be divided into 3 stages: on on ion the first stage only. See idelines for the second d step is completed, fault</pre>
305 307 308 310 311 312 313 314 315 317 318 320 321 322 322 322 322 322 322 322 322 322	01C4 01C4 01C4 01C4 01C4 01C7 01C7 01C7 01CD 01CD 01CD 01D1 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet ; QPRT: ; QMSG: ; ; Hardw ; ; Hardw ; ; These ; the u ; stage ; corre	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa routine ser's ma . Afte ction sh	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr s automa nual for r the se ould be	??? r- ;;;; ?'+ catitieect gor no	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H be divided into 3 stages: on on ion the first stage only. See idelines for the second d step is completed, fault trouble.</pre>
305 307 308 310 311 312 313 315 315 317 318 320 321 322 322 322 322 322 322 322 322 322	01C4 01C4 01C4 01C4 01C4 01C7 01C7 01CD 01CD 01CD 01D1 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet ; QPRT: ; QMSG: ; ; Hardw ; ; Hardw ; ; these ; the u ; stage ; corre	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa 3) fa routine ser's ma . Afte ction sh	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr s automa nual for r the se ould be	??- ;;; + cctit cor no	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H be divided into 3 stages: on on ion the first stage only. See idelines for the second d step is completed, fault trouble.</pre>
306 307 308 311 312 313 314 315 317 318 321 3221 3223 3224 325 327 326 327	01C4 01C4 01C4 01C4 01C4 01C7 01C7 01C7 01CD 01CD 01CD 01D1 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: ; QMSG: ; ; Hardw ; ; Hardw ; ; These ; the u ; stage ; corre	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa routine ser's ma . Afte ction sh	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr s automa nual for r the se ould be	??- ;;; ? catii ect con no	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery -80H a be divided into 3 stages: on on ion the first stage only. See idelines for the second ad step is completed, fault trouble.</pre>
306 307 308 310 312 312 313 312 313 315 315 316 321 322 322 322 322 322 322 322 322 322	01C4 01C4 01C4 01C4 01C4 01C7 01C7 01C7 01C7 01CD 01C1 01D1 01D1 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: ; QMSG: ; ; Hardw ; ; Hardw ; ; These ; the u ; stage ; corre ; ; SUBRO	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa routine ser's ma . Afte ction sh	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr s automa nual for r the se ould be	??? r- ;; ;; ecti tect gor no EMC	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H be divided into 3 stages: on on ion the first stage only. See idelines for the second ad step is completed, fault trouble.</pre>
306 307 308 311 312 313 312 313 315 315 315 315 317 322 322 322 322 322 322 322 322 322 32	01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD 01CD 01CD 01D1 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: ; QMSG: ; ; Hardwa ; ; Hardwa ; ; These ; the u ; stage ; corre ; ; ; SUBRO	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa routine ser's ma . Afte ction sh	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr s automa nual for r the se ould be	??- ;;; ? an ccti cor no EMC	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery -80H - be divided into 3 stages: on on the first stage only. See idelines for the second d step is completed, fault trouble.</pre>
3067 3073 3112 312313 312313 315 315 315 315 315 315 3223 3224 3225 3228 3223 3226 3228 3223 3228 3223 3228 3223 3228 3223 3228 3223 3228 3223 3228 3223 3228 3229 3233 3229	01C4 01C4 01C4 01C4 01C4 01C7 01CA 01CD 01CD 01CD 01D1 01D1 01D1 01D1 01D1	21CD01 CDAE01 C30C01 3F3F3FBF	; Routi ; to t ; indet QPRT: ; QMSG: ; Hardwa ; These ; the u ; stage ; corre ; SUBRO ; When	ne QPRT he user erminate LXI CALL JMP DB are diag 1) fa 2) fa 3) fa routine ser's ma . Afte ction sh UTINES F a bad me	prints " 's erro on exit H,QMSG PRTWA ERR '???',' nostics ult dete ult isol ult corr s automa nual for r the se ould be OR THE M mory cel	??? r- ;;; ? ecti ecti gunno EMC 1 i	<pre>?" and transfers control recovery routine. (SP) is Message address Print it Go to error recovery 80H a be divided into 3 stages: on on ion the first stage only. See addelines for the second ad step is completed, fault trouble. ORY DIAGNOSTICS is detected, this routine</pre>

331 332	01D1 01D1		; is cal ; addre	lled to j ss. and f	print the test data	ba (i	d address, bad data, test n that order). With this
333	01D1		: error	log.	the faul	t	isolation process can be
334	01D1		; condu	cted.			P
335	01D1		; ••••••				
336	0101	CD2B01	ADPRT.	CALL	DEPRT	• P	rint had address
337	0104	CDOFO1	<i>AP</i> 1 A1.	CALL	BLK	, -	rint a hlank
338	0107	78		MOV	A R	• 6	et a had data
330	0108	C3R001		IMP	ADDBB	, u	
370	0108	032001	•	Uni	AVIAD		
241	01DB		, . Alton	nate ent	ny noint ·	who	n had address is
2/12	0100		, arteri		ry porne .	MIC	n bad addiess 15
242	0100	PE	, meanin	ngress	DCU	-	
242		5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	AUFRA:	PUSH	CDIP	. n	a a (CP IP)
344				CALL		; U	o a (CR,LF)
345	OIDF	FI		POP	PSW		-d-L b-d doka
340	0160	CD3301	ADPRB:	CALL	HEXZ	; ٢	rint dad data
347	OTE3	CDOF01		CALL	BLK		
348	0166	CDOF01		CALL	BLK	_	·
349	01E9	CD5101		CALL	HLPRA	; P	rint test address
350	OIEC	CDOF01		CALL	BLK	-	
351	01EF	79		MOV	A,C	; G	et test data
352	01F0	C33301		JMP	HEX2	; P	rint it
353	01F3		;				
354	01F3		; Routin	ne BREAK	tests the	e_co	onsole status to see if a
355	01F3		; charac	cter has	been type	ed	in. If so, it checks to
356	01F3		; see	if it	is an ASC.	II. I	ETX (CNTRL C). If so, it
357	01F3	•	; types	an "ABOI	RT" messag	ge a	and returns control to
358	01F3		; the ca	alling ro	outine.		
359	01F3		;				
360	01F3	CD0901	BREAK:	CALL	CST	; C	haracter waiting?
361	01F6	C8		RZ	•	; N	o, return
362	01F7	CD0301		CALL	CONI	; Y	es, get it
363	01FA	FE03		CPI	'C'-CNTL		
364	01FC					; S	ee if Cntl C
365	01FC	CO		RNZ		; N	o, return
366	01FD	210702		LXI	H, ABMSG	; P	rint out the
367	0200	CDAB01		CALL	PRTWD	; '	ABORT' message
368	0203	313E00		LXI	SP, STACK	-2	
369	0206				. •	; R	eset the stack
370	0206	C9		RET		; R	eturn to exec
371	0207		;	*			
372	0207	41424F52	ABMSG:	DB	'ABOR','	T'+	80H
	020B	D4		1.7			
373	020C		;				
374	020C		Routin	ne PARM	reads in	the	e desired test block size
375	020C		and l	olock ba	ase addre	ess	. Both parameters are
376	0200		pushed	i onto ti	ne stack.		•
377	020C		:				
378	0200	CDAE01	PARM:	CALL	PRTWA	: P	rint celler's name
379	020F	212402		LXI	H.BZMSG	P	rint BLOCK SIZE message
380	0212	CDAB01		CALL	PRTWD	• -	
381	0215	CD6601		CALL	PARM1	; G	et block size
382	0218	E1		POP	H	; R	etrieve it
383	0219	E3		XTHL		,	
384	021Ā	E5		PUSH	H	; S	ave return address

385 386 387 288	021B 2 021E CI 0221 CI	13002 DAB01 36601	PARMA:	LXI CALL JMP	H,BAMSG PRTWD PARM1	; Print BASE ADDRESS ; message ; Get it and return
389	0224 42	24C4F43 B205349 A453AA0	BZMSG:	DB	BLOCK S	IZE:',' '+80H
390 391	0230 42 0234 20 0238 52 023C 31	2415345 0414444 2455353 AAO	BAMSG: ADMSG:	DB DB	'BASE' ' ADDRES	S:',' '+80H
392 393 394 395 396 397 398 399 400	023E 023E 023E 023E 023E 023E 023E 023E		; Routin; the d ; same t ; specif ; zero. ; Detect ; occur.	ne MADT p lata and time. Fi Tied blo It te ted erro	performs a l address lrst, it ock, the ests each ors are lo	a "Walking Bit" test on both lines of a 2114 pair at the zeros all cells in the n ensures that they are all n 1K section separately. ogged on the console as they
401 402 403 404	023E 023E 023E 023E		; The ba ; bounda ; addres	ase addre ary or ss asked	ess, when it will for.	asked for, must be on a 1K be rejected and another
405 406 407 408 409	023E 023E 023E 023E 023E 023E		; The or ; typing ; detect ; ensure	perator o g ETX (ced. All e adequat	can abort (CNTRL C lowing t te data f	the test at any time by) should too many errors be he test to complete will or thorough fault isolation.
410 411 412	023E 023E 023E		Withou approx	ut errors kimately	s, this d 2 second	iagnostic tests a 1K cell in s.
413 414 415 416 417 418	023E 21 0241 CI 0244 E1 0245 D1 0246 70 0247 E6	17F02 00C02 1 1 2 503	MADT: MADTA:	LXI CALL POP POP MOV ANI	H,WBMSG PARM H D A,H 3	; Sign on ; Get parameters ; Retrieve BASE ADDRESS ; Retrieve BLOCK SIZE ; Test for 1K boundary
419 420 421 422 423	0249 B5 024A CA 024D D5	6002 5		ORA JZ PUSH	L MADTB	: OK, jump
425	024E 21 0251 CD 0254 21 0257 CD	17B02 0AB01 3002 0AE01		LXI CALL LXI CALL	H,BEMSG PRTWD H,BAMSG PRTWA	; Save block size ; Reject base address
425 426 427 428	024E 21 0251 CD 0254 21 0257 CD 025A CD 025D C3 0260	17B02 AB01 3002 AE01 1B02 34402	;	LXI CALL LXI CALL CALL JMP	H,BEMSG PRTWD H,BAMSG PRTWA PARMA MADTA	; Save block size ; Reject base address ; Ask for another ; Test it again
425 426 427 428 429 430 431 432 433	024E 21 0251 CD 0254 21 0257 CD 025A CD 025D C3 0260 CD 0263 D5 0264 3E 0266 BA 0267 F2	17B02 0AB01 13002 0AE01 01B02 04402 09902 04 09902 04 05 04 05 04 05 05 05 05 05 05 05 05 05 05	; MADTB: MADTC:	LXI CALL LXI CALL CALL JMP CALL PUSH MVI CMP JP	H, BEMSG PRTWD H, BAMSG PRTWA PARMA MADTA ZTBK D A, 4 D MADTD	<pre>Save block size Reject base address Ask for another Test it again Zero the block Save block size Set 1K sections See if < 1K Yes, test it</pre>

436 026E E1 POP H ; Get remaining size 437 026F 7D MOV A,L ; Subtract tested size 438 0270 93 SUB Е 439 0271 6F MOV L.A 440 0272 70 MOV A,H 441 0273 9A SBB D 442 0274 67 MOV H,A 443 0275 C8 RZ ; Return if done 444 0276 EB XCHG ; (DE) = untested 445 0277 ; (HL) = previous increment 446 0277 09 DAD ; Set new base address В 447 0278 C36302 JMP MADTC ; Do it again 448 027B ; 449 027B 424144A0 BEMSG: DB 'BAD',' '+80H 450 027F 57414C4B WBMSG: DB 'WALKING BIT TEST',' '+80H 0283 494E4720 0287 42495420 028B 54455354 028F A0 451 0290 54455354 TDMSG: DB 'TEST DON', 'E'+80H 0294 20444F4E 0298 C5 452 0299 ; ; Routine ZTBK zeros and tests for a contiguous 453 0299 ; block of memory. On entry, the (DE) register must ; have the block size and the (HL) register must 454 0299 455 0299 456 0299 ; have the base address. These values are restored 457 0299 ; to the registers on exit from the routine. 458 0299 459 0299 D5 **ZTBK:** PUSH D ; Save block size 460 029A E5 PUSH H ; Save base address 461 029B 0E00 MVI С,О ; Write into the block 462 029D 71 ZTBKA: MOV M,C ; Next address 463 029E 23 INX H 464 029F 1B DCX D ; Loop control 465 02A0 7B MOV A,E 466 02A1 B2 ORA D 467 02A2 C29D02 JNZ ZTBKA ; Loop if not zeroed 468 02A5 E1 POP H : Restore registers 469 02A6 D1 POP D PUSH 470 02A7 D5 D ; Save parameters 471 02A8 E5 PUSH H 472 02A9 7E ZTBKB: MOV ; Read a cell A, M 473 02AA B9 С ; Same as written? CMP CNZ 474 02AB C4DB01 ADPRA ; Log_error if necessary 475 02AE CDF301 CALL BREAK ; See if abort wanted 476 02B1 23 ; Next address INX H 477 02B2 1B DCX D ; Loop control 478 02B3 7B MOV A,E 479 02B4 B2 ORA D 480 02B5 C2A902 JNZ ZTBKB ; Loop if more to do 481 02B8 E1 POP H ; Restore base address 482 02B9 D1 POP D ; Restore block size 483 02BA C9 RET 484 02BB \$

485	02BB		; Routi	ne WLKAD	walks a	S	ingle high hit through each
486	02BB		; data	bit of a	ll addre	991	as in a controllod manner
487	02BB		: After	a hit	ie uni	++2	es in a concroited manner.
488	02BB		· tosto	d for rot			en, all other locations are
180	02BB				NOS. WII	en sh	an error is detected, it
100	0200		, 18 10	ogged as	s descr	IDe	ed above. If excess errors
190			; occur	, abort t	the test	D	y typing CNTRL C.
491		DE .	j UL VAD.	DUOU	-		
492	UZDD	כע	WLKAD:	PUSH	D	;	Save block size
493	02BC	<u>ይ</u> ጋ		PUSH	Н	;	Save address
494	02BD	23		INX	H	;	Set AO
495	02BE	0E11	WLKDA:	MVI	С,11Н	;	Set DO, D4 (2114)
496	02C0	C5	WLKC:	PUSH	В	;	Save it
497	02C1	71		MOV	M,C	;	Write byte into memory
498	02C2	E5		PUSH	Н	;	Save current address
499	02C3	33		INX	SP	:	Adjust stack to
500	02C4	33		INX	SP	1	find base address
501	0205	33		INX	SP	,	
502	0206	33		TNY	SP		
503	0207	E1		POP	н		Retrieve base address
501	0208	R5		DIISH	11 U	,	Postono it
505	0200	20		LODI	п ср	Ĵ	Restore It Deadingt stack
505	0209	ם כ			SP SP	;	Readjust stack
500	02CA	<u>כן</u> סב			SP		
507	0208	3D 2D			SP		
500	0200	38		DCX	SP		
509	0200	7 E	WLKB:	MOV	Α,Μ	;	Read byte
510	02CE	47		MOV	В,А	;	Save byte in (B)
511	02CF	A7		ANA	A	;	Test data
512	02D0	EB		XCHG			
513	02D1	E3		XTHL		;	Get test address
514	02D2					;	Save loop control
515	02D2	C2DEO2		JNZ	DNZT	:	Non-zero data, jump
516	02D5	CD1703		CALL	CHLDE	:	Test addresses
517	02D8	CCD101		CZ	ADPRT	•	Bad cell
518	02DB	C3E802		JMP	CONT		Continue test
519	0206	0,2002	•	0.111	OUNI	3	Sondinac Debt
520	0205	RO	ነ በእንጥ•	CMP	C		Soo if some as test data
521	0205	028502	DALI.			Ż	Jump if had data
521	0200	CD1702				j	Jump 11 bad data
522				CALL		;	lest addresses
523			BADD:	UNZ	ADPRT		
524	UZEO O DED	CDF301	CUNT:	CALL BRI	SAK	;	See if abort wanted
725	UZEB	E3		XTHL	-	;	Unscramble registers
520	OZEC	EB		XCHG			
527	02ED	23		INX	Н	;	Next address
528	02EE	1B		DCX	D		
529	02EF	7B		MOV	A,E		
530	02F0	B2		ORA	D	;	Done on this cell?
531	02F1	C2CD02		JNZ	WLKB	;	No, jump
532	02F4	E1		POP	Н	:	Get test address
533	02F5	C1		POP	В	:	Get data
534	02F6	33		INX	SP	7	
535	02F7	33		TNX	SP		
536	02F8	D1		POP	D	•	Get block size
527	0250	D5		PIISH	ב ח	,	JUU DIVER DIGE
528		~ J 2 B			קפ		
200	OZFA OSED	ענ			or or		
237	U < F B	JD		DCX	SP		

540	02FC	79		MOV	A.C	:	Get data into (A)
541	02FD	07		RLC	,•	;	Shift for next pattern
542	02FE	46		MOV	C.A	,	p=
543	02FF	D2C002		JNC	WLKC	•	Not done vet
544	0302	C1		POP	B	7	Get hase address
515	0303	D1		POP	D	,	Get block size
516	0307	3600		NVT	M O	3	Reset test coll
517	0204	7000		MOV	м, 0 л т	,	Strip off base
	0207	01			н, L С	Ż	addrose
540	0301	91 6 P		SUB		3	address
549	0300	or To		MOV	L,A		
220	0309			MUV	А, Н		
551	UJUA	98		SBB	В		
552	0308	67		MOV	H,A		
553	030C	29		DAD	Н	;	Go to next address bit
554	030D	CD1703		CALL	CHLDE	;	See if done
555	0310	FO		RP		;	Yes, return
556	0311	09		DAD	В	;	Build next address
557	0312	D5		PUSH	D	;	Save block size
558	0313	C5	•	PUSH	В	;	Save base address
559	0314	C3BE02		JMP	WLKDA	;	Go do it again
560	0317		;				
561	0317		; Compan	re (HL) 1	register	to	o (DE) register and set
562	0317		; flags	on resul	lt.		
563	0317		;				
564	0317	7 C	CHLDE:	MOV	A,H		
565	0318	92		SUB	D		· · · ·
566	0319	CO		RNZ			
567	031A	7 D		MOV	A,L		
568	031B	93		SUB	E		
569	0310	09		RET			
570	031D	-	:				
571	031D		; Routi	ne BRNTN	continuo	1119	sly writes a sequence of
572	031D		: non-ze	ero numbe	ers into	a	specified memory block and
573	031D		; reads	them ba	ack for c	∼ n∩r	narison If errors occur
574	031D		they :	are logge	ed on the	, c	console. A running error
575	031D		total	is als	so maint	ai	ined. The test may be
576	031D		; termi	nated at	anv time	5 T.	with a CNTRI C: the error
577	031D		; total	at th	is time	, ν τ	vill be displayed on the
578	0310		; conso	le The	test d	lat	a steps from 1 to 255
579	0310		; decim	al. then	reneats	i t	self always skipping 0
580	0310		, uccim	, onen	repeato	10	Sell, always skipping 0.
581	0310		7				
582	0210	217702	, DDNTN.	1 V T	U CRMSC		Cot mongage oddmoor
582	0320	CD0C02	DARIA.	CALL	DADW	,	Unite it not reporters
502	0320			DOD		j	write it, get parameters
504 E9E	0323	5 I D 1		POP	п	j	Get black size
505	0324			PUP	D 0 1	;	Get DIOCK Size
700 507	0325				U , I	ï	Seed the data
707 E 00	0327		DDNA -		ט , ט	;	Initialize error count
	0329	しつ	BRNA:	PUSH	B	;	Save data, error count
509	032A	- U5		PUSH	ע יי	;	Save Dlock size
590	0328	5 5		PUSH	н	;	Save base address
591	0320	71	BRNB:	MOV	M,C	;	Write the data byte
592	032D	UC ·		INR	C	;	Advance data patern
593	032E	C23203		JNZ	BRNC	;	Skip O
50L	0331	00		INR	С	•	Set to 1

-

295	0332	23	BRNC:	INX	H	;	Go to next address
596	0333	1B		DCX	D	;	Do loop control
597	0334	7B		MOV	A.E	•	• •
508	0335	B2		OPA	n,-		
590	0000	D2		UNA	D 		
299	0330	022003		JNZ	BRNB		
600	0339	E1		POP	Н	;	Get base address
601	033A	D1		POP	D	•	Get block size
602	033B	C1		POP	B		Get data good arran asu
602	0220	DE		DUCU	D D	,	bet data seed, erfor coul
6005	0330			FUSH	U	;	Restore them
004	0330	E 5		PUSH	H		
605	033E	7 E	BRND:	MOV	A,M	;	Read data byte
606	033F	B9		CMP	C	:	Check it
607	0340	CA4703		J 7.	BRNF		Skip if OF
608	0373	011		TND	DINNE	,	
6000	0,7,0				D	ï	Error count
009	0344	CDDBOI		CALL	ADPRA	;	Log the error
610	0347	0 C	BRNE:	INR	С	;	Change test data
611	0348	C24C03		JNZ	BRNF	:	Skip if not zero
612	034B	00		TNR	С		Reset to 1
612	0210	22	DDNF.	TNV	U U	,	
610		2 J	DAMF.	TUT	п	;	Next address
014	0340	IB		DCX	D	;	Loop control
615	034E	7B		MOV	A,E		
616	034F	B2		ORA	D		
617	0350	C23E03		JNZ	BRND		
618	0252	02J20J P1			DIND	_	Baard baar adding a
640	0353			FUF	п	;	Reset base address
019	0354	D1		POP	D	;	and block size
620	0355	CD0901		CALL	CST	;	Time to quit
621	0358	CA2903		JZ	BRNA		No. do it again
622	035B	CD0301		CALL	CONT		Get character
622	0255	550301 5502		CDT		,	det character
023	0355	1602		UPI	·C·-CNII	J	
624	0300					;	ETX (Cntl C)?
625	0360	C22903		JNZ	BRNA	;	No, continue
626	0363	CD1E01		CALL	CRLF		
627	0366	78		MOV	AB	•	Frror count
628	0267	002301			192 11270	:	Drint it
620	0301					ÿ	
029	UJOA	217003		LXI	H,ERMSG	;	Get error message addres
630	036D	C3AE01		JMP	PRTWA	;	Print it and return to E
631	0370		:				
632	0370	20455252	ERMSG :	DB	ERROR		181-800
- 5-	0271	1 FE 2D2		22	Junon	,	5 +001
622	0317		anuaa .				
033	0377	43454554	CBMSG:	DR	CONTINU	101	US BURNIN', ' +80H
	037B	494E554F					
	037F	55532042					
	0383	55524E49					
	0287						
6.7.11	0301	- BRO	_				
034	0309		;			_	· · · · · · · · · · · · · · · · · · ·
635	0389		; Routi	nes INIT	and EXEC	; ;	initialize the computer a
636	0389		; monit	or the	console	f	or a command. When a val
637	0389		: comma	nd is real	ceived. d	201	ntrol is transferréd to t
628	0380		· annro	nriate r	nutine		
600	0202		, appro	PLIADE IN	JUJIIC.		
039	0309		j				
640	0389	219002	RETN:	LXI	H,TDMSG	;	Print 'TEST DONE'
641	038C	CDAB01		CALL	PRTWD		
642	038F	314000 BEE7	INIT:	LXI	SP. STACE	ζ	: Set stack point
612	0303	211002	RYPC.	 I ¥ T	H DTMOC	•	Pnint diag magaana
2	0392	218003	CADU:		n'n tuor	ý	LLTHE ATAK MESSARE
044	0445	CUABUT		CALL	PRTWD		

.....

645	0398	218903		LXI	H,RETN	; Set up return address
646	039B	E5		PUSH	H	
647	039C	CD0301		CALL	CONI	; Wait for command
648	039F	FE43		CPI	'C'	; Continuous burn-in
649	03A1	CA1D03		JZ	BRNIN	· · · ·
650	03A4	FE57		CPI	1111	; Walking bit
651	0346	CA3E02		JZ	MADT	
652	03A9	C3C401		JMP	QPRT	
653	03AC		;			
654	03AC	44494147	DIMSG:	DB	'DIAGNO	STIC:',' '+80H
	03B0	4E4F5354				·
	03B4	49433AA0				
655	03B8		:			· · · ·
656	03B8	0000	•	END		

TOTAL ERRORS=00

CHAPTER 4

TECHNICAL INFORMATION

4.1 SCHEMATIC/LOGIC DIAGRAM



4-2





TECHNICAL INFORMATION

4.3 PARTS LIST

QTY	REFERENCE	DESCRIPTION	CCS PART #			
CAPACI	TORS					
3	C5-7	Tantalum, 4.7uf,	42804-54756			
6	C1-4,8-9	35 vdc, 20% Ceramic, .1uf,	42142-21046			
RESIST	ORS	50 Vac, 20%				
3	Z1-3	Network, SIP, 2.7K x 7	40930-72726			
INTEGR	ATED CIRCUITS					
64	U10-41,43-58, 61-68,71-78	MOS 2114 1Kx4 Static RAMS	31900-21142 (200nsec) or -21143 (300nsec) or -21144 (450nsec)			
2	U59,69	LM323 +5v regulator	32000-03230			
2	U79,80	74LS136 quad ex-OR:OC	30000-00136			
2	U1,2	74LS20 dual 4-in NAND	30000-00020			
2	U7,8	74LS05 hex inverter:0C	30000-00005			
4	U9,42,60,70	74LS138 octal decoder	30000-00138			
2	U4,86	75453 dual 2-in OR: OC	30300-00453			
1	U6	74LS74 dual D flip-flop	30000-00074			
1	U3	74LSO8 quad 2-in AND	30000-00008			
1	U 5	74LS139 2:4 decoders	30000-00139			
4	U81-84	74LS244 Tri buffer	30000-00367			
1	U85	ROM 5623 256x4	30900-05623			

4_4

TECHNICAL INFORMATION

QTY	REFERENCE	DESCRIPTION	CCS PART #			
IC SOC	KETS					
2	XU4,86	IC Socket, 8 pin	58102 - 00080			
8	XU1-3,6-8,79-80	IC Socket, 14 pin	58102-00140			
6	XU5,9,42,	IC Socket, 16 pin	58102-00160			
64	XU10-41,43-58,	IC Socket, 18 pin	58102-00180			
4	XU81-84	IC Socket, 20 pin	58102-00200			
MISCEL	LANEOUS					
35	· · · · ·	Header Strip, 1x3	56004-01003			
35		Berg Jumper	56200-00001			
2	CR1,CR2	Diode, Light Emitting	37400-00001			
2	XU59,69	Heatsink, Ahamtor 423	60022-00002			
4		Screw, Phillips head	71006-32071			
4		(SIMS), 6-32X7716 Nut, hex, 6-32	73006-32001			
1		& lock washer (KEPS) PC Board	02032-00002			
2		Extractor, PCB	60100-00000			
2		Roll Pin Extractor	60100-00001			
1		Mounting Owner's Manual	89000-02032			

	(CONT	ROL	RÖ	M IN	IPUT	S		F	ROM	ουτ	PUT	S	DEC	ODE	RO	UTP	JTS	OPERATION
НЕХ	-BOARD SEL	BNK PT ADDR	A MWRITE	P -pWR	GROUND	0/1	-PHANTOM	S SMEMR	НЕХ	R/W DEC B	R/W DEC A	B/B DEC B	B/B DEC A	BANK CLK	-cse	-RD ENABLE	- WR ENABLE	-PORT READ	
12	0		0	1	0	0	1	1	6	0	1	1	0	0	1	0	1	1	Bank-Independent Memory Read
22	0		1		0		1		A	1		1	0	0	1	1	0		Bank-Independent Memory Write (CPU)
32	0	0	1	1	0	0	1	0			0	1	0	0	1	1	0	1	Bank-Independent Memory Write (FP)
46	0	1		0	0	1	1	0	9		0		1	1		1	0	1	Write to Port, Memory Selected
53	0	1	0	1	0	0	1	1	6	0	1	1	0	0	1	0	1	1	Bank-Dependent Memory Read
56	0	1	0	1	0	1	1	0	С	1	1	0	0	1	1	1	1	0	Read from Port, Memory Selected
62	0	1	1	0	0	0	1	0	A	1	0	1	0	0	1	1	0	1	Bank-Dependent Memory Write (CPU)
72	0	1	1	1	0	0	1	0	Α	1	0	1	0	0	1	1	0	1	Bank-Dependent Memory Write (FP)
C6	1	1	0	0	0	٦	1	0	9	1	0	0	1	1	0	1	0	1	Write to Port, No Memory Selected
D6	1	1	0	1	0	1	1	0	С	1	1	0	0	1	1	1	1	0	Read from Port, No Memory Selected
		a	ny ot	her lo	ocatio	on			0	0	0	0	0	1	1	1	1	1	

4.4 CONTROL ROM TRUTH TABLE

TECHNICAL INFORMATION

4.5 ADDRESS/CHIP TABLE

LOW COO-FFF			800	-BFF	400	-7FF	000-3FF		
	LOW	HIGH	LOW	HIGH	LOW	HIGH	LOW	HIGH	_
HIGH NIBBLE W	ັບາດ	ווט	U12	UI3	U14	U15	U16	U17	GR
W+1	U18	U19	U20	U21	U22	U23	U24	U25	
x	U26	U27	U28	U29	U30	U31	U32	U33	
X+1	U34	U35	U36	U37	U38	U39	U40	U41	
Y	U43	U44	U45	U46	U47	U48	U49	U50	
Y+1	U51	U52	U53	U54	U55	U56	U57	U58	
z	U61	U62	U63	U64	U65	U66	U67	U68	
Z+1	U71	U72	U73	U74	U75	U76	U77	U78	

2032 ADDRESS/CHIP TABLE

4.6 2032 BUS CONNECTOR PINOUT



TOP VIEW

APPENDIX A

LIMITED WARRANTY

California Computer Systems (CCS) warrants to the original purchaser of its products that

(1) its CCS assembled and tested products will be free from materials defects for a period of one (1) year, and be free from defects of workmanship for a period of ninety (90) days; and

(2) its kit products will be free from materials defects for a period of ninety (90) days.

The responsibility of CCS hereunder, and the sole and exclusive remedy of the original purchaser for a breach of any warranty hereunder, is limited to the correction or replacement by CCS at CCS's option, at CCS's service facility, of any product or part which has been returned to CCS and in which there is a defect covered by this warranty; provided, however, that in the case of CCS assembled and tested products, CCS will correct any defect in materials and workmanship free of charge if the product is returned to CCS within ninety (90) days of original purchase from CCS; and CCS will correct defects in materials in its products and restore the product to an operational status for a labor charge of \$25.00, provided that the product is returned to CCS within ninety (90) days in the case of kit products, or one (1) year in the case of CCS assembled and tested products. All such returned products shall be shipped prepaid and insured by original purchaser to:

> Warranty Service Department California Computer Systems 250 Caribbean Drive Sunnyvale, California 94086

CCS shall have the right of final determination as to the existence and cause of a defect, and CCS shall have the sole right to decide whether the product should be repaired or replaced.

This warranty shall not apply to any product or any part thereof which has been subject to

(1) accident, neglect, negligence, abuse or misuse;

(2) any maintenance, overhaul, installation, storage, operation, or use, which is improper; or

(3) any alteration, modification, or repair by anyone other than CCS or its authorized representative.

THIS WARRANTY IS EXPRESSLY IN LIEU OF ALL OTHER WARRANTIES EXPRESSED OR IMPLIED OR STATUTORY INCLUDING THE WARRANTIES OF DESIGN, MERCHANTABILITY, OR FITNESS OR SUITABILITY FOR USE OR INTENDED PURPOSE AND OF ALL OTHER OBLIGATIONS OR LIABILITIES OF CCS. To any extent that this warranty cannot exclude or disclaim implied warranties, such warranties are limited to the duration of this express warranty or to any shorter time permitted by law.

CCS expressly disclaims any and all liability arising from the use and/or operation of its products sold in any and all applications not specifically recommended, tested, or by CCS, in writing. certified With respect to applications not specifically recommended, tested, or certified by CCS, the original purchaser acknowledges that he has examined the products to which this warrantv attaches, and their specifications and descriptions, and is familiar with the operational characteristics thereof. The original purchaser has not relied upon the judgement or any representations of CCS as to the suitability of any CCS product and acknowledges that CCS has no knowledge of the intended use of its products. CCS EXPRESSLY DISCLAIMS ANY LIABILITY ARISING FROM THE USE AND/OR OPERATION OF ITS PRODUCTS, AND SHALL NOT BE LIABLE FOR ANY CONSEQUENTIAL OR INCIDENTAL OR COLLATERAL DAMAGES OR INJURY TO PERSONS OR PROPERTY.

CCS's obligations under this warranty are conditioned on the original purchaser's maintenance of explicit records which will accurately reflect operating conditions and maintenance preformed on CCS's products and establish the nature of any unsatisfactory condition of CCS's products. CCS, at its request, shall be given access to such records

A-2

LIMITED WARRANTY

for substantiating warranty claims. No action may be brought for breach of any express or implied warranty after one (1) year from the expiration of this express warranty's applicable warranty period. CCS assumes no liability for any events which may arise from the use of technical information on the application of its products supplied by CCS. CCS makes no warranty whatsoever in respect to accessories or parts not supplied by CCS, or to the extent that any defect is attributable to any part not supplied by CCS.

CCS neither assumes nor authorizes any person other than a duly authorized officer or representative to assume for CCS any other liability or extension or alteration of this warranty in connection with the sale or any shipment of CCS's products. Any such assumption of liability or modification of warranty must be in writing and signed by such duly authorized officer or representative to be These warranties apply to the orginal enforceable. purchaser only, and do not run to successors, assigns, or AS TO ALL PERSONS OR subsequent purchasers or owners; ENTITIES OTHER THAN THE ORIGINAL PURCHASER, CCS MAKES NO WARRANTIES WHATSOEVER, EXPRESS OR IMPLIED OR STATUTORY. The "original purchaser" as used in this warranty shall be term deemed to mean only that person to whom its product is originally sold by CCS.

Unless otherwise agreed, in writing, and except as may be necessary to comply with this warranty, CCS reserves the right to make changes in its products without any obligation to incorporate such changes in any product manufactured theretofore.

This warranty is limited to the terms stated herein. CCS disclaims all liability for incidental or consequential damages. Some states do not allow limitations on how long an implied warranty lasts and some do not allow the exclusion or limitation of incidental or consequential damages so the above limitations and exclusions may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.