# STARAN S APPLE <br> Programming Manual 

a new way of thinking

# GOODYEAR AEROSPACE corporation 

AKRON, OHIO 44315

STARAN S APPLE PROGRAMMING MANUAL

## NOTICE

This document contains material generated by Goodyear Aerospace Corporation and is transmitted for the purpose of aiding the transaction of business between Goodyear Aerospace Corporation and the recipient. It is understood that the material contained herein will not be used, copied, or disclosed to others, without specific written consent of Goodyear Aerospace Corporation.

## APPLE UPDA TING

The Associative Processor Programming Language (APPLE) continues to be improved and expanded. Interested parties should contact Goodyear Aerospace Corporation, Computer Division Marketing, Akron, Ohio 44315, Telephone: (216) 794-3631 for information regarding the latest update of APPLE.

## LIST OF EFFECTIVE PAGES

Insert latest changed pages and dispose of superseded pages.

NOTE: On a changed page, the portion of the text affected by the latest change is indicated by a vertical line in the outer margin of the page. Changes to illustrations are indicated by miniature pointing hands. A zero in the change number column indicates an original page.

The total number of pages in this manual is 247 , consisting of the following:

| Page <br> No. | Chang Numb |
| :---: | :---: |
| Title | 0 |
| A . | 0 |
| i - vi | 0 |
| 1-1-1-3 | 0 |
| 2-i, 2-1-2-163 | 0 |
| 3-1-3.29 | 0 |
| Ai, Al - A5 | 0 |
| Bi, Bl. | 0 |
| $\mathrm{Ci}, \mathrm{Cl}-\mathrm{C} 7$ | 0 |
| Di, D1 - D5 | 0 |
| Ei, El - E4 | 0 |
| Fi, Fl. | 0 |
| Gi, Gl-G7 . | 0 |
| X-1-x-6. | 0 |

NOTE - This document supersedes GER-15532 and GER-15635.

## TABLE OF CONTENTS

1 INTRODUCTION ..... 1-1
General ..... 1-1
APPLE ..... 1-2
One-To-One ..... 1-2
One-To-Many ..... 1-2
In Line ..... 1-2
Subroutine Call Sequence ..... 1-2
Assembler Directives ..... 1-2
Comment Statements ..... 1-2
APPLE Features ..... 1-2
APPLE LANGUAGE STRUCTURE2-1
Source Statements ..... 2-1
Label Field ..... 2-1
Command Field ..... 2-1
Argument Field ..... 2-1
Comment Field ..... 2-3
Required Entries ..... 2-3
Summary ..... 2-3
Language Elements ..... 2-4
Character Set ..... 2-4
Symbols ..... 2-4
Symbol Table ..... 2-4
Constants ..... 2-5
Octal Constants ..... 2-5
Decimal Constants ..... 2-5
Hexadecimal Constants ..... 2-5
Expressions ..... 2-6
Examples ..... 2-6
Location Counters ..... 2-6
Load Location Counter ..... 2-6
Execution Location Counter ..... 2-6
Location Counter Symbol (\$) ..... 2-6
Addressing. ..... 2-7
Control Memory Address ..... 2-7
Associative Memory or Common Register Field Expression ..... 2-7
1 ..... 2-8
2 ..... 2-8
Example 1 ..... 2-8
Example 2 ..... 2-8
Assembler Directives ..... 2-9

## TABLE OF CONTENTS

TITLE
PAGE
2 (cont) Branch Instructions. ..... 2-17
Register Instructions ..... 2-35
Associative Instructions ..... 2-55
Loads ..... 2-55
Stores ..... 2-79
Searches ..... 2-108
Moves ..... 2-125
Arithmetics ..... 2-138
Control and Test ..... 2-154
Pager Instructions ..... 2-159
3 SUPERVISOR CALLS ..... 3-1
Introduction ..... 3-1
Slot Numbers ..... 3-1
Device Assignment Table (DAT) ..... 3-2
Instruction Description ..... 3-3
BUFFER Pseudo-op Format ..... 3-3
Supervisor Call (SVC) Format ..... 3-3
Buffer ..... 3-3
Supervisor Call (SVC) ..... 3-3
SPS Services or Calls ..... 3-4
Attach ..... 3-5
Format ..... 3-5
Device Codes ..... 3-5
STARAN Special Device Codes For ATTACH Function ..... 3-6
STARAN Control Memory ..... 3-6
Format ..... 3-6
Buffer Format For Device - 1 ..... 3-7
Example ..... 3-8
STARAN Associative Memory ..... 3-8
Format ..... 3-8
Buffer Format For Device -2 ..... 3-9
Example ..... 3-11

## TABLE OF CONTENTS

CHAPTER PAGE3 (cont)STARAN Registers
Format ..... 3-123-12Buffer Format For Device -3
3-13
Example ..... 3-14
Read ..... 3-15
Format ..... 3-15
Example ..... 3-15
Write ..... 3-16
Format ..... 3-16
Example ..... 3-16
Read/Write BUFFER Pseudo-op ..... 3-17
Format ..... 3-17
Example ..... 3-19
Restart Program ..... 3-21
Reset Peripheral Devices ..... 3-22
Free Device For New Task ..... 3-23
Exit to Supervisor ..... 3-24
Timer Start ..... 3-25
Int - Signal Sequential Processor Interrupt ..... 3-26
Isetup - Setup Interrupt. ..... 3-27
Pager Control ..... 3-28
PI/O Control ..... 3-29TITLE
PAGE
A SUMMARY OF APPLE MNEMONICS AND INSTRUCTION FORMATS ..... A-i
B ERROR CODES ..... B-i
C TERMS AND SYMBOLS ..... C-i
D HEXADECIMAL/DECIMAL TABLE ..... D-i
E OCTAL/DECIMAL ..... E-i
F POWERS OF TWO TABLE ..... F-i
G PROGRAM EXAMPLES ..... G-i
INDEX ..... X-1

## LIST OF FIGURES

| FIGURE | TITLE | PAGE |
| :---: | :---: | :---: |
| Frontispiece | STARAN S Computer System | vi |
| 2-1 | APPLE Assembler Coding Form | 2-2 |
| 3-1 | Device Assignment Table (DAT) | 3-2 |

## LIST OF TABLES

## TABLE

2-1
2-2

## TITLE

PAGE

Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-36
Register Combinations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-36

## FOREWORD

## GENERAL

APPLE
MANUAL

CUSTOM
INPUT/
OUTPUT

The APPLE Programming Manual is one of five standard manuals for STARAN S. As a composite group, the manuals provide the information necessary for programming, operating, and maintaining the standard STARAN S. The titles and publication numbers of the STARAN S manuals are as follows:

## Title

| STARAN S Reference Manual | GER-15636 |
| :--- | :--- |
| STARAN S APPLE Programming Manual | GER-15637 |
| STARAN S Operator's Guide | GER-15638 |
| STARAN S Systems Programmer's Reference Manual | GER-15639 |
| STARAN S Maintenance Manual | GER-15640 |

## Publication

GER-15636
GER-15637
GER-15638

GER-15640

The APPLE Programming Manual is intended as a reference manual to guide the programmer in the use of the assembly language. The manual is written for the experienced programmer who has familiarized himself with the STARAN S Reference Manual, GER-15636.

Since the I/O cabinets are not standard units, but are customized for each particular installation, this manual includes no description of I/O mnemonics included in the APPLE language of a given installation.


STARAN S COMPUTER SYSTEM

## INTRODUCTION

## GENERAL

The Goodyear Aerospace Corporation (GAC) Associative Processor, STARAN $S^{*}$, is a new digital computer system differing significantly from conventional digital computers.

The Associative Processor (AP) is a general-purpose computer capable of performing search, arithmetic, logic, and store operations simultaneously on many independent sets of data. This capability, which is a feature unique to STARAN $S$, results in certain major differences between programming techniques for STARAN $S$ and those for conventional machines.

As an example, consider the familiar "loop" programming concept. A loop is defined as a set of commands repeatedly and consecutively executed on different sets of data. Conventional programming of a loop involves the following steps:


To process a new set of data conventionally requires execution of the complete loop, including steps $3,4,5$, and 6 , as coding and execution time overhead.

In an AP, execution of the equivalent of a loop on associative items requires initialization and a single pass through the process step. There is no need to advance a list pointer to reference the next set of data to be processed, to determine when to exit from the loop, or to repeatedly execute the process step. The loop is one of many examples of program simplification and improved execution time possible with an AP.
*TM. Goodyear Aerospace Corporation, Akron, Ohio 44315

APPLE

ONE-TO-ONE

ONE -TO-MANY

In Line

Subroutine Call
Sequence

ASSEMBLER DIRECTIVES

COMMENT STATEMENTS

Development of a new digital machine organization involves the design of a programming language suitable for the computer.

APPLE is the acronym for the Associative Processor Programming LanguagE. APPLE is a machine-oriented symbolic language designed to expedite programming for the STARAN S system.

APPLE mnemonics produce four basic types of assembler generated output:

1) One-to-One Translation
2) One-to-Many Translation
3) Assembler Directives
4) Comment Statements

Most assembler level languages for conventional computers generate one machine language instruction per mnemonic. Many of the basic APPLE mnemonics fall into this category.

Several APPLE mnemonics are in the one-to-many category. Many basic AP programming functions require more than one machine language instruction per mnemonic. Some of these mnemonics produce in-line machine instructions; others generate a subroutine call to a sequence of machine instructions.

The one-to-many mnemonics producing in-line machine instructions are equivalent to macro instructions of higher level assembly languages.

A library of subroutines is provided by APPLE and resides in Page 0 memory. The one-to-many mnemonics produce in-line subroutine call sequences similar to the linkages provided in FORTRAN to the SIN or TAN functions of a FORTRAN library.

Assembler directive statements provide functions that assist the programmer in controlling the assignment of storage addresses, defining data and storage fields, and controlling the APPLE system itself. With a few exceptions, assembler directive statements do not generate machine language code.

Comment statements may appear anywhere in the program and will be printed on the listing device. However, comment statements have no effect on the object code produced.

APPLE FEATURES

APPLE is essentially a symbolic assembly language. All AP memories and registers may be referenced symbolically.

Constants can be expressed as decimal, octal, or hexadecimal numbers in source statements. Addresses can be expressed absolutely or symbolically.

A listing of the source program statements, the resulting machine language code, and a symbol table may be produced by APPLE for each program. When a source program is assembled, an extensive syntactical check is provided by APPLE. Detected errors are printed on the program listing in error codes (Appendix B) at the left-hand margin of the particular statement in error. A maximum of two error codes can be printed for each statement.

ASSEMBLER DIRECTIVES


BRANCH INSTRUCTIONS $\qquad$

REGISTER INSTRUCTIONS $\qquad$

ASSOCIATIVE INSTRUCTIONS $\qquad$

Loads $\qquad$

$\qquad$
$\qquad$

SOURCE
STATEMENTS

LABEL
FIELD

COMMAND FIELD

ARGUMENT
FIELD

The source statement is the basic component of an APPLE program. Source statements consist of the following four entries: Label, Command Argument, and Comment. APPLE accepts source statements in free format. Blanks act as field delimiters. The suggested coding form for source statements is shown in figure 2-1. The columns on the coding form correspond to those of a standard 80 -column Hollerith coded card. One line of coding on the form corresponds to one source card.

Columns 1 through 72, inclusive, constitute the active line. Columns 73 through 80 are ignored by APPLE except for listing purposes. The source statement may be continued past 72 columns by inserting a semicolon (;), which, when scanned, terminates the present active line. APPLE then searches the next active line to complete the source statement.

The Label Field is usually an optional symbol created by the programmer to identify the statement line. The symbol may consist of nine characters or less, with the first character in column one. If the first column is blank, the Label entry is assumed omitted. The symbol in the Label Field can contain alphabetics (A-Z) or numerics ( $0-9$ ); however, at least one of the characters must be an alphabetic. The Label Field entry may have the same configuration as predefined mnemonics without conflict, since APPLE distinguishes through context which usage is intended. Only one entry is permitted in the Label Field.

The Command Field is a requirement. It may consist of several symbols separated by commas (,). The first symbol is the predefined mnemonic (Appendix A) for a particular command. Command modifiers may follow the command, depending upon the individual command. No embedded blanks are allowed in the Command Field.

Entries in the Argument Field properly specify the instruction. In general, the purpose of this field is to identify the source and destination locations to the command. Other entries, such as Control Digits, are also included in this field. The entries are separated by commas and no embedded blanks are allowed. APPLE assumes no Argument Field entries if 16 contiguous blanks follow the Command


Figure 2-1. APPLE Assembler Coding Form

SUMMARY

Field. Symbols appearing in the Argument Field must be defined to the program, either by being predefined by APPLE or by appearing in the Label Field of a source statement.

Comments are descriptive items of information that may be included on the program listing. Comment entries consist of any information the programmer wishes to record. All valid characters, including blanks, can be used. The Comment Field begins one blank after the Argument Field, or if no Argument Field exists, comments begin after 16 contiguous blanks follow the Command Field. An asterisk (*) in column one indicates the entire source statement is a comment.

Required entries for the various mnemonics are underlined in the Format description of each instruction discussion (i.e., $\underline{B} \quad \underline{a}(r) \pm k, c d)$.

1) APPLE interprets the fields from left to right: Label, Command, Argument, Comment.
2) A blank column terminates any field except the Comment Field, which is terminated at column 80.
3) One or more blanks at the beginning of a line indicates there is no Label Field entry.
4) The Label Field entry, when present, must begin in column 1.
5) The Command Field begins with the first nonblank column following the Label Field or in the first nonblank column following column 1 , if the Label Field is omitted.
6) The Argument Field begins with the first nonblank column following the Command Field. An Argument Field is designated as being blank in either of two ways:
a. Sixteen or more blank columns follow the Command Field.
b. The end of the active line (column 72) is encountered and continuation is not indicated.
7) The Comment Field begins in the first nonblank column following the Argument Field, or when the Argument Field is omitted, at least 16 blank columns following the Command Field.

CHARACTER SET

APPLE language statements are written using the following alphabetics, numerics, operators, and delimiters:
Alphabetics A through Z
Numerics 0 through 9

Operators $\quad \$+-*=$
Delimiters , () BLANK ' ;

Each character is represented by an 8 -bit byte. Only 47 characters of the set of 256 code combinations defined as the Extended Binary Coded Decimal Interchange Code (EBCDIC) are included in APPLE's character set. Most of the terms used in APPLE source statements are expressed in the character set shown above; however, language features, such as comments, permit the use of any of the 256 EBCDIC codes.

Symbols are formed from combinations of characters. Symbols provide programmers with a convenient means of identifying program elements so that they can be referred to by other elements. Symbols must conform to the following rules:

1) Symbols consist of 1 to 9 alphanumeric characters.
2) At least one character in a symbol must be alphabetic.
3) No special characters or embedded blanks can appear in a symbol.
4) A symbol may be defined only once. If duplicate symbols occur they will be flagged as errors.

Symbols provide the most commonly used means of addressing source statements, constants, and storage locations. Symbols are normally defined in the Label Field of a source statement. After a symbol has been defined, it can be referred to by Argument Field entries. The value of a symbol can be equated to an absolute value (see EQU, DF in the Assembler Directives discussion)

Symbol
Table

APPLE compiles a table containing all the symbols that appear in the Label Field and the addresses at which they appear. References to symbols cause APPLE to interrogate the symbol table for the address associated with the symbol.

A constant is a self-defining language element whose value is explicit. Self-defining terms are useful in constants requiring a value rather than the symbolic address of the location where that value is stored. Three constant notations are used in APPLE instructions: octal, decimal, and hexadecimal.

An octal constant consists of a signed octal number enclosed by single quotation marks and preceded by the letter $O$.

The constant is right-justified in its field. For example,

| Constant | Binary Value |  |  | Hexadecimal Value |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${\text { O' } 1234^{\prime}}^{\text {Con }}$ | 001 | 010 | 011 | 100 | 0010 | 1001 | 1100 | (29C) |

The octal digits and their binary equivalents are as follows:

$$
\begin{array}{ll}
0-000 & 4-100 \\
1-001 & 5-101 \\
2-010 & 6-110 \\
3-011 & 7-111
\end{array}
$$

A decimal constant consists of an integer (no decimal point) that may be signed. For example, 100 or -5423.

A hexadecimal constant consists of a signed hexadecimal number enclosed by single quotation marks and preceded by the letter X . For example,

$$
X^{\prime} 9 \mathrm{C} 01 \mathrm{~F}^{\prime} \quad X^{\prime} \mathrm{COFFE} \quad \mathrm{X}^{\prime} \mathrm{FFFF}
$$

The assembler generates four binary bits of storage for each hexadecimal digit. The hexadecimal digits and their binary equivalents are as follows:

| $0-0000$ | $8-1000$ |
| :--- | :--- |
| $1-0001$ | $9-1001$ |
| $2-0010$ | $A-1010$ |
| $3-0011$ | $B-1011$ |
| $4-0100$ | $C-1100$ |
| $5-0101$ | $\mathrm{D}-1101$ |
| $6-0110$ | $\mathrm{E}-1110$ |
| $7-0111$ | $\mathrm{~F}-1111$ |

## Load

Location

Execution Location Counter

Argument Field entries consist of either single-term expressions or double-term expressions. Single-term expressions are symbols, constants, or Location Counter references (\$). Double-term expressions are two single terms connected with an arithmetic operator. The valid arithmetic operators are a plus sign ( + ) for addition and a minus sign (-) for subtraction. The first single-term expression of a double-term expression may be a symbol or constant, and the second single-term expression must be a constant.


APPLE maintains two internal Location Counters: a Load Location Counter and an Execution Location Counter. The Load Location Counter keeps track of the addresses associat $\geqq d$ with the instructions when the program is loaded. The Execution Counter keeps track of the addresses associated with the instructions when they are executed.

The Load Location Counter keeps track of the addresses associated with the instructions when they are loaded.

As each instruction or data area is assembled, the Load Location Counter is incremented by the length of the assembled item. Therefore, the Load Location Counter is the address of the next available storage location in Control Memory after the instruction is assembled. This address is the location where the instruction will reside after being loaded.

As each instruction or data area is assembled, the Execution Location Counter is incremented by the length of the assembled item. The Execution Location Counter differs from the Load Location Counter when Pager commands are encountered. (See Pager Instructions.) Each STRTSG that appears in an assembly reinitializes the Execution Location Counter. This address is the location where the instruction will reside when executed.

The special symbol, $\$$ (dollar sign), is predefined by APPLE as Location Counters. The \$ may be used to alter the Location Counters at assembly time (see ORG in Assembler Directives Discussion). The \$ may also be used in an absolute expression to refer to an address. In this context it is the Execution Location Counter that forms the address.

## Control <br> Memory <br> Address

The Control Memory Address is a symbolic or absolute address in bulk core, page memory, or High Speed Data Buffer. A Control Memory Address expression is comprised of four terms in the form $\underline{a}(r) \pm k, c d$. Note that required terms are underlined.
a - This entry is the only one required. This term may be a symbol or a constant.
k - This entry must be a constant. At assembly time $\pm \mathrm{k}$ is added to the value of 'a' to form the address.
r - This entry must be one of the following registers: R0 through R7, DP.

At execution time the contents of this specified register is added to the value $a \pm k$. It is this result that defines the Control Memory Address. The contents of the register can be considered to be the base address, and the double-term expression $a \pm k$ can be considered to be the displacement.
cd - This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an atk type of expression, where 'a' and ' $k$ ' are defined as above.

| cd Values | Action |
| :---: | :---: |
| 1 | Decrement BL |
| 2 | Increment DP |
| 3 | Decrement BL and Increment DP |
| 4 | Decrement DP |
| 5 | Decrement BL and DP |

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the $D P$ register.

A field expression defines the most significant bit position and the number of contiguous bit positions (field length) occupied by a field. There are two ways of constructing a field expression:

Associative
Memory or
Common Register
Field Expression (cont)

- 1
- 2
(b, i) $\pm \mathrm{j}$
where b may be a constant or a symbol and represents the most significant bit position of a field. If $b$ was defined as a field via $a$ previous $D F$ instruction, the most significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $\mathbf{j}$ is an optional constant modifying only the most significant bit position of the field.
- Example 1
- Example 2

| AJAX | DF | 10,3 |
| :--- | :--- | :--- |
|  | $\cdot$ |  |
|  | $\dot{S C}$ |  |
|  | AJAX $-3,(100,3)$ |  |

The field AJAX begins in bit column 10 and spans 3 bit columns (bit columns 10, 11, 12).

The expression AJAX - 3 has modified the most significant bit position to a value of 7 and spans 3 bit columns (bit columns 7, 8, 9).

The expression $(100,3)$ defines a field beginning with bit column 100 and spans 3 bit columns (bit columns 100,101, 102).

FIELD DF 0,5
-

S
SC
(FIELD1, 17)+O'17',(X'80',O'21')

The field FIELD1 begins in bit column 0 and spans 5 bit columns (bit columns 0, 1, 2, 3, 4).

The expression (FIELD1,17)+O' $17+$ has modified the most significant bit position to a value of 15 , and has also modified the number of bit columns to 17 (bit columns $15,16, \ldots, 31$ ).

The expression (X'80', $\mathrm{O}^{\prime} 21^{\prime}$ ) defines a field beginning with bit column 128 and spans 17 bit columns (bit columns $128,129, \ldots, 144$ ).

ASSEMBLER DIRECTIVES

Assembler directive statements provide auxiliary functions to APPLE and assist the programmer in checking, documenting, and organizing a program.

The assembler directives are:

| Mnemonic | Instruction |
| :--- | :--- |
| START | Start APPLE |
| END | End APPLE |
| ORG | Initialize Location Counter |
| EQU | Equate |
| DF | Define a Field |
| DS | Define Storage |
| TOF | Top of Form |
| EVEN | Make Location Counter Even |
| DC | Define Constant |
| GEN | Generate Machine Instructions |
| NOP | No Operation |
| A or E | Character String Generator |

- Command
- Argument

END

Format

- Label
- Command
- Argument
-     - $\mathbf{a} \pm k$
- blank

Start APPLE

This instruction performs initializing functions for APPLE, and generates pertinent header information for all object programs. This instruction is required and should be the first source statement in all APPLE programs.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | START |  |  |

Any valid symbol or blank.

START

No entry required.

## End APPLE

This instruction will process and assemble all previous source program statements. The END instruction is required and must be the last source statement of every assembly.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | END | atk |  |

Any valid symbol or blank.

END

An optional entry.
'a' may be either a symbol or a constant whose value may be optionally modified by plus or minus the constant $k$. This term represents an address designating where program execution will start immediately after the object program is loaded.

If no address is specified in the argument field, this program will not automatically begin execution upon completion of loading. In this case the END-statement signals to the assembler the end of the current program.

This instruction commands the assembler to assemble succeeding instructions beginning at the address specified in the Argument Field. The Load Location Counter and Execution Location Counter are loaded with the value of $a \pm k$.

- Label
- Command
- Argument
-     - $a \pm k$

Example

- Note


## Definition

| PAGE0 | Page 0 Memory Starting Address |
| :--- | :--- |
| PAGE1 | Page l Memory Starting Address |
| PAGE2 | Page 2 Memory Starting Address |
| HSDB | High-Speed Data Buffer Memory <br> Starting Address |
| DMA | Direct Memory Access <br> Memory Starting Address |
| BULKC | Bulk Core Storage Memory <br> Starting Address |

ORG BULKC+16

In this example the first instruction following the ORG statement will be assigned the Bulk core address X' 8020' (BULKC assigns the address $X^{\prime} 8010^{\prime}$ in the APPLE assembler).

Format

- Label
- Command
-     - $\mathrm{a} \pm \mathrm{k}$

Equate

This instruction permits the programmer to assign a value to a symbol. Whenever the symbol appears in a succeeding instruction, the equated value will be used to form the machine language code.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | EQU | $\underline{a} \pm k$ |  |

Any valid symbol. This entry is required.

EQU
'a' may be either a symbol or a constant whose value may be optionally modified by plus or minus the constant $k$. 'a' may also be one of the special predefined APPLE symbols such as register abbreviations (Table 2-1) PAGE0, PAGE1, PAGE2, HSDB, DMA, BULKC, $X, Y$, and M. Huwever, if a special symbol is used it cannot be modified by $k$.

Define a Field

This instruction permits the programmer to assign a field definition value to a symbol for later use. Whenever the symbol appears in instructions, the defined field value will be used to form the machine language code.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{D F}$ | $\underline{a}_{1} \pm \mathrm{k}_{1}, \underline{a} 2^{ \pm \mathrm{k}_{2}}$ |  |

- Label
- Command
- Argument
- $a_{1} \pm k_{1}, a_{2} \pm k_{2}$

Note

Any valid symbol. This entry is required.

DF

Two entries are required.
'a' may be either a symbol or a constant whose value may be optionally modified by plus or minus the constant $k$. The value of the term $a_{1} \mathrm{k}_{\mathrm{l}}$ represents the most significant bit position of the field being defined. The value of the term $a_{2}{ }^{ \pm} k_{2}$ represents the number of contiguous bit positions (field length) occupied by the field being defined.

The sum of $\mathrm{a}_{1} \pm \mathrm{k}_{1}$ or $\mathrm{a}_{2} \pm \mathrm{k}_{2}$ must not exceed the total number of bits in an associative memory word ( 0 to 255). If the field being defined is a field in the Common register, the sum of $a_{1}{ }^{ \pm} k_{1}$ or $a_{2}{ }^{ \pm k_{2}}$ should not exceed the number of bits in the Common register ( 0 to 31 ).

Define Storage
This assembler directive will allocate the next specified number of 32 bit words as a contiguous block of control memory.

Format

- Label
- Command
-     - $\mathrm{a}_{\mathrm{k}}$
- Argument

TOF

Format

- Label
- Command
- Argument
- Comment

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
|  | TOF |  |  |

Top of Form
This assembler directive will issue a form feed to the assembly listing device. TOF may be placed anywhere in the program and has no effect on the object code produced.

Must be blank.

TOF

None required.

The comment will be printed at the top of the page after the form feed.

EVEN

Format

- Label
- Command
- Argument

DC

Format

- Label
- Command
- $\operatorname{a~}_{1}{ }^{ \pm k}{ }_{1}$

Make Location Counter Even

If the Execution Location Counter is odd when this instruction is encountered, an NOP will be produced in the object code; otherwise, no object code will be produced. Therefore, after this instruction has been processed the Execution Location Counter will be even. (Ref. SPSW instruction.)

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | EVEN |  |  |

Any valid symbol or blank.

EVEN

None required.

## Define Constant

This instruction will generate a specified value for a specified number of 32 bit control memory words.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{D C}, a_{1}{ }^{ \pm k_{1}}$ | $\underline{-} 2^{ \pm k_{2}}$ |  |

Any valid symbol or blank.
DC
$a_{1}$ may be either a symbol or a constant whose value may be optionally modified by plus or minus the constant $k_{1}$. The value of the term $a_{1} \pm k_{1}$ specifies the number of contiguous 32 -bit words. If this entry is omitted, a value of one is assumed.

- Argument
- $\cdot \mathrm{a}_{2} \mathrm{kk}_{2}$
$a_{2}$ may be either a symbol or a constant whose value may be optionally modified by plus or minus the constant $\mathrm{k}_{2}$. The value of the term $\mathrm{a}_{2} \pm \mathrm{k}_{2}$ is the value to be inserted in each of the 32 -bit words.

Format

- Label
- Command
-     - $\mathrm{k}_{\mathrm{i}}$
- Argument
- $a_{i} \pm j_{i}$

Note

NOP

Format

- Label
- Command
- Argument


## Generate Machine Instructions

This instruction permits the programmer to generate machine codes for instructions not covered by APPLE. (See STARAN S Reference Manual for detailed machine language coding.) This instruction is also useful when generating words of data rather than instructions.

| Label | Command | Argument | Comment |
| :---: | :---: | :---: | :---: |
| symbol | GEN, $k_{1}, \ldots, k_{n}$ | $\underline{a} 1^{ \pm j_{1}}, \ldots, a_{n} \pm j_{n}$ |  |

Any valid symbol or blank.

GEN

One or more constants that define the length of the consecutive data fields $a_{i} \pm j_{i}$ respectively. The sum of all the $k$ 's must be less than or equal to 32 .
$a_{i}$ may be either a symbol or a constant whose value may be optionally modified by plus or minus the constant $j_{i}$. These term(s) represent the value(s) to be inserted into each of the corresponding data field(s).
There must be a one-to-one correspondence between the $k_{i}$ and $a_{i} \pm j_{i}$ terms.
If the sum of the lengths of the data fields is less than 32 , the information will be right-justified in the word.

No Operation

This instruction performs no operation when it is executed.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | NOP |  |  |

Any valid symbol or blank.

NOP
No entry required.


BR ANCH INSTR UCTIONS

Branch instructions alter the execution sequence of a program if certain conditions exist.

The branch instructions are:

Mnemonic

| B | Unconditional Branch |
| :--- | :--- |
| BZ | Branch if Zero |
| BNZ | Branch if Not Zero |
| BBS | Branch if Bit Set |
| BBZ | Branch if Bit Zero |
| BRS | Branch if Response |
| BNR | Branch if No Response |
| BOV | Branch if Overflow |
| BNOV | Branch if No Overflow |
| BAL | Branch and Link |
| RPT | Repeat |
| LOOP | Loop |

This instruction will transfer control from the current program address to the address specified in the Argument Field.

Format

- Label
- Command
- Argument
-     - 
- $\mathbf{r}$
- $\quad c d$

Any valid symbol or blank

B

The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$.

This entry is required only if the optional term $(r)$ is omitted. This term may be either a symbol or a constant.

This optional term must be constant and modifies 'a'.

This entry may be one of the following nine registers: R0 through R7, DP. The contents of this specified register is added to the value atk at execution time. It is this result that defines the Control Memory Address. The contents of the register can be considered the base address, and the $a \pm k$ expression can be considered the displacement.

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an $a \pm k$ type of expression where ' $\mathrm{a}^{\prime}$ and k are as defined above.

```
cd Values
```

Action
1
2
3
4
5

Decrement BL
Increment DP
Decrement BL and increment DP
Decrement DP
Decrement BL and DP

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

Branch if Zero
This instruction will transfer control from the current program address to the address specified in the argument field, if the command field register, $r_{1}$, is zero.

- Label
- Command
-     - $r_{1}$

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{B Z, r_{1}}$ | $\underline{a}\left(r_{2}\right) \pm k, c d$ |  |

Any valid symbol or blank.

BZ

| Register | Definition |
| :--- | :--- |
| FP1 | Field Pointer 1 (8 bits) |
| FP2 | Field Pointer 2 (8 bits) |
| FP3 | Field Pointer 3 (8 bits) |
| FL1 | Field Length Counter $1(8 \mathrm{bits})$ |
| FL2 | Field Length Counter 2 (8 bits) |
| FPE | Field Pointer E (8 bits) |
| BL | Block Length Counter (16 bits) |
| DP | Data Pointer Register (16 bits) |

The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a\left(r_{2}\right) \pm k, c d$.

This entry is required only if the optional term ( $\mathrm{r}_{2}$ ) is omitted. This term may be either a symbol or a constant.

This optional term must be a constant and modifies 'a'.

This entry must be one of the following nine registers: R 0 through R7, DP. The contents of the specified register is added to the value $a \pm k$ at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the $a \pm k$ expression can be considered the displacement.

BZ

-     - cd

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an atk type of expression, where ${ }^{\prime} a^{\prime}$ and $k$ are as defined above.
cd Values
1
2
3
4

Action
Decrement BL
Increment DP
Decrement Bl and increment DP
Decrement DP
Decrement BL and DP

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

This instruction will transfer control from the current program address to the address specified in the argument field, if the command field register, $r_{1}$, is not zero.

Format

- Label
- Command
-     - $\mathbf{r}_{1}$
- Argument
-     - a
-     - k
-     - $r_{2}$
-     - cd

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{B N Z, r_{1}}$ | $\underline{a}\left(r_{2}\right) \pm k, c d$ |  |

Any valid symbol or blank.

BNZ

| Register | Definition |
| :---: | :---: |
| FPI | Field Pointer 1 (8 bits) |
| FP2 | Field Pointer 2 (8 bits) |
| FP3 | Field Pointer 3 (8 bits) |
| FLl | Field Length Counter 1 (8 bits) |
| FL2 | Field Length Counter 2 (8 bits) |
| FPE | Field Pointer E (8 bits) |
| BL | Block Length Counter (16 bits) |
| DP | Data Pointer Register (16 bits) |

The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a\left(r_{2}\right) \pm k, c d$.

This entry is required only if the optional term ( $\mathrm{r}_{2}$ ) is omitted. This term may be either a symbol or a constant.

This optional term must be a constant and modifies ' $a$ '.

This entry may be one of the following nine registers: R0 through R7, DP. The contents of the specified register is added to the value amk at execution time. It is this result that defines the Control Memory Address. The contents of the register can be considered the base address, and the atk expression can be considered the displacement.

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an $a \pm k$ type of expression, where ' $a$ ' and $k$ are defined as above.

-     - cd
cd Values
Action
(cont)

| 1 |  |
| :--- | :--- |
| 2 | Decrement BL |
| 3 | Increment DP |
| 4 | Decrement BL and increment DP |
| 5 | Decrement DP |
|  | Decrement BL and DP |

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

The execution of the branch in this instruction is contingent on the status of a selected bit in the Common register. Prior to execution of this instruction, an instruction must be executed to load the FPl register with the address of the bit in the Common register to be tested for the contingency. If the selected Common register bit is one, this instruction will transfer control from the current program address to the address specified in the Argument Field.

- Label
- Command
- Argument
- a
- • $k$
- r
-     - cd


Any valid symbol or blank.

BBS

The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$.

This entry is only required if the optional term ( $r$ ) is omitted. This term may be either a symbol or a constant.

This optional term must be a constant and modifies 'a'.

This entry may be one of the following nine registers: R0 through R7, DP. The contents of the specified register is added to the value atk execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the $a \pm k$ expression can be considered the displacement.

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an atk type of expression, where 'a' and $k$ are defined as above.
cd Values
Action
Decrement BL
Increment DP
Decrement BL and increment DP
Decrement DP
Decrement BL and DP

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

- Common Register Contents

|  | LI | FP1,24 | CHECK BIT 24 |
| :--- | :--- | :--- | :--- |
|  | BBS | TAG | BRANCH IF BIT IS ONE |
|  | $\cdot$ |  |  |
| TAG | - |  |  |
|  | DECR | FP1 | CHECK BIT 23 |
|  | BBS | CONT | BRANCH IF BIT IS ONE |
|  |  |  |  |
|  |  |  |  |
| CONT |  |  |  |
|  |  |  |  |
|  |  |  |  |



The first branch (BBS TAG) will take place, since FPl is loaded with 24 and bit 24 in the Common register is one.

The second branch (BBS CONT) will not take place, since after the DECR, FPl contains 23 and bit 23 in the Common register is zero. Thus the next instruction executed will be the WAIT.


The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

BBZ

Example

- Common Register Contents

|  | LI | FP1, 10 | CHECK BIT 10 |
| :---: | :---: | :---: | :---: |
|  | BBZ | TAG | BRANCH IF ZERO |
|  | - |  |  |
|  | - |  |  |
|  | - |  |  |
| TAG | INCR | FPl | CHECK BIT 11 |
|  | BBZ | CONT | BRANCH IF BIT IS ZERO |
|  | WAIT |  |  |
|  | - |  |  |
|  | - |  |  |
|  | - |  |  |
| CONT | DECR | FP2 |  |



The first branch (BBZ TAG) will take place, since FPl is loaded with the number 10 and bit 10 in the Common register is zero. The second branch (BBZ CONT) will not take place, since after the INCR, FPl contains 11 and bit ll in the Common register is one. Thus the next instruction executed will be the WAIT.

This instruction will check the $Y$ response store register. If any Y response store register bit position is set to one in any enabled array, the branch will be executed.

Format

- Label
- Command
- Argument
cd

| Label | Command | Argument | Comment |
| :--- | :---: | :--- | :--- |
| symbol | $\underline{B R S}$ | $\underline{a}(r) \pm k, c d$ |  |

Any valid symbol or blank

BRS

The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$.

This entry is required only if the optional term ( $r$ ) is omitted. This term may be either a symbol or a constant.

This optional term must be a constant and modifies 'a'.

This entry may be one of the following nine registers: R0 through R7, DP. The contents of the specified register is added to the value atk at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the atk expression can be considered the displacement.

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an $a \pm k$ type of expression, where ' $a^{\prime}$ and $k$ are as defined above.
cd Values
Action
1 Decrement BL
2 Increment DP
3 Decrement BL and increment DP
4 Decrement DP
5 Decrement BL and DP

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

| BNR | Branch if No Response |
| :---: | :---: |
|  | This instruction will check the Y response store register. If all Y response store register bit positions are equal to zero in all enabled arrays, the branch will be executed. |
| Format | Label Command Argument Comment |
|  | symbol $\underline{B N R}$ $\underline{a}(r) \pm k, c d$ |
| - Label | Any valid symbol or blank. |
| - Command | BNR |
| - Argument | The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$. |
| - - a | This entry is required only if the optional term $(r)$ is omitted. This term may be either a symbol or a constant. |
| - - k | This optional term must be a constant and modifies 'a'. |
| - - r | This entry may be one of the following nine registers: R0 through R7, DP. The contents of this specified register is added to the value atk at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the atk expression can be considered the displacement. |
| - - cd | This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an atk type of expression, where 'a' and $k$ are defined as above. |
|  | $\underline{\text { cd Values }}$ Action |
|  | 1 Decrement BL |
|  | 2 Increment DP |
|  | 3 Decrement BL and increment DP |
|  | 4 . Decrement DP |
|  | 5 Deecrement BL and DP |
|  | The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register. |

This instruction allows the programmer to test for an overflow or underflow condition after an arithmetic operation. This instruction will perform $X$ exclusive $O R Y$ ANDed with $M$ and store the result in $Y$. Then if any $Y$ response store bit in any enabled array equals one an overflow condition exists for that word. If such is the case, this instruction will branch to the address specified in the Argument Field. The X response store will equal one for the corresponding word of associative memory if an underflow occurred; otherwise an overflow occurred.

Format

- Label
- Command
- Argument
-     - a
-     - k
- $r$
- cd

| Label | Command | Argument | Comment |
| :--- | :---: | :--- | :--- |
| symbol | BOV | $\underline{a}(r) \pm k, c d$ |  |

Any valid symbol or blank.

BOV

The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k$, $c d$.

This entry is required only if the optional term (r) is omitted. This term may be either a symbol or a constant.

This optional term must be a constant and modifies 'a'.

This entry may be one of the following nine registers: R0 through R7, DP. The contents of this specified register is added to the value $a \pm k$ at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the $a \pm k$ expression can be considered the displacement.

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an atk type of expression, where 'a' and $k$ are defined as above.

| cd Values | Action |
| :---: | :--- |
|  | Decrement BL |
| 2 | Increment'DP |
| 3 | Decrement BL and increment DP |
| 4 | Decrement DP |
| 5 | Decrement BL and DP |

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

This instruction allows the programmer to test for the absence of an overflow or underflow condition following an arithmetic instruction. This instruction will perform $X$ exclusive OR $Y$ ANDed with $M$ and store the result in $Y$. If all $Y$ response store bits of all enabled arrays equal zero, i.e., no overflow condition exists, this instruction will branch to the address specified in the Argument Field. If the branch does not take place, the X response store will equal one for the corresponding word of associative memory if an underflow occurred; otherwise, an overflow occurred.

Format

- Label
- Command
- Argument
-     - a
- . $k$
-     - r
- $\quad \mathrm{cd}$

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{B N O V}$ | $\underline{a}(r) \pm k, c d$ |  |

Any valid symbol or blank.

BNOV

The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$.

This entry is required only if the optional term (r) is omitted. This term may be either a symbol or a constant.

This optional term must be a constant and modifies ' a '.

This entry may be one of the following nine registers: R 0 through R7, DP. The contents of this specified register is added to the value $a \pm k$ at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the $a \pm k$ expression can be considered the displacement.

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an $a \pm k$ type of expression, where ' $a$ ' and $k$ are defined as above.
cd Values

| 1 |
| :--- |
| 2 |
| 3 |

## Action

Decrement BL
Increment DP
Decrement BL and increment DP
Decrement DP
Decrement BL and DP

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

This instruction will transfer control to a subroutine after storing the Execution Location Counter of the next instruction in the branch and link register $r_{1}$.

- Label
- Command
-     - $r_{1}$
- Argument
-     - $k$
- -r

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | ${\text { BAL, } r_{1}}$ | $\underline{a}\left(r_{2}\right) \pm k, c d$ |  |

Any valid symbol or blank.

BAL

One of the branch and link registers R 0 through R7.

The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$.

This entry is required only if the optional term $\left(r_{2}\right)$ is omitted. This term may be either a symbol or a constant.

This optional term must be a constant and modifies ' a '.

This entry may be one of the following nine registers: R0 through R7, DP. The contents of this specified register is added to the value atk at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the atk expression can be considered the displacement.

- $\quad \mathrm{cd}$

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an atk type of expression, where 'a' and $k$ are defined as above.
cd Values
1
2
3
4
5

Action
Decrement BL Increment DP Decrement BL and increment DP Decrement DP Decrement BL and DP

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

BAL

Note
When a programmer branches and links to a subroutine, he generally will return by issuing an unconditional branch on the register $r_{1}$ that specified the branch and link instruction:

Example


RPT

Format

- Label
- Command
-     - $a \pm k$
-     - blank
- Argument

Note

Repeat

This instruction will execute the following instruction the number of times specified in the repeat constant term $a \pm k$. If $a \pm k$ is omitted, it is assumed that FLl previously has been loaded with the number of times minus one, the next instruction is to be repeated.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{R P T}, \mathrm{a} \pm \mathrm{k}$ |  |  |

Any valid symbol or blank.

RPT
'a' may be either a constant or a symbol, and $k$ is an optional constant modifier. The value of this optional term specifies the number of times the following instruction will be repeated, i.e., $1 \leq a \pm k \leq 256$.

Assumes FLl has been loaded with the number of times, minus one, that the next instruction is to be repeated. FLl should be loaded with a constant from 0 to 255 .

No entry required.

FLl will be decremented to zero when this instruction is executed.
LOOP Loop

Format

- Label
- Command
- $\cdot{ }_{1} 1^{ \pm k}$
- blank
- Argument
$a_{2} \pm k_{2}$

Note 1

Note 2

Note 3

Note 4

This instruction will sequentially cycle the program from the program counter location following the loop instruction up to and including the address specified in the Argument Field. The loop may be cycled any number of iterations from 1 to 256. After the loop has cycled the specified number of times, the program continues with the next address following the Argument Field address.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | LOOP, $\mathrm{a}_{1}{ }^{ \pm \mathrm{k}_{1}}$ | $\underline{\mathrm{a}_{2}(r) \pm \mathrm{k}_{2}}$ |  |

Any valid symbol or blank.

LOOP
$a_{1}$ may be either a constant or a symbol, and $k_{1}$ is an optional constant modifier. The value of this optional term specifies the number of times the program will be cycled.

APPLE assumes the number of loop iterations, minus one, has already been loaded into FLl by the programmer.

The Control Memory Address is a symbolic or absolute address in Bulk Core, Page Memory, or High Speed Data Buffer. The Control Memory Address may be represented by three terms in the form $a_{2}(r) \pm k_{2}$.
$a_{2}$ may be either a constant or a symbol, and $k_{2}$ is an optional constant modifier. The value of the required term specifies the Control Memory Address of the last instruction of the sequence of instructions cycled by the LOOP.

This entry may be one of the following nine registers: R0 through R7, DP. The contents of this specified register is added to the value of $\mathrm{a}_{2} \pm \mathrm{k}_{2}$ at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the $\mathrm{a}_{2} \pm \mathrm{k}_{2}$ expression can be considered the displacement.

Instructions that alter the program counter, i.e., branches, skips, external functions, etc., will produce unpredictable results if used within a loop. Also, Load and Store register instructions are illegal within a loop.

Execution times can be improved for instructions within a loop.

FLl register will be decremented to zero upon completion of the loop.

The register modification term, $r$, is only legal when the number of iterations term, $\mathrm{a}_{1} \mathrm{~m}_{1}$, is omitted.

REGISTER INSTRUCTIONS

The register instructions allow the programmer to either alter or save the contents of STARAN $S$ registers.

The register instructions are:

| Mnemonic | Instruction |
| :--- | :--- |
| LRR | Load Register from Register |
| LI | Load Register with Immediate Data |
| LR | Load Register from Control Memory |
| SR | Store Register in Control Memory |
| INCR | Increment the Register |
| DECR | Decrement the Register |
| LPSW | Load Program Status Word |
| SPSW | Swap Program Status Word |

Table 2-1. Registers

| Mnemonic | Register Name | Length in Bits |
| :---: | :---: | :---: |
| AS | Array Selector | 32 |
| ASH | Most-Significant Bits of Array Selector | 16 |
| ASL | Least-Significant Bits of Array Selector | 16 |
| BL | Block Length Counter | 16 |
| DP | Data Pointer | 16 |
| C | Common Register | 32 |
| CH | Most-Significant Bits of Common Register | 16 |
| CL | Least-Significant Bits of Common Register | 16 |
| F | Field Register group (FL1, FP3, FP1, FP2) | 32 |
| FLl | Field Length Counter 1, Bits 0 to 7 of F | 8 |
| FP3 | Field Pointer 3, Bits 8 to 15 of F | 8 |
| FPl | Field Pointer 1, Bits 16 to 23 of F | 8 |
| FP2 | Field Pointer 2, Bits 24 to 31 of $F$ | 8 |
| FL2 | Field Length Counter 2 | 8 |
| FPE | Field Pointer Extra | 8 |
| PC | Program Counter, Most-Significant Bits of PSW | 16 |
| IMASK | Interrupt Mask, Least-Significant Bits of PSW | 4 |
| R0 | Branch and Link Register 0 | 32 |
| R1 | Branch and Link Register 1 | 32 |
| R 2 | Branch and Link Register 2 | 32 |
| R3 | Branch and Link Register 3 | 32 |
| R4 | Branch and Link Register 4 | 32 |
| R 5 | Branch and Link Register 5 | 32 |
| R6 | Branch and Link Register 6 | 32 |
| R 7 | Branch and Link Register 7 | 32 |

Table 2-2. Register Combinations

| Valid Register Combinations | Length in Bits |
| :---: | :---: |
| (ASH, ASL) or AS | 32 |
| (BL, DP) | 32 |
| (CH, CL) or C | 32 |
| (FL1, FP3, FP1, FP2) or F | 32 |
| (FL1, FP3) | 16 |
| (FP3, FP1) | 16 |
| (FP1, FP2) | 16 |
| (FP2, FL1) | 16 |
| (FL2, FPE) | 16 |
| (PC, IMASK) | 32 |

LRR

Format

- Label
- Command
- $\mathrm{k}_{\mathrm{s}}$
- Argument
-     - $r_{2}$
-     - $r_{1}$

Note 1

Note 2

Load Register From Register
This instruction will load register or valid register combination $r_{2}$ with the contents of register or valid register combination $r_{1}$. The contents the source register is not affected, and the original contents of the destination register is destroyed.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{\text { LRR }, \mathrm{k}_{\mathrm{s}}}$ | $\underline{\underline{r}}_{2}, \underline{\mathrm{r}}$ |  |
| $l$ |  |  |  |

Any valid symbol or blank.

LRR
$k_{s}$ may be either a constant or a symbol.

Legal values:
$1 \quad-$ Shift the contents of the source register $\left(r_{1}\right)$ left end around 8 bits before loading.

2 - Shift the contents of the source register ( $r_{1}$ ) left end around 16 bits before loading.

- Shift the contents of the source register ( $r_{1}$ ) left end around 24 bits before loading.
symbol - Must be equal to a value of 1,2 , or 3 .
blank - APPLE will provide a shift constant to the source register $r_{1}$ to align the least-significant bits of the registers. (See examples.)

Both register entries are required.

The destination register(s)
Valid Entries:
Any register or register combination noted in table 2-2.

The source register(s)
Valid Entries:
Any register or register combination noted in table 2-2.

An $R$ (Register) error indicates both $r_{1}$ and $r_{2}$ are branch and link registers, which is invalid.

R LRR R0,R1

A $T$ (Truncation) error warns that $r_{1}$ is a larger register than $r_{2}$; therefore all bits cannot be loaded.

## LRR

- Example


## Note 3

- Example

T
LRR FPl,(PC,IMASK)
32 -bit (PC, IMASK) cannot be loaded into 8 -bit FPl.

A $W$ (Warning) error warns that $r_{1}$ is a smaller register than $r_{2}$. Not only is $r_{1}$ loaded into $r_{2}$, but also the other register or registers in $r_{1}$ 's group are loaded into $r_{2}$. (See Reference Manual, Bus Positions.)

## w <br> LRR AS,FP2

32-bit register AS is loaded with the four 8-bit registers, FL1, FP3, FP1, FP2.

This instruction will load register or valid register combination $r$ with the value of $a \pm k$ in the Argument Field.

Format

- Label
- Command
-     - $\mathrm{k}_{\mathrm{s}}$
- Argument
-     - r
-     - $\mathrm{a} \pm \mathrm{k}$

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{\text { LI, }} \mathrm{k}_{\mathrm{s}}$ | $\underline{r}, \mathrm{a} \pm \mathrm{k}$ |  |

Any valid symbol or blank.

LI
$k_{s}$ may be either a constant or a symbol.
Legal values:
1 - Shift the value of $a \pm k$ left end -around 8 bits before loading.
2 - Shift the value of atk left end-around 16 bits before loading.
3 - Shift the value of atk left end-around 24 bits before loading.
symbol - Must be equal to a value of 1,2 , or 3 .
blank - APPLE will provide a shift constant to the data to align the least-significant bit of the data with the least-significant bit of the register(s) specified.

Both entries are required.

The destination register(s).
Valid entries:
Any register or register combination noted in table 2-2.

The immediate value to be loaded may be a single-term or a double-term expression whose value is less than $65,53610^{\text {. }}$ 'a' may be either a constant or a symbol; $k$ is an optional constant modifier.

Example 1*


* Typical for 8-bit registers

Example 2**


MEM
r
** Typical for 16-bit registers

## Example 3



This instruction will load the register or valid register combination $r_{2}$ with the contents of the Control Memory Address specified by $a\left(r_{1}\right) \pm k$. The Control Memory Address is a symbolic or absolute address in Bulk Core or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$. The contents of the control memory address is not affected. However, the contents of the base register may be changed by the control digit (cd). The original contents of the destination register is destroyed.

- Label
- Command
-     - $\mathrm{k}_{\mathrm{s}}$
- Argument
-     - $\mathbf{r}_{2}$
- $\quad a \pm k$
-     - $\mathbf{r}_{1}$

Any valid symbol or blank.

LR
$k_{s}$ may be either a constant or a symbol.
Legal values:
$1-$ Shift the contents of the address $a\left(r_{1}\right) \pm k$, left end -around 8 bits before loading the register.
2 - Shift the contents of the address $a\left(r_{1}\right) \pm k$, left end-around 16 bits before loading the register.
3 - Shift the contents of the address $a\left(r_{1}\right) \pm k$, left end-around 24 bits before loading the register.
symbol - Must be equal to a value of 1,2 , or 3 .
blank - APPLE assumes that no shifting is desired.

Two entries are required.

The destination register(s).
Valid entries:
Any register or register combination noted in table 2-2.
' a ' may be either a constant or a symbol; $k$ is an optional constant modifier. The value of this term specifies a Control Memory Address.

This entry may be one of the following nine registers: R0 through R7, DP.

The contents of the specified register is added to the value atk at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the $a \pm k$ expression can be considered the displacement.

LR

-     - cd

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an atk type of term, where, 'a' and $k$ are as defined as above.
cd Values
1
2
3
4
5

Action

```
Decrement BL
Increment DP
Decrement Bl and increment DP
Decrement DP
Decrement BL and DP
```

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.


Example 2
LR FLl, MEM


Example 3

$$
\text { LR } \quad \text { FP3, MEM }
$$



## Example 4

LR, 1 FPI, MEM


MEM
$\mathrm{r}_{2}$


Example 6
LR (BL, DP), MEM


MEM
$r_{2}$

Example 7
LR DP, MEM


MEM
$r_{2}$

Example 8
LR, 2 DP, MEM


MEM
r2

Example 9
LR (FL2, FPE), MEM


Example 10
LR FPE, MEM


Example 11
LR, 3 FPE, MEM


Example 12
LR C, MEM


LR
Example 13
LR $\mathrm{CH}, \mathrm{MEM}$


Example 14
LR, 2 CL, MEM


Example 15
LR (PC, IMASK), MEM


Example 16
LR, 2 PC, MEM


This instruction will store the contents of the register or valid register combination $r_{2}$ in the Control Memory Address specified in $a\left(r_{1}\right) \pm k, c d$. The Control Memory Address is a symbolic or absolute address in Bulk Core or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$. The contents of the source register is not affected and the contents of the Control Memory Address destination is destroyed. The contents of the base register ( $r_{1}$ ) may be changed by the control digit, cd.

Format

- Label
- Command
- $\mathrm{k}_{\mathrm{s}}$
- Argument
- $\mathbf{r}_{2}$
-     - $a \pm k$
-     - ${ }^{r} 1$
-     - cd

Any valid symbol or blank.

SR
$k_{s}$ may be either a constant or a symbol.
Legal values:

| 1 | - Shift the contents of register ( $r_{2}$ ) left end-around 8 bits before storing in Control Memory. |
| :---: | :---: |
| 2 | - Shift the contents of register ( $r_{2}$ ) left end-around 16 bits before storing in Control Memory. |
| 3 | - Shift the contents of register ( $r_{2}$ ) left end-around 24 bits before storing in Control Memory. |
| symbol | - Must be equal to a value of 1,2 , or 3 . |
| blank | PLE assumes that no shifting is desired. |

Two entries are required.

The source register(s).
Valid entries:
Any register or register combination noted in table 2-2.
'a' may be either a constant or a symbol; $k$ is an optional constant modifier. The value of the term specifies the Control Memory Address.

This entry may be one of the following nine registers: R0 through R7, DP.
The contents of the specified register is added to the value atk at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the atk expression can be considered the displacement.

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an $a \pm k$ type of term, where 'a' and $k$ are defined as above.

Valid entries:
cd Values
1 1
2

3
4
4
5

Action (After the Storage Operations)
Decrement BL register
Increment DP register
Increment DP register and decrement BL register
Decrement DP
Decrement both DP and BL registers

The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

When register $r_{2}$ is not a 32 -bit register or group, a $W$ (Warning) error is produced to remind the programmer that the whole 32 -bit group will be stored.

Example 1
SR C, MEM


Example 2
W SR DP, MEM


When register $r_{2}$ is not a 32 -bit register or group, a W (Warning) error is produced to remind the program mer that the whole 32 -bit group will be stored. Location MEM will contain both DP and BL.

Example 3 W SR, 2 DP, MEM


Format

- Label
- Command
- Argument

Increment the Register
The contents of the registers specified in the argument field by the term $r_{1}, \ldots, r_{n}$ will be incremented by one.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | INCR | $r_{1}, \ldots, r_{n}$ |  |

May be any valid symbol or blank.

INCR

The term $r_{1}, \ldots, r_{n}$ identifies the specific registers to be incremented by one.

Valid entries:

| FP1 | - Field Pointer 1 |
| :--- | :--- |
| FP2 | - Field Pointer 2 |
| FP3 | - Field Pointer 3 |
| FPE | - Field Pointer Extra |
| FL1 | - Field Length Counter 1, Decrementable only |
| FL2 | - Field Length Counter 2, Decrementable only |
| BL | - Block Length Counter, Decrementable only |
| DP | - Data Pointer |

If the DP is specified in the Argument Field, it must the only register listed.

Note 2

Note 3

Note 4

Note 5

Only one of the three "decrementable only" registers, FL1, FL2, and BL, may be used in a single instruction. If one is chosen it will be decremented, even though the other registers chosen will be incremented.

FP2 and FP3 may not be used in the same instruction.

A register may not appear more than once in any given INCR instruction.

A W (Warning) error is produced whenever a "decrementable only" register is specified. Such registers will be decremented rather, than incremented.

Format

- Label
- Command
- Argument

Note 1

Note 2

Note 3

Note 4

Decrement the Register
The contents of the registers specified in the argument field by the term $r_{1}, \ldots, r_{n}$ will be decremented by one.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{D E C R}$ | $\underline{x}_{1}, \ldots, r_{n}$ |  |

DECR

The term $r_{1}, \ldots, r_{n}$ identifies the specific registers to be decremented by one.

Valid entries:

| FP1 | - Field Pointer 1 |
| :--- | :--- |
| FP2 | - Field Pointer 2 |
| FP3 | - Field Pointer 3 |
| FPE | - Field Pointer Extra |
| FL1 | - Field Length Counter 1, Decrementable only |
| FL2 | - Field Length Counter 2, Decrementable only |
| BL | - Block Length Counter, Decrementable only |
| DP | - Data Pointer |

If the DP is specified in the Argument Field, it must be the only register listed.

Only one of the three "decrementable only" registers, FLl, FL2, and BL, may be chosen in a single instruction.

FP2 and FP3 may not be used in the same instruction.

A register may not appear more than once in any given $D E C R$ instruction.

Format

- Label
- Command
- ${ }^{-} \mathrm{k}_{\mathrm{s}}$
- Argument
-     - $a \pm k$
- $-\mathbf{r}$

Load Program Status Word
This instruction will load the contents of a designated Control Memory Address into the Program Counter (PC) and Interrupt Mask (IMASK) registers. From the Control Memory word, bits 0 through 15 are loaded into the Program Counter and bits 28 through 31 into the Interrupt Mask. The contents of the source memory word is not affected. The original contents of the registers are destroyed.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | LPSW, $_{s}$ | $\underline{a}(r) \pm k, c d$ |  |

Any valid symbol or blank.

LPSW
$k_{s}$ may be either a constant or a symbol.
Legal values:
$1-$ Shift the contents of the address $a\left(r_{1}\right) \pm k$, left end-around 8 bits before loading the register.
2 - Shift the contents of the address $a\left(r_{1}\right) \pm k$, left end-around 16 bits before loading the register.
3 - Shift the contents of the address $a\left(r_{1}\right) \pm k$, left end -around 24 bits before loading the register.
symbol - Must be equal to a value of 1,2 , or 3 .
blank - APPLE assumes that no shifting is desired.

The Control Memory Address is a symbolic or absolute address in Bulk Core or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$.
'a' may be either a constant or a symbol; $k$ is an optional constant modifier. The value of this term specifies a Control Memory address.

This entry may be one of the following nine registers: R 0 through R 7, DP.

The contents of the specified register is added to the value $a \pm k$ at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address; and the atk expression can be considered the displacement.

LPSW

- cd

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the data pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by atk type of term, where 'a' and $k$ are defined as above.
cd Values
Action

Decrement BL
Increment DP
Decrement BL and increment DP Decrement DP
Decrement BL and DP
The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

This instruction will store the current Program Counter (PC) and Interrupt Mask (IMASK) registers in the designated Control Memory Address. If the Control Memory Address is an even address (see EVEN), the contents of the next location will be loaded into the PC and IMASK registers. Loading the PC register causes a branch to the address loaded. If the Control Memory address is an odd address, only the store takes place.

Format

- Label
- Command
- Argument
-     - $a \pm k$
- $\mathbf{r}$

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{\text { SPSW }}$ | $\underline{a}(r) \pm k, c d$ |  |

Any valid symbol or blank.

SPSW

The Control Memory Address is a symbolic or absolute address in Bulk Core or High-Speed Data Buffer. The Control Memory Address may be represented by four terms in the form $a(r) \pm k, c d$.
'a' may be either a constant or a symbol; $k$ is an optional constant modifier. The value of this term specifies a Control Memory Address.

This entry may be one of the following nine registers: R0 through R7, DP. The contents of the specified register is added to the value a $\pm \mathrm{k}$ at execution time. The result defines the Control Memory Address. The contents of the register can be considered the base address, and the $a \pm k$ expression can be considered the displacement.

This entry is the Control Digit. A Control Digit indicates that after the specified instruction is completed a step is desired. This step may increment or decrement the pointer (DP) register by one and/or decrement the block length (BL) register by one. The Control Digit may be specified by an atk type of term, where 'a' and $k$ are defined as above.
cd Values
Action
1
2
3
4
5

Decrement BL
Increment DP
Decrement BL and increment DP
Decrement DP
Decrement BL and DP
The Control Digit is a valid entry only when the base register option has been selected, and the register forming the base register is the DP register.

## Example

PUT
GET

## EVEN

DS
DC X'90000009'
$\cdot$
SPSW PUT

The current PC and IMASK registers will be stored at location PUT (note that the address of PUT will always be even); then $\mathrm{X}^{\prime} 9000^{\prime}$ will be loaded into PC register and X'9'loaded into IMASK register. Since the program counter (PC) is being loaded, a branch to location $X^{\prime} 9000^{\prime}$ occurs.

LOADS

The associative instructions allow the programmer to load, store, search, move, and perform arithmetic operations on the associative array memory and the response store registers $\mathrm{X}, \mathrm{Y}$, and M .

This group of associative instructions allows the programmer to load the response store registers or the Common register from an associative memory bit column or an associative memory field, respectively. All instructions dealing with response store registers and/or associative memory fields or bit columns, only affect those associative array memory modules enabled via the Array Select register. The response store registers and associative array memory modules disabled via the Array Select register remain unchanged.

| Mnemonic | Instructions |
| :--- | :--- |
|  | Load Response Store Register |
| LN | Load Complemented |
| LOR | Load Logical OR |
| LORN | Load Logical OR Complemented |
| LAND | Load Logical AND |
| LANDN | Load Logical AND Complemented |
| LXOR | Load Logical Exclusive OR |
| LXORN | Load Logical Exclusive OR Complemented |
| LC | Load Common Register from an Associative |
|  | Memory Word |
| LCM | Load a Common Register Field from an |
| SET | Associative Memory Word |
| CLR | Set Response Store Register |
| ROT | Clear Response Store Register |
|  | Rotate Response Store Register |

This instruction will load the response store register, $r s_{2}$, with the designated source. The content of the source is not affected, and the original content of the destination, $\mathrm{rs}_{2}$, is destroyed.

Format

- Label
- Command
- Argument
- $\mathrm{rs}_{2}$
-     - $\mathrm{rs}_{1}$

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
|  | $\underline{L}$ | $\underline{r s}_{2^{2}}\left[\begin{array}{l}{\left[\begin{array}{l}\underline{r s} \\ \underline{a} k \\ \underline{r}\end{array}\right]}\end{array}\right.$ |  |

Any valid symbol or blank.

L

Two entries are required. The first entry is the destination; the second entry is the source. As shown there are three distinct types of source expressions. The brackets are not a part of the possible argument field terms.

The destination response store register.
Valid entries:
$X-X$ response store register
$Y-Y$ response store register
$M-M$ response store register

The source response store register.
Valid entries:
$X-X$ response store register
$Y-Y$ response store register
$M-M$ response store register
'a'may be a constant or a symbol; $k$ is an optional constant modifier. k is legal only when'a'is present as a symbol. If'a'was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a source bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register, which may be post-incremented or postdecremented. If this form is used, the response store register, $\mathrm{rs}_{2}$, is loaded indirectly through this register. This register contains the address of the source bit column.

Valid entries:

| FP1 | Field Pointer 1 |  |
| :--- | :--- | :--- |
| FPl+ | Field Pointer 1 | with a post-increment |
| FP1- | Field Pointer l | with a post-decrement |
| FP2 | Field Pointer 2 |  |
| FP2+ | Field Pointer 2 | with a post-increment |
| FP2- | Field Pointer | with a post-decrement |
| FP3 | Field Pointer 3 |  |
| FP3+ | Field Pointer 3 | with a post-increment |
| FP3- | Field Pointer 3 | with a post-decrement |

L

## Example 1

| L | M, Y |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Before |  | After |  |
|  | M | Y | M | $Y$ |
|  | 0 | 0 | 0 | 0 |
|  | 0 | 1 | 1 | 1 |
|  | 1 | 0 | 0 | 0 |
| Bits | 1 | 1 | 1 | 1 |
|  | - | - | - | - |
|  | $\stackrel{.}{-}$ | $\stackrel{\square}{-}$ | - | - |

Example 2
TAG DF $\quad 9,4$

$$
\begin{array}{ll}
\cdot & \dot{\cdot} \\
\dot{L} & \dot{Y}, \mathrm{TAG}
\end{array}
$$



Example 3
$\begin{array}{clc}\text { TAG } & \mathrm{DF} & 9,4 \\ & \cdot & \bullet \\ & \cdot & \bullet \\ & \dot{L} & \mathrm{X}, \mathrm{TAG}\end{array}$


This instruction will load the response store register, $\mathrm{rs}_{2}$, with the one's complement value of the designated source. The content of the source is not affected and the original content of the destination, $\mathrm{rs}_{2}$, is destroyed.

Format

- Label
- Command
- Argument
- $-\mathrm{rs}_{2}$
-     - $\mathrm{rs}_{1}$
- $\quad \mathrm{a} \pm \mathrm{k}$
-     - r

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{L N}$ | $\underline{r s}_{2}{ }^{2}\left[\begin{array}{l}\underline{r} s \\ \underline{a} \pm k \\ \underline{r}\end{array}\right]$ |  |

Any valid symbol or blank.

LN
Two entries are required. The first entry is the destination; the second entry is the source. As shown, there are three distinct types of source expressions. The brackets are not a part of the possible argument field terms.

The destination response store register.
Valid entries:

$$
\begin{aligned}
& X-X \text { response store register } \\
& Y \text { - Y response store register } \\
& \text { M - M response store register }
\end{aligned}
$$

The source response store register.
Valid entries:

$$
\begin{aligned}
& X-X \text { response store register } \\
& Y-Y \text { response store register } \\
& M-M \text { response store register }
\end{aligned}
$$

! $a^{\prime}$ may be a constant or a symbol; k is an optional constant modifier. $k$ is legal only when' $a$ ' is present as a symbol. If ' $a$ ' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a source bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq \dot{2} 55$.

A field pointer register. If this form is used, the response store register, $\mathrm{rs}_{2}$, is loaded indirectly through this register. This register contains the address of the source bit column.

Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FP1+ | Field Pointer l with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

If $M$ is chosen for the $r s_{2}$ entry, the original content of the $X$ response store register is destroyed when this multiple instruction is executed.

Example 1
256 $\quad\left\{\begin{array}{|l|l|l|}\hline \mathrm{X} & \mathrm{Y} & \mathrm{M} \\ \hline 1 & 0 & 0 \\ 1 & 1 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 1 \\ \cdot & . & . \\ \cdot & . & . \\ \cdot & \cdot & \cdot \\ \hline\end{array}\right.$

After

| X | Y | M |
| :--- | :--- | :---: |
| d | 0 | l |
| e | 1 | 0 |
| s | 0 | l |
| t | 1 | 0 |
| r | $\cdot$ |  |
| o | $\cdot$ |  |
| y | $\cdot$ |  |
| e | $\cdot$ |  |
| d |  |  |

TAG



Example 3
TAG

| DF | 9, 4 |
| :---: | :---: |
| - | - |
| - | - |
| $\dot{L} \mathrm{I}$ | FPl, TAG |
| LN | $\mathrm{X}, \mathrm{FPl}$ |



| After |  |
| :---: | :---: |
| X | Array <br> Memory <br> Col |
| 1 | 0 |
| 0 | 1 |
| 1 | 0 |
| 0 | 1 |
| - | - |
| - | . |

This instruction will load the response store register, rs 2 , with a logical inclusive OR of itself and the value of the designated source. The content of the source is not affected and the original content of the destination, $\mathrm{rs}_{2}$, is destroyed.

| Labe1 | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | LOR | $\underline{r s}_{2}\left[\begin{array}{l}\frac{\mathrm{rs}}{\mathrm{a}}+\mathrm{k} \\ \underline{\mathbf{r}}\end{array}\right]$ |  |

- Label
- Command
- Argument

Any valid symbol or blank.

LOR

Two entries are required. The first entry is the destination; the second entry is the source. As shown, there are three distinct types of source expressions. The brackets are not a part of the possible argument field terms.

The destination response store register.
Valid entries:
$X-X$ response store register
$Y$ - Y response store register
M - M response store register

The source response store register.
Valid entries:
$X-X$ response store register
$Y$ - Y response store register
M - M response store register
'al may be a constant or a symbol; $k$ is an optional constant modifier. k is legal only when'a' is present as a symbol. If' $\mathrm{a}^{\prime}$ was defined as a field via a DF instruction, the mostsignificant bit position is the value used. This term represents a source bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register. If this form is used, the response store register, $\mathrm{rs}_{2}$, is loaded indirectly through this register. This register contains the address of the source bit column.

Valid entries:

| FP1 | Field Pointer |
| :---: | :---: |
| FPl+ | Field Pointer 1 with a post-increment |
| FPl- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

FPl+ Field Pointer 1 with a post-increment
FPl- Field Pointer 1 with a post-decrement
FP2 Field Pointer 2
FP2+ Field Pointer 2
FP2- Field Pointer 2

FP3+ Field Pointer 3 with a post.increment
FP3- Field Pointer 3 with a post-decrement

## Note

If M is chosen for the $\mathrm{r} \mathrm{s}_{2}$ entry, the original content of the X response store register is destroyed when this multiple instruction is executed.

Example 1

Example 2

Example 3

LOR M, Y
Before


After

| X | Y | M |
| :---: | :---: | :---: |
| d | 0 | 0 |
| e | 1 | l |
| s | 0 | 1 |
| t | 1 | l |
| r | $\cdot$ | $\cdot$ |
| o | $\cdot$ | $\cdot$ |
| y | $\cdot$ | $\cdot$ |
| e |  | $\cdot$ |
| d |  |  |

TAG


After

|  | Array <br> Memory <br> Y$\|$Col |  |
| :---: | :---: | :---: |
| 0 | 0 |  |
| 1 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |
| $\cdot$ | $\cdot$ |  |
| $\cdot$ | $\cdot$ |  |
| . | $\cdot$ |  |

TAG

| DF | 9,4 |
| :--- | :--- |
| $\dot{\bullet}$ | $\dot{+}$ |
| $\dot{\text { LI }}$ | $\dot{\text { FP }} 2$, TAG |
| LOR | $\mathrm{X}, \mathrm{FP} 2$ |


|  | Before |  |
| :---: | :---: | :---: |
|  | X | Array <br> Memory <br> Col 9 |
|  | 0 | 0 |
|  | 0 | 1 |
| 256 | 1 | 0 |
| Bits | 1 | 1 |
|  | - | - |
|  | $\cdot$ | - |

After

|  | Array |
| :--- | :--- |
| X | Memory |
| Col | 9 |
| 0 | 0 |
| 1 | 1 |
| 1 | 0 |
| 1 | 1 |
| $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ |
|  | $\cdot$ |

This instruction will load the response store register, $r s_{2}$, with the logical inclusive OR of itself and the one's complement of the value of the designated source. The content of the source is not affected and the original content of the destination, $\mathrm{rs}_{2}$, is destroyed.

Format

- Label
- Command
- Argument
- $\cdot \mathrm{rs}_{2}$

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | LORN | $\underline{r s}_{2}\left[\frac{\frac{r s}{}[1}{\frac{a}{\underline{r}}}\right]$ |  |
|  |  |  |  |

Any valid symbol or blank.

## LORN

Two entries are required. The first entry is the destination; the second entry is the source. As shown, there are three distinct types of source expressions. The brackets are not a part of the possible argument field terms.

The destination response store register.
Valid entries:
X - X response store register
Y - Y response store register
M-M response store register

The source response store register.
Valid entries:
X - X response store register
Y - Y response store register
M-M response store register
'a' may be a constant or a symbol; $k$ is an optional constant modifier. k is legal only when'a'lis present as a symbol. If 'a'was defined as a field via a DF instruction, the most significant bit position is the value used. This term represents a source bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register. If this form is used, the response store register, $\mathrm{rs}_{2}$, is loaded indirectly through this register. This register contains the address of the source bit column.

Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FP1+ | Field Pointer 1 with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

## Note

Example 1

Example 2
TAG

$$
\begin{array}{lc}
\text { DF } & 9,4 \\
\dot{~} & : \\
\text { LORN } & \text { Y, TAG }
\end{array}
$$



After
After

| X | Y | M |
| :---: | :---: | :---: |
| d | 0 | 1 |
| e | 1 | 0 |
| s | 0 | 1 |
| t | 1 | 1 |
| r | $\cdot$ | $\cdot$ |
| o | $\cdot$ | $\cdot$ |
| y | $\cdot$ | $\cdot$ |
| e |  |  |
| d |  |  |



Example 3

| LORN Y,9 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Before |  |  | After |  |
|  | Y | Array Memory Col 9 | Y | Array <br> Memory <br> Col 9 |
|  | 0 | 0 | 1 | 0 |
|  | 0 | 1 | 0 | 1 |
|  | - | 0 | 1 | 0 |
| Bits | 1 | 1 | 1 | 1 |
|  | - | - | - | - |
|  | - | - | - |  |

This instruction will load the response store register, $\mathrm{rs}_{2}$, with a logical AND of itself and the value of the designated source. The content of the source is not affected and the original content of the destination, $\mathrm{rs}_{2}$, is destroyed.

- Label
- Command
- Argument

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | LAND | $\underline{r s}_{2}\left[\begin{array}{l}\frac{\mathrm{rs}}{\mathrm{a}} \pm \mathrm{k} \\ \underline{r}\end{array}\right]$ |  |

Any valid symbol or blank.

LAND
Two entries are required. The first entry is the destination; the second entry is the source. As shown,there are three distinct types of source expressions. The brackets are not a part of the possible argument field terms.

The destination response store register.
Valid entries:
X - X response store register
Y - Y response store register
M - M response store register

The source response store register.
Valid entries:
X - X response store register
Y - Y response store register
M - M response store register
'a' may be a constant or a symbol; $k$ is an optional constant modifier. $k$ is legal only when'a' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most significant bit position is the value used. This term represents a source bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register. If this form is used, the response store register, $\mathrm{rs}_{2}$, is loaded indirectly through this register. This register contains the address of the source bit column.

Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FPl+ | Field Pointer l with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

If $M$ is chosen for the rsz entry, the original content of the $X$ response store register is destroyed when this multiple instruction is executed.

Example 1

Example 2

Example 3

TAG

$$
\text { LAND } \quad \mathrm{M}, \mathrm{Y}
$$

Before
After
Before
Bits $\left\{\begin{array}{|l|l|l|}\hline \mathrm{X} & \mathrm{Y} & \mathrm{M} \\ \hline 1 & 0 & 0 \\ 1 & 1 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 1 \\ \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \\ \hline\end{array}\right.$

| X | Y | M |
| :---: | :---: | :---: |
| d | 0 | 0 |
| e | 1 | 0 |
| s | 0 | 0 |
| t | 1 | 1 |
| r | $\cdot$ | $\cdot$ |
| o | $\cdot$ | $\cdot$ |
| y | $\cdot$ | $\cdot$ |
| e |  |  |
| $d$ |  |  |



After

|  | Array |  |
| :---: | :--- | :---: |
| Y | Memory |  |
| Y | Col |  |
| 0 | 0 |  |
| 0 | 1 |  |
| 0 | 0 |  |
| 1 | 1 |  |
| $\cdot$ | $\cdot$ |  |
| $\cdot$ | $\cdot$ |  |
|  | $\cdot$ |  |

TAG

| DF | 9,4 |
| :--- | :---: |
| $\cdot$ | $\bullet$ |
| $\cdot$ | $\cdot$ |
| - LI | FP3, TAG |
| LAND | X,FP3 |

Before
Bits $\left\{\begin{array}{|l|l|}\hline & \text { Array } \\ \mathrm{X} & \text { Memory } \\ \text { Col } & 9 \\ \hline 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \\ \cdot & \cdot \\ \cdot & \cdot \\ \hline & \cdot \\ \hline\end{array}\right.$

After

|  | Array <br> Memory <br> $X$ |  |
| :---: | :---: | :---: |
| 0 | Col | 9 |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| $\cdot$ | 1 |  |
| $\cdot$ | $\cdot$ |  |
| $\cdot$ | $\cdot$ |  |

This instruction will load the response store register, $r s_{2}$, with the logical AND of itself and the one's complement of the designated source. The content of the source is not affected and the original content of the destination, $\mathrm{rs}_{2}$, is destroyed in the execution of the load.

Format

- Label
- Command
- Argument
- $-\mathrm{rs}_{2}$
-     - $\mathrm{rs}_{1}$
-     - $\mathrm{a} \pm \mathrm{k}$
- •r

Any valid symbol or blank.

LANDN

Two entries are required. The first entry is the destination; the second entry is the source. As shown, there are three distinct types of source expressions. The brackets are not a part of the possible argument field terms.

The destination response store register.
Valid entries:
$X-X$ response store register
$Y-Y$ response store register
$M-M$ response store register

The source response store register.
Valid entries:
$X-X$ response store register
$Y-Y$ response store register
$M-M$ response store register
' $a^{\prime}$ may be a constant or a symbol; $k$ is an optional constant modifier. k is legal only when ' a ' is present as a symbol. If ' $\mathrm{a}^{\prime}$ was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a source bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register. If this form is used, the response store register, $\mathrm{rs}_{2}$, is loaded indirectly through this register. This register contains the address of the source bit column.

Valid entries:
FPl
FPl+ Field Pointer 1 with a post-increment
FPl- Field Pointer 1 with a post-decrement
FP2 Field Pointer 2
FP2+ Field Pointer 2 with a post-increment
FP2- Field Pointer 2 with a post-decrement
FP3 Field Pointer 3
FP3+ Field Pointer 3 with a post-increment
FP3- Field Pointer 3 with a post-decrement

If $M$ is chosen for the $\mathrm{rs}_{2}$ entry, the original content of the X response store register is destroyed when this multiple instruction is executed.

Example 1

Example 2

Example 3

LANDN M, Y


After

| X | Y | M |
| :---: | :---: | :---: |
| d | 0 | 0 |
| e | 1 | 0 |
| s | 0 | 1 |
| t | l | 0 |
| r | $\cdot$ | $\cdot$ |
| o | $\cdot$ | $\cdot$ |
| y | $\cdot$ | $\cdot$ |
| e | $\cdot$ | $\cdot$ |
| d |  |  |



| After |
| :--- |
|  Array  <br>  Memory  <br> X Col 9 <br> 0 0  <br> 0 1  <br> 1 0  <br> 0 1  <br> . .  <br> . .  <br>  .  |

This instruction will load the response store register, $\mathrm{rs}_{2}$, with the logical exclusive OR of itself and the value of the designated source. The content of the source is not affected and the original content of the destination, $\mathrm{rs}_{2}$, is destroyed.

Format

- Label
- Command
- Argument
- ${ }^{r} s_{2}$


## - - $\mathrm{rs}_{1}$

-     - $a \pm k$
- • r

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { LXOR }}$ | $\underline{r s} 2^{2}\left[\begin{array}{l}\frac{\mathrm{rs}}{\mathrm{a}+\mathrm{k}} \\ \underline{r}\end{array}\right]$ |  |

Any valid symbol or blank.

## LXOR

Two entries are required. The first entry is the destination; the second entry is the source. As shown,there are three distinct types of source expressions. The brackets are not a part of the possible argument field terms.

The destination response store register.
Valid entries:
$X-X$ response store register
$Y$ - Y response store register
M - M response store register

The source response store register.
Valid entries:
$X-X$ response store register
$Y$ - Y response store register
M - M response store register
'a'may be a constant or a symbol; $k$ is an optional constant modifier. k is legal only when'a' is present as a symbol. If'alwas defined as a field via a DF instruction, the most significant bit position is the value used. This term represents a source bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register. If this form is used, the response store register $\mathrm{rs}_{2}$ is loaded indirectly through this register. This register contains the address of the source bit column.

Valid entries:

$$
\begin{array}{ll}
\text { FP1 } & \text { Field Pointer 1 } \\
\text { FP1+ } & \text { Field Pointer 1 with a post-increment } \\
\text { FP1- } & \text { Field Pointer 1 with a post-decrement } \\
\text { FP2 } & \text { Field Pointer 2 } \\
\text { FP2+ } & \text { Field Pointer 2 with a post-increment } \\
\text { FP2- } & \text { Field Pointer 2 with a post-decrement } \\
\text { FP3 } & \text { Field Pointer 3 } \\
\text { FP3+ } & \text { Field Pointer 3 with a post-increment } \\
\text { FP3- } & \text { Field Pointer 3 with a post-decrement }
\end{array}
$$

## Note

If M is chosen for the rs 2 entry, the original content of the X response store register is destroyed when this multiple instruction is executed.

Example 1

Example 2

Example 3

|  | LXOR |  | M, Y |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Before |  |  | After |  |  |
|  | X | Y | M | X | Y | M |
|  | 1 | 0 | 0 | d | 0 | 0 |
|  | 1 | 1 | 0 | e | 1 | 1 |
|  | 0 | 0 | 1 | s | 0 | 1 |
| 256 | 0 | 1 | 1 | t | 1 | 0 |
| Bits ? | - | - | - | r | - | - |
|  | . | - | - | $\bigcirc$ | - | - |
|  | - | - | - | y | - | - |
|  |  |  |  | e <br> d |  |  |

LXOR Y,9


$$
\begin{array}{ll}
\text { LI } & F P 2, X ' 9 ' \\
\text { LXOR X,FP2 }
\end{array}
$$



- Label
- Command
- Argument
- $\mathrm{rs}_{2}$
-     - $r^{1}$
- a土k
- • r

Load Logical Exclusive OR Complemented
This instruction will load the response store register, $\mathrm{rs}_{2}$, with the logical exclusive OR of itself and the one's complement of the designated source. The content of the source is not affected and the original content of the destination, $\mathrm{rs}_{2}$, is destroyed in the execution of the load.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | LXORN | $\underline{r s}_{2},\left[\begin{array}{l}\frac{\mathrm{rs}}{\mathrm{a}} \pm \mathrm{k} \\ \underline{\underline{r}}\end{array}\right]$ |  |

Any valid symbol or blank.

LXORN

Two entries are required. The first entry is the destination; the second entry is the source. As shown, there are three distinct types of source expressions. The brackets are not a part of the possible argument field terms.

The destination response store register.
Valid entries:

$$
\begin{aligned}
& X-X \text { response store register } \\
& Y \text { - Y response store register } \\
& M \text { - M response store register }
\end{aligned}
$$

The source response store register.
Valid entries:

$$
\begin{aligned}
& X-X \text { response store register } \\
& Y \text { - Y response store register } \\
& M \text { - M response store register }
\end{aligned}
$$

'a'may be a constant or a symbol; $k$ is an optional constant modifier. k is legal only when' $\mathrm{a}^{\prime}$ is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a source bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register. If this form is used, the response store register, $\mathrm{rs}_{2}$, is loaded indirectly through this register. This register contains the address of the source bit column.

Valid entries:

| PF1 | Field Pointer 1 |
| :--- | :--- |
| FP1+ | Field Pointer l with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

## Note

Example 1

Example 2

Example 3

If $M$ is chosen for the rs2entry, the original content of the $X$ response store register is destroyed when this multiple instruction is executed.

|  | LXORN M, Y |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Before |  |  | After |  |  |
|  | X | Y | M | X | Y | M |
|  | 1 | 0 | 0 | d | 0 | 1 |
|  | 1 | 1 | 0 | e | 1 | 0 |
|  | 0 | 0 | 1 | s | 0 | 0 |
| 256 | 0 | 1 | 1 | t | 1 | 1 |
| Bits | - | - | - | r | . | - |
|  | - | - | - | \% | - | - |
|  | - | - | - | y | - | - |
|  |  |  |  | e d |  |  |


$\begin{array}{llc}\text { TAG } & \text { DF } & 9,4 \\ & \cdot & \dot{+} \\ & \dot{\text { LI }} & \dot{F} 3, \text { TAG } \\ & \text { LXORN } & \mathrm{X}, \mathrm{FP} 3\end{array}$


LC
Format

- Label
- Command
- Argument
- a

Note 1

Note 2

Note 3

Note 4

This instruction will load the Common register, right-justified with a field of the associative memory word whose address is in the link pointer (FP1, FP2).


Any valid symbol or blank.

LC

One entry is required, an associative memory field expression.

There are two ways of denoting a field expression:

1) 'a' may be in the form $b \pm i$
where $b$ must be a symbol, and $i$ is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, $i$, modifies only the most-significant bit position of the field.
2) 'a' may be in the form

$$
(b, i) \pm j
$$

where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $\mathbf{j}$ is an optional constant modifying only the most-significant bit position of the field.

The link pointer (FP1 and FP2 registers) must be loaded with the address of the particular associative memory word prior to executing this instruction. Loading the link pointer is generally accomplished by use of the FIND, STEP, or RESVFST instruction.

If the array memory field length is less than 32 bits, the mostsignificant bit positions of the Common register are cleared to zero.

If the array memory field length is greater than 32 bits, the most significant bits are truncated and the instruction is flagged with a $T$ on the listing.

The X response store register is destroyed if shifting is required.

LC

Example

FIND
LC $(10,6)$
-
.
-

|  | Array Memory <br> Bit Column |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 10 | 11 | 12 | 13 | 14 | 15 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 |

Common Register


This instruction will load a field, $a_{1}$, in the Common register with a field, $a_{2}$, from the word of associative memory whose address is in the link pointer (FPl, FP2). All other bits in the Common register remain unchanged.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{L C M}$ | $\underline{a}_{1}, \underline{a}_{2}$ |  |

Any valid symbol or blank.
LCM
Two entries are required. The first entry is the destination, a field in the Common register, the second entry is the source, a field in a word of associative memory.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form $b \pm i$
where $b$ must be a symbol, and is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, $i$, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $\mathbf{j}$ is an optional constant modifying only the most significant bit position of the field.

The link pointer (FP1 and FP2 registers) must be loaded with the address of the particular associative memory word prior to executing this instruction. Loading the link pointer is generally accomplished by use of the FIND, STEP, or RESVFST instruction.

Note 2

Note 3 field length, a $W$ (warning flag) is noted on the listing. In this case the associative memory field will be loaded, right justified in the Common register field, and all remaining bits are unchanged.

If the associative memory field length is greater than the Common register field length, a T (truncation flag) is noted on the listing. In this case the most-significant bits of the associative memory field are truncated.

The X response store register is destroyed if shifting is required.

FIND
$\operatorname{LCM}(15,6),(10,6)$

|  |  | Array Memory <br> Bit Column |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y | 10 | 11 | 12 | 13 | 14 | 15 |
| Word 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| Word 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| - | - | - | - | . | - | - | - |
| : | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - |
| W ord $n$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |  |
| Word 255 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |

Address of Word $n$

## Common Register



Format

- Label
- Command
- Argument
-     - rs

Note

Example

Set Response Store Register
This instruction will set the designated response store, rs, to all ones.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | SET | rs |  |

Any valid symbol or blank.

SET

One entry is required.

The designated response store to be set by the instruction. Valid entries:

X - X response store register
Y - Y response store register
M - M response store register

If $M$ is chosen for the rs entry, the original content of the X response store register is destroyed when this multiple instruction is executed.

SET Y

|  | Before | After |
| :---: | :---: | :---: |
|  | $Y$ | Y |
|  | 0 | 1 |
|  | 0 | 1 |
|  | 1 | 1 |
| 256 | 1 | 1 |
|  | . | - |
|  | - | - |
|  |  |  |

CLR $\quad$ Clear Response Store Register

This instruction will clear the designated response store, rs,

Format

- Label
- Command
- Argument
- •rs

Note

Example

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | CLR | rs |  |

Any valid symbol or blank.

CLR

One entry is required.

The designated response store to be cleared by the instruction.
Valid entries:

$$
\begin{aligned}
& X-X \text { response store } \\
& Y \text { - Y response store } \\
& \text { M - M response store }
\end{aligned}
$$

If M is chosen for the rs entry, the original content of the X response store register is destroyed when this multiple instruction is executed.


This instruction will rotate the selected response store register right, end around.

Format

- Label
- Command
- Argument
- •rs
-     - $\mathrm{a}_{1}{ }^{ \pm \mathrm{k}_{1}}$
- $a_{2} \pm k_{2}$

Note

Example 1
ROT
Y, 5

Example 2

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | ROT | $\underline{r s, a}_{1} \pm \mathrm{k}_{1}, \mathrm{a}_{2} \pm \mathrm{k}_{2}$ |  |

Any valid symbol or blank.
ROT

The response store register to be rotated.
Valid entries:
X - X response store register
Y - Y response store register
M - M response store register

The number of end-around bit positions to be rotated. $a_{l}$ may be either a constant or a symbol: $k_{1}$ is an optional constant modifier. A negative value indicates a left end-around rotate from leastsignificant bit position toward a more significant bit position. A positive value indicates a right end-around rotate from the mostsignificant bit position toward a less significant bit position. The absolute value of the rotate constant must be less than the value of the modulus $\mathrm{a}_{2} \pm \mathrm{k}_{2}$.

The modulus to be rotated. This optional term defines the length of the equal sections within the response store register. $a_{2}$ may be either a constant or a symbol: $k_{2}$ is an optional constant modifier. The value of this term must be a power of 2 , such that $1 \leq a_{2} \pm k_{2} \leq 128$. A default value of 256 is assumed.

If the $M$ response store register is chosen, the $X$ response store register is destroyed.

Each bit moves 5 bit positions right end-around.



Each bit moves 2 bit positions left end-around in each section.

This group of associative instructions allows the programmer to store the response store registers or the Common register into an associative memory bit column or an associative memory field respectively. All instructions dealing with response store registers, and/or associative memory fields or bit columns only affect those associative array memory modules enabled via the Array Select register. The response store registers and associative array memory modules disabled via the Array Select register remain unchanged.

| Mnemonic | Instructions |
| :---: | :---: |
| S | Store Response Store Into Associative Memory |
| SM | Store Response Store Masked Into Associative Memory |
| SN | Store Complement Into Associative Memory |
| SNM | Store Complement Masked Into Associative Memory |
| SOR | Store Logical Inclusive OR Into Associative Memory |
| SORM | Store Logical Inclusive OR, MASKED Into Associative Memory |
| SORN | Store Logical Inclusive OR, Complemented Into Associative Memory |
| SORNM | Store Logical Inclusive OR, Complemented, Masked Into Associative Memory |
| SAND | Store Logical AND Into Associative Memory |
| SANDM | Store Logical AND Masked Into Associative Memory |
| SANDN | Store Logical AND Complemented Into Associative Memory |
| SANDNM | Store Logical AND, Complemented, Masked Into Associative Memory |
| SC | Store Common Register Into Associative Memory |
| SCW | Store Common Register Into Associative Word |

This instruction will store the content of the designated response store register, rs, into the specified bit column of enabled associative memory. The content of the source response store is not affected, and the original content of the bit column is destroyed.

Format

- Label
- Command
- Argument

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{S}$ | $\underline{r s},\left[\begin{array}{l}\underline{a} \pm k \\ \underline{r}\end{array}\right]$ |  |

Any valid symbol or blank.

## S

Two entries are required. The first entry is the source; the second entry is the destination. As shown, there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

The source response store register.
Valid entries:

$$
\begin{aligned}
& X-X \text { response store } \\
& Y \text { - Y response store } \\
& \text { M - M response store }
\end{aligned}
$$

' a' may be a constant or a symbol; $k$ is an optional constant modifier. $k$ is legal only when ' $a$ ' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register which may be post-incremented or postdecremented. If this form is used, the response store register, rs, is stored indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FP1+ | Field Pointer 1 with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

Example 1

$$
\begin{array}{clc}
\text { TAG } & \text { DF } & 9,4 \\
& \cdot & \dot{ } \\
& \dot{S} & \dot{Y}, \text { TAG }
\end{array}
$$

Before
After


|  | Array <br> Memory <br> Yolumn 9 |
| :---: | :---: |
| 0 | 0 |
| 0 | 0 |
| 1 | 1 |
| 1 | 1 |
| . | $\cdot$ |
| . | . |

Example 2


This instruction will store the content of the designated response store register, rs, into the specified bit column of enabled associative memory in all words whose $M$ response store bit is set. The content of the source response store is not affected, and the original content of the bit column is destroyed in those words of associative memory whose $M$ response store bit is set.

Format

- Label
- Command
- Argument
-     - r

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{S M}$ | $\underline{S_{2}}\left[\frac{\mathrm{a}}{\underline{r}} \pm \mathrm{k}\right]$ |  |

Any valid symbol or blank.
SM

Two entries are required. The first entry is the source; the second entry is the destination. As shown there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

The source response store register.
Valid entries:
X - X response store
Y - Y response store
M - M response store
'a' may be a constant or a symbol: $k$ is an optional constant modifier. k is legal only when ' $\mathrm{a}^{\prime}$ is present as a symbol. If ' $\mathrm{a}^{\prime}$ was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all selected words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register which may be post-incremented or postdecremented. If this form is used, the response store register, rs, is stored indirectly through this register. This register contains the address of the destination bit column.

## Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FP1+ | Field Pointer 1 with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

SM

| Example | TAG |  | ore | $\begin{gathered} 152,40 \\ \vdots \\ \cdot \\ \times, \mathrm{TAG} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | X | M | Array Memory Col 152 | X | M | Array Memory Col 152 |
|  | 256 ${ }^{\text {Bits }}$ \{ | 0 <br> 0 <br> 0 <br> 0 <br> 1 <br> 1 <br> 1 <br> 1 <br> . | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & . \\ & \hline . \end{aligned}$ | 0 1 0 1 0 1 0 1 0 | 0 0 0 0 1 1 1 1 | 0 <br> 0 <br> 1 <br> 1 <br> 0 <br> 0 <br> 1 <br> 1 | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |

This instruction will store the one's complement of the value of the designated response store register, rs, into the specified bit column of enabled associative memory. The content of the source response store is not affected, and the original content of the bit column is destroyed.

Format

- Label
- Command
- Argument
- a $\quad \mathrm{ak}$

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{S N}$ | $\underline{r s},\left[\begin{array}{l}\underline{a} \pm \mathrm{k} \\ \underline{r}\end{array}\right]$ |  |

Any valid symbol or blank.
SN

Two entries are required. The first entry is the source; the second entry is the destination. As shown, there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

The source response store register.
Valid entries:
$Y-Y$ response store
M - M response store
' $\mathrm{a}^{\prime}$ may be a constant or a symbol: k is an optional constant modifier. k is legal only when ' a ' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register which may be post-incremented or postdecremented. If this form is used, the response store register, rs, is stored indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FP1+ | Field Pointer 1 with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

Note

Example

The original content of the X response store register is destroyed when this multiple instruction is executed.
$\begin{array}{ccc}\text { TAG } & \text { DF } & 9,4 \\ & \cdot & \cdot \\ & \cdot & \dot{\text { S }}\end{array}$
Before

|  |  | Array |  |
| :---: | :---: | :---: | :---: |
| X | M | Memory |  |
| Col | 9 |  |  |
| 1 | 0 | 0 |  |
| 1 | 0 | 1 |  |
| 0 | 1 | 0 |  |
| 0 | 1 | 1 |  |
| $\cdot$ | $\cdot$ | $\cdot$ |  |
| $\cdot$ | $\cdot$ | $\cdot$ |  |
| 0 | $\cdot$ | $\cdot$ |  |


|  |  | Array |  |
| :---: | :---: | :---: | :---: |
| X | M | Memory |  |
| Col | 9 |  |  |
| d | 0 | 1 |  |
| e | 0 | 1 |  |
| s | l | 0 |  |
| t | l | 0 |  |
| r | $\cdot$ | $\cdot$ |  |
| o | $\cdot$ | $\cdot$ |  |
| y | $\cdot$ | $\cdot$ |  |
| e | $\cdot$ |  |  |
| d |  |  |  |

This instruction will store the one's complement of the value of the Y response store register into the specified bit column of enabled associative memory in all words of associative memory whose $M$ response store bit is set. The content of the $Y$ response store is not affected and the original content of the bit column is destroyed in those words of associative memory whose $M$ response store bit it set.

Format

- Label
- Command
- Argument
-     - Y
-     - $a \pm k$

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{S N M}$ | $\underline{Y}_{2}\left[\frac{\mathrm{a} \pm \mathrm{r}}{\underline{\underline{r}}}\right]$ |  |

Any valid symbol or blank.
SNM

Two entries are required. The first entry is the source; the second entry is the destination. As shown, there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

Required and only valid entry.
'a' may be a constant or a symbol; $k$ is an optional constant modifier. $k$ is legal only when ' $a$ ' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all selected words of enabled associative memory. The value of atk should be $0 \leq a \pm k \leq 255$.

A field pointer register which may be post-incremented or postdecremented. If this form is used, the response store register, $r s$, is stored indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FPl+ | Field Pointer 1 with a post-increment |
| FPl- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

SNM

Note
The original content of the X response store register is destroyed when this multiple instruction is executed.

Example
$\begin{array}{ll}\text { TAG } & \text { DF } \\ & \cdot \\ & \dot{\text { SNM }}\end{array}$
152,40
$\cdot$
$\cdot$
Y, TAG

|  | Before |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | X | Y | M | Array Memory Col. 152 |
|  | - | 0 | 0 | 0 |
|  | - | 0 | 0 | 1 |
|  | - | 0 | 1 | 0 |
|  | - | 0 | 1 | 1 |
|  | - | 1 | 0 | 0 |
| Bits | - | 1 | 0 | 1 |
|  | - | 1 | 1 | 0 |
|  | - | 1 | 1 | 1 |
|  | - | - | - | - |
|  | $\cdot$ | - | $\stackrel{\square}{\square}$ | - |

After

|  |  |  | Array <br> Memory |
| :---: | :---: | :---: | :---: |
| X | Y | M | Col. 152 |
| d | 0 | 0 | 0 |
| e | 0 | 0 | 1 |
| s | 0 | 1 | 1 |
| t | 0 | 1 | 1 |
| r | 1 | 0 | 0 |
| o | 1 | 0 | 1 |
| y | 1 | 1 | 0 |
| e | 1 | 1 | 0 |
| d | $\cdot$ | $\cdot$ | $\cdot$ |
|  | $\cdot$ | $\cdot$ | $\cdot$ |


| SOR | Store Logical Inclusive OR Into Associative Memory <br>  <br> This instruction will logical inclusive OR the contents of the designated |
| :--- | :--- |
|  | response store register, rs, and the bit column of enabled associative |
| memory, and store the resultant value into the bit column. The |  |
| content of the source response store, rs, is not affected, and the |  |
| original content of the bit column is destroyed. |  |

SOR

Note

Example


This instruction will logical inclusive OR the contents of the $Y$ response store register and the designated bit column of enabled associative memory, and store the resultant value into the designated bit column in all words of associative memory whose $M$ response store bit is set. The content of the Y response store is not affected and the original content of the bit column is destroyed in those words of associative memory whose $M$ response store bit is set.

Format

- Label
- Command
- Argument
-     - Y
-     - $a \pm k$

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { SORM }}$ | $\underline{Y}\left[\begin{array}{l}\underline{\mathrm{a}}+\mathrm{k} \\ \underline{r}\end{array}\right]$ |  |

Any valid symbol or blank.
SORM

Two entries are required. The first entry is the source; the second entry is the destination. As shown, there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

Required and only valid entry.
' a ' may be a constant or a symbol; k is an optional constant modifier. $k$ is legal only when ' $a$ ' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all selected words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register which may be post-incremented or postdecremented. If this form is used, the response store register, rs, is stored indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FP1+ | Field Pointer 1 with a post-increment |
| FP1- | Field Pointer l with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

SORM

Note

Example

The original content of the X response store register is destroyed when this multiple instruction is executed.

SORM Y, 200

|  | Before |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | X | Y | M | Array Memory Col 200 |
|  | - | 0 | 0 | 0 |
|  | - | 0 | 0 | 1 |
|  | - | 0 | 1 | 0 |
|  | - | 0 | 1 | 1 |
| 256 | - | 1 | 0 | 0 |
| Bits \{ | - | 1 | 0 | 1 |
|  | - | 1 | 1 | 0 |
|  | - | 1 | 1 | 1 |
|  | - | - | - | - |
|  | - | - | - | $\cdot$ |

After

| X | Y | M | Array <br> Memory <br> Col. 200 |
| :---: | :---: | :---: | :---: |
| d | 0 | 0 | 0 |
| e | 0 | 0 | 1 |
| s | 0 | 1 | 0 |
| t | 0 | 1 | 1 |
| r | 1 | 0 | 0 |
| o | 1 | 0 | 1 |
| y | 1 | 1 | 1 |
| e | 1 | 1 | 1 |
| d | $\cdot$ | $\cdot$ | $\cdot$ |
|  | $\cdot$ | $\cdot$ | $\cdot$ |

SORN

Format

- Label
- Command
- Argument
-     - rs
- $a \pm k$

Store Logical Inclusive OR Complemented Into Associative Memory
This instruction will logical inclusive OR the one's complement of the contents of the designated response store register, rs, with the specified bit column of enabled associative memory, and store the resultant value into the designated bit column of all words. The content of the source response store is not affected, and the original content of the bit column is destroyed.
$\left.\begin{array}{l|c|c|c}\text { Label } & \text { Command } & \text { Argument } & \text { Comment } \\ \hline \text { symbol } & \text { SORN } & \underline{r s},[\underline{a}+k \\ \underline{r}\end{array}\right] \quad 0$

Any valid symbol or blank.
SORN

Two entries are required. The first entry is the source; the second entry is the destination. As shown there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

The source response store register.
Valid entries:
$Y$ - Y response store
$M$ - $M$ response store
' a' may be a constant or a symbol; $k$ is an optional constant modifier. $k$ is legal only when ' $a$ ' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register, which may be post-incremented or postdecremented. If this form is used, the response store register, rs, is stored indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FPl+ | Field Pointer 1 with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

Note

Example

The original content of the X response store register is destroyed when this multiple instruction is executed.


This instruction will logical inclusive OR the one's complement of the contents of the $Y$ response store register with the specified bit column of enabled associative memory. The resultant value is then stored into the designated bit column in all words of associative memory whose $M$ response store bit is set. The content of the Y response store is not affected, and the original content of the bit column is destroyed in those words of associative memory whose $M$ response store bit is set.

Format

- Label
- Command
- Argument
-     - Y
-     - $a \pm k$
-     - r

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{\text { SORNM }}$ | $\underline{Y}:\left[\begin{array}{l}\underline{a} \pm \mathrm{k} \\ \underline{r}\end{array}\right]$ |  |

Any valid symbol or blank.

SORNM

Two entries are required. The first entry is the source; the second entry is the destination. As shown there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

Required and only valid entry.
' ${ }^{\prime}$ ' may be a constant or a symbol; $k$ is an optional constant modifier. $k$ is legal only when ' $a$ ' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all selected words of enabled associative memory. The value of atk should be $0 \leq a \pm k \leq 255$.

A field pointer register, which may be post-incremented or postdecremented. If this form is used, the response store register, rs, is stored indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer l |
| :--- | :--- |
| FP1+ | Field Pointer 1 with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

Note
The original content of the X response store register is destroyed when this multiple instruction is executed.

Example
SORNM Y,0

|  | X | Y | M | Array <br> Memory <br> Col. 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | - | 0 | 0 | 0 |
|  | - | 0 | 0 | 1 |
|  | - | 0 | 1 | 0 |
|  | - | 0 | 1 |  |
| 256 | - | 1 | 0 | 0 |
| Bits ? | - | 1 | 0 | 1 |
|  | - | 1 | 1 | 0 |
|  | - | 1 | 1 | 1 |
|  | - | - | - | - |
|  | - | - | - | - |

After

| X | Y | M | Array <br> Memory <br> Col 0 |
| :---: | :---: | :---: | :---: |
| d | 0 | 0 | 0 |
| e | 0 | 0 | 1 |
| s | 0 | 1 | 1 |
| t | 0 | 1 | 1 |
| r | 1 | 0 | 0 |
| o | 1 | 0 | 1 |
| y | 1 |  | 0 |
| e | 1 | 1 | 1 |
| d | - | - | - |
|  | - | $\stackrel{.}{ }$ | . |

Store Logical AND Into Associative Memory
This instruction will logical AND the contents of the designated response store register, rs, with the specified bit column of enabled associative memory, and store the resultant value into the bit column. The content of the source response store is not affected, and the original content of the bit column is destroyed.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | SAND | $\underline{r s,}\left[\frac{\mathrm{a}}{\mathrm{r}} \mathrm{k}\right.$ |  |
| $\underline{\underline{~ S ~}}]$ |  |  |  |

Any valid symbol or blank.
SAND

Two entries are required. The first entry is the source; the second entry is the destination. As shown, there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

The source response store register.
Valid entries:
Y - Y response store
M - M response store
' ${ }^{\prime}$ ' may be a constant or a symbol ; $k$ is an optional constant modifier. k is legal only when 'a' is present as a symbol. If 'a' was defined as a field via a $D F$ instruction, the most-significant bit position is the value used. This term represents a destination bit position in all words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register, which may be post-incremented or postdecremented. If this form is used, the response store register, rs, is stored indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer 1 |
| :--- | :--- |
| FP1+ | Field Pointer l with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

SAND

Note The original content of the X response store register is destroyed when this multiple instruction is executed.

Example
$\begin{array}{llc}\text { TAG } & \text { DF } & 9,4 \\ & \cdot & \cdot \\ & \dot{\text { SAND }} & \dot{Y}, \text { TAG }\end{array}$
Before
256 $\left\{\begin{array}{|l|l|l|}\hline & & \begin{array}{l}\text { Array } \\
\text { Memory }\end{array} \\
\mathrm{X} & \mathrm{Y} & \text { Column 9 }\end{array}\right.$

| 1 | 0 | 0 |
| :--- | :--- | :--- |
| 1 | 0 | 1 |
| 0 | 1 | 0 |
| 0 | 1 | 1 |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ |

After

| X | Y | Array <br> Memory <br> Column 9 |
| :---: | :---: | :---: |
| d | 0 | 0 |
| e | 0 | 0 |
| s | 1 | 0 |
| t | 1 | 1 |
| r | $\cdot$ | $\cdot$ |
| o | $\cdot$ | $\cdot$ |
| y | $\cdot$ | $\cdot$ |
| e | $\cdot$ |  |
| d |  |  |

Format

- Label
- Command
- Argument
- . Y
- a土k
- $\quad \mathrm{r}$

Store Logical AND Masked Into Associative Memory
This instruction will logical AND the contents of the Y response store register and the specified bit column of enabled associative memory. The resultant value will then be stored into the designated bit column in all words of associative memory whose $M$ response store bit is set. The content of the $Y$ response store is not affected, and the original content of the bit column is destroyed in those words of associative memory whose $M$ response store bit is set.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | SANDM | $\underline{Y}_{\&}\left[\frac{a}{\underline{r}} \pm \mathrm{k}\right]$ |  |

Any valid symbol or blank.

SANDM

Two entries are required. The first entry is the source; the second entry is the destination. As shown, there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

Required and the only valid entry.
'a' may be a constant or a symbol; $k$ is an optional constant modifier. k is legal only when 'a' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all selected words of enabled associative memory. The value of atk should be $0 \leq a \pm k \leq 255$.

A field pointer register which may be post-incremented or postdecremented. If this form is used, the response store register, rs, is stored indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer l |
| :--- | :--- |
| FPl+ | Field Pointer 1 with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

FPl+ Field Pointer 1 with a post-increment
FPl- Field Pointer l with a post-decrement
FP2 Field Pointer 2
FP2+ Field Pointer 2 with a post-increment
FP2- Field Pointer 2 with a post-decrement
FP3 Field Pointer 3
FP3- Field Pointer 3 with a post-decrement

SANDM

Note

Example

The original content of the X response store register is destroyed when this multiple instruction is executed.

$$
\text { SANDM } \quad Y, 10
$$

Before
256 $\left\{\begin{array}{|l|l|l|l|}\hline & & & \begin{array}{l}\text { Array } \\ \text { Memory }\end{array} \\ \mathrm{X} & \mathrm{Y} & \mathrm{M} & \begin{array}{l}\text { Column } 10\end{array} \\ \hline- & 0 & 0 & 0 \\ - & 0 & 0 & 1 \\ - & 0 & 1 & 0 \\ - & 0 & 1 & 1 \\ - & 1 & 0 & 0 \\ - & 1 & 0 & 1 \\ - & 1 & 1 & 0 \\ - & 1 & 1 & 1 \\ - & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & . \\ \hline\end{array}\right.$

After

| X | Y | M | Array <br> Memory <br> Column 10 |
| :--- | :--- | :--- | :--- |
| d | 0 | 0 | 0 |
| e | 0 | 0 | 1 |
| s | 0 | 1 | 0 |
| t | 0 | 1 | 0 |
| r | 1 | 0 | 0 |
| o | 1 | 0 | 1 |
| y | 1 | 1 | 0 |
| e | 1 | 1 | 1 |
| d | $\cdot$ | $\cdot$ | $\cdot$ |
|  | $\cdot$ | $\cdot$ | $\cdot$ |

Format

- Label
- Command
- Argument

Store Logical AND Complemented Into Associative Memory
This instruction will logical AND the one's complement of the contents of the designated response store register, rs, with the specified bit column of enabled associative memory. The resultant value is then stored into the designated bit column in all words of associative memory. The content of the $Y$ response store is not affected and the original content of the bit column is destroyed.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { SANDN }}$ | $\underline{r s,}\left[\frac{a}{\underline{r}}\right]$ |  |

Any valid symbol or blank.
SANDN

Two entries are required. The first entry is the source; the second entry is the destination. As shown, there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

The source response store register.

Valid entries:
$Y$ - Y response store
$M$ - M response store
'a' may be a constant or a symbol; $k$ is an optional constant modifier. $k$ is legal only when 'a' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all words of enabled associative memory. The value of $\mathrm{a} \pm \mathrm{k}$ should be $0 \leq \mathrm{a} \pm \mathrm{k} \leq 255$.

A field pointer register which may be post-incremented or postdecremented. If this form is used, the response store register, $r$, is stored indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer l |
| :--- | :--- |
| FP1+ | Field Pointer 1 with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post-decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

SANDN

Note
The original content of the X response store register is destroyed when this multiple instruction is executed.

Example 1
TAC


| Before |
| :---: |
| 256 |
| Bits $\left\{\begin{array}{\|c\|c\|c\|}\hline \mathrm{X} & \mathrm{Y} & \begin{array}{l}\text { Array } \\ \text { Memory } \\ \text { Column 9 }\end{array} \\ \hline 1 & 0 & 0 \\ 1 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \\ \hline\end{array}\right.$ |

After

| X | Y | Array <br> Memory <br> Column 9 |
| :---: | :---: | :---: |
| d | 0 | 0 |
| e | 0 | 1 |
| s | 1 | 0 |
| t | l | 0 |
| r | $\cdot$ | $\cdot$ |
| o | $\cdot$ | $\cdot$ |
| y | $\cdot$ | $\cdot$ |
| e |  |  |
| d |  |  | This instruction will logical AND the one's complement of the contents of the $Y$ response store register with the specified bit column of enabled associative memory. The resultant value is then stored into the designated bit column in all words of associative memory whose $M$ response store bit is set. The content of the $Y$ response store is not affected, and the original content of the bit column is destroyed in those words of associative memory whose $M$ response store bit is set.

Format

- Label
- Command
- Argument
-     - Y
-     - $\mathrm{a} \pm \mathrm{k}$

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { SANDNM }}$ | $\underline{Y},\left[\begin{array}{l}\underline{a} \pm \mathrm{k} \\ \underline{r}\end{array}\right]$ |  |

Any valid symbol or blank.

SANDNM

Two entries are required. The first entry is the source; the second entry is the destination. As shown, there are two distinct ways of specifying the destination bit column. The brackets are not a part of the argument field terms.

Required and only valid entry.
' $a^{\prime}$ may be a constant or a symbol; $k$ is an optional constant modifier. k is legal only when 'a' is present as a symbol. If 'a' was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a destination bit position in all selected words of enabled associative memory. The value of $a \pm k$ should be $0 \leq a \pm k \leq 255$.

A field pointer register, which may be post-incremented or postdecremented. If this form is used, the response store register, rs, is loaded indirectly through this register. This register contains the address of the destination bit column.

Valid entries:

| FP1 | Field Pointer l |
| :--- | :--- |
| FP1+ | Field Pointer l with a post-increment |
| FP1- | Field Pointer 1 with a post-decrement |
| FP2 | Field Pointer 2 |
| FP2+ | Field Pointer 2 with a post-increment |
| FP2- | Field Pointer 2 with a post decrement |
| FP3 | Field Pointer 3 |
| FP3+ | Field Pointer 3 with a post-increment |
| FP3- | Field Pointer 3 with a post-decrement |

Note

Example

The original content of the X response store register is destroyed when this multiple instruction is executed.

> SANDMN $Y, 0$
> $\underline{\text { Before }}$

|  | X | Y | M | Array Memory Column 0 |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 0 |
|  | - | 0 | 0 | 1 |
|  | - | 0 | 1 | 0 |
|  | - | 0 | 1 | 1 |
|  | - | 1 | 0 | 0 |
| Bits \{ | - | 1 | 0 | 1 |
|  | - | 1 | 1 | 0 |
|  | - | 1 | 1 | 1 |
|  | - | - | - | - |
|  | - | - | $\stackrel{.}{-}$ | - |


| X | Y | M | Array <br> Memory <br> Column 0 |
| :---: | :---: | :---: | :---: |
| d | 0 | 0 | 0 |
| e | 0 | 0 | 1 |
| s | 0 | 1 | 0 |
| t | 0 | 1 | 1 |
| r | 1 | 0 | 0 |
| o | 1 | 0 | 1 |
| y | 1 | 1 | 0 |
| e | 1 | 1 | 0 |
| d | $\cdot$ | $\cdot$ | $\cdot$ |
|  | $\cdot$ | $\cdot$ | $\cdot$ |

This instruction will store a Common register field, $\mathrm{a}_{1}$, into a field, $a_{2}$, of all words of enabled associative memory whose $M$ response store bit is set.

- Label
- Command
- Argument
-     - $a_{1}, a_{2}$

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{S C}$ | $\underline{a}_{1}, \underline{a}_{2}$ |  |

Any valid symbol or blank.

SC

Two entries are required. The first entry is the source, a field in the Common register; the second entry is the destination, a field in words of associative memory.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form

$$
\mathrm{b} \pm \mathrm{i}
$$

where $b$ must be a symbol, and $i$ is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-mignificant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

## SC

Note 1

Note 2

Note 3

If the Common register field length is less than the associative memory field length, a $W$ (warning flag) is noted on the listing. In this case, the Common register field will be stored right justified into the associative memory field.

If the Common register field length is greater than the associative memory field length, a $T$ (truncation flag) is noted on the listing. In this case, the most significant bits of the Common register field are truncated.

The content of the $X$ response store register is destroyed. Also, the following field definition registers are used: FPl, FP2, and FLl.

Example
$S C \quad(0,3),(10,3)$

After Execution

|  | After Execution |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 256 \\ & \text { Bits } \end{aligned}\{$ | M | Array Memory Bit Column |  |  |
|  |  | 10 | 11 | 12 |
|  | 1 | 1 | 0 | 1 |
|  | 1 | 1 | 0 | 1 |
|  | 1 | 1 | 0 | 1 |
|  | 0 |  | han | d |
|  | 0 |  | han |  |
|  | 1 | 1 | 0 | 1 |
|  | 1 | 1 | 0 | 1 |
|  | - | - | - | - |
|  | - | - | - | - |
|  |  | - | - | - |

Common Register


This instruction will store a Common register field, $a_{1}$, into a field, $a_{2}$, of one word of associative memory whose address is in the link pointer (FP1, FP2). All other words in the associative memory remain unchanged.

Format

- Label
- Command
- Argument
- $a_{1}, a_{2}$

Note 1

Note 2

Note 3

Note 4

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { SCW }}$ | $\underline{\mathrm{a}}_{1}, \mathrm{a}_{2}$ |  |

Any valid symbol or blank.
SCW
Two entries are required. The first entry is the source, a field in the Common register; the second entry is the destination, a field in a word of associative memory.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form
$b \pm i$
where $b$ must be a symbol, and is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form
(b,i) $\pm \mathrm{j}$
where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

The link pointer (FP1 and FP2 registers) must be loaded with the address of the particular word of associative memory prior to execution of the instruction. Loading the link pointer is generally accomplished by the use of the FIND, STEP, or RESVFST instruction.

If the Common register field length is less than the associative memory field length, a $W$ (warning flag) is noted on the listing. In this case, the Common register field will be stored right justified into the associative memory field.

If the Common register field length is greater than the associative memory field length, a $T$ (truncation flag)is noted on the listing. In this case, the most significant bits of the Common register field are truncated.

The content of the X response store register is destroyed. The content of the Y response store register will be destroyed if field-alignment shifting is required.

SCW

Example
FIND


These associative instructions allow the programmer to search for a particular set of conditions in associative memory. All instructions dealing with response store registers and/or associative memories affect only those associative array memory modules enabled via the Array Select register. The response store registers and associative array memory modules disabled via the Array Select register remain unchanged. Except for MAXF and MINF, the most-significant bit of all fields is considered to be the sign bit. .

| Mnemonic | Instructions |
| :--- | :--- |
| FIND | Find the First Bit Set in Y Response Store |
| STEP | Step to First Y Set and Clear It |
| RESVFST | Step to First Y Set and Clear All Others |
| EQC | Equal to Common Register Field |
| EQF | Equal Fields |
| NEC | Not Equal To Common Register Field |
| NEF | Not Equal Fields |
| GTC | Greater Than Common Register Field |
| GTF | Greater Than Fields |
| GEC | Greater Than or Equal To Common Register Field |
| GEF | Greater Than or Equal Fields |
| LTC | Less Than Common Register Field |
| LTF | Less Than Fields |
| LEC | Less Than or Equal Common Register Field |
| LEF | Less Than or Equal Fields |
| MAXF | Maximum Fields |
| MINF | Minimum Fields |

FIND

Format

- Label
- Command
- Argument

STEP

Format

- Label
- Command
- Argument

Find the First Bit Set in Y Response Store
The instruction loads FPl with the array address of the first array module containing a $Y$ response store register bit set to one. FP 2 is then loaded with the bit address of the first $Y$ response store register bit set to one.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | FIND |  |  |

FIND

No entries required.

Step to First Y Set and Clear It
This instruction loads FPl with the array address of the first array module containing a $Y$ response store register bit set to one. FP2 is then loaded with the bit address of the first $Y$ response store register bit set to one. This selected first bit will than be cleared to zero.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | STEP |  |  |

Any valid symbol or blank.

STEP

No entries required.

## Step to First Y Set and Clear All Others

This instruction loads FPl with the array address of the first array module containing a $Y$ response store register bit set to one. $F P 2$ is then loaded with the bit address of the first $Y$ response store register bit set to one. This selected first bit will remain set to one, but all other bits in the $Y$ response store register are cleared to zero.

Format

- Label
- Command
- Argument

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | RESVFST |  |  |

Any valid symbol or blank.

RESVFST

No entries required.

For the field $a_{1}$ in each word of associative memory, this instruction will set the corresponding $Y$ response store register bit if, and only if, the following is true:

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The $M$ response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field $a_{1}$ is equal to Common register field $a_{2}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | EQC | $\underline{a}_{1}$, a $_{2}$ |  |

Any valid symbol or blank.

- Command

EQC

- Argument
- ${ }^{a_{1}}, a_{2}$


## Note

 memory; the second entry, $a_{2}$, is a field in the Common register. The lengths of the fields must be equal and greater than one.There are two ways of denoting a field expression.

1) $a_{1}$ or $a_{2}$ may be in the form
$b \pm i$
where $b$ must be a symbol, and is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous $D F$ instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field. Register values after the search:

1) FLl - Zero
2) FPl - Address of the most-significant bit of $\mathrm{a}_{2}$.
3) FP3 - Address of the most-significant bit of $a_{1}$.

This instruction will set the Y response store register bit for each word of associative memory if, and only if, the following is true:

## Conditions

Format

- Label
- Command
- Argument
- $-a_{1}, a_{2}$

Note
Register values after search:

1) FLl - Zero
2) FPl - Address of the most-significant bit of $a_{2}$.
3) FP3 - Address of the most-significant bit of a ${ }_{1}$.

The X response store register is utilized.

For the field $a_{1}$ in each word of associative memory, this instruction will set the corresponding $Y$ response store register bit if, and only if, the following is true:

Conditions

Format

- Label
- Command
- Argument
- $a_{1}, a_{2}$

Note

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The $M$ response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field a is not equal to Common register field $a_{2}$.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{\text { NEC }}$ | $\underline{a}_{1, \mathrm{a}}^{2}$ |  |

Any valid symbol or blank.

NEC

Two entries are required. The first entry, $a_{1}$, is a field in associative memory; the second entry, $a_{2}$, is a field in the Common register. The lengths of the fields must be equal and greater than one.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form

$$
b \pm i
$$

where $b$ must be a symbol, and is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

Register values after the search:

1) FLI - Zero
2) $F P 1$ - Address of the most significant bit of $a_{2}$.
3) FP3 - Address of the most significant bit of $a_{1}$.

This instruction will set the $Y$ response store register bit for each word of associative memory if, and only if, the following is true:

## Conditions

Format

- Label
- Command
- Argument
$-a_{1}, a_{2}$

Note

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The M response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field $a_{1}$ of word ${ }_{i}$ is not equal to array field $a_{2}$ of word ${ }_{i}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | NEF | $\underline{a}_{1, \mathrm{a}}^{2}$ |  |

Any valid symbol or blank.

NEF

Two entries are required. Both entries represent fields in associative memory that are compared with each other. The lengths of the fields must be equal and greater than one.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form b $\pm \mathrm{i}$
where $b$ must be a symbol, and $i$ is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous $D F$ instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

Register values after search:

1) FLl - Zero
2) FPl - Address of the most-significant bit of $\mathrm{a}_{2}$.
3) FP3 - Address of the most-significant bit of $a_{1}$.

The X response store register is utilized.

For the field $a_{1}$ in each word of associative memory, this instruction will set the corresponding $Y$ response store register bit if, and only if, the following is true:

Conditions

Format

- Label
- Command
- Argument
- $\cdot a_{1}, a_{2}$

Note

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The $M$ response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field $a_{1}$ is greater than Common register field $\mathrm{a}_{2}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { GTC }}$ | $\underline{a}_{1} \underline{a}_{2}$ |  |

Any valid symbol or blank.

GTC

Two entries are required. The first entry, $\mathrm{a}_{1}$, is a field in associative memory; the second entry, $a_{2}$, is a field in the Common register. The lengths of the fields must be equal and greater than one.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form
$\mathrm{b} \pm \mathrm{i}$
where $b$ must be a symbol, and is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form
(b, i) $\pm \mathrm{j}$
where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If b was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

Register values after the search:

1) FLl - Zero
2) FPl - Address of the most-significant bit of a ${ }_{2}$.
3) FP3 - Address of the most-significant bit of a ${ }_{1}$.

This instruction will set the $Y$ response store register bit for each word of associative memory if, and only if, the following is true:

1) The particular array is enabled in the Array Select register so it may
participate in the search.
2) The $M$ response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field a ${ }_{1}$ of word $_{i}$ is greater than array field $a_{2}$ of word ${ }_{i}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | GTF | $\underline{a}_{1}, \mathrm{a} 2$ |  |

Any valid symbol or blank.

- Command
- Argument
- $a_{1}, a_{2}$

Note
Register values after search:

1) FLl - Zero
2) FPl - Address of the most-significant bit of $a_{2}$.
3) FP3 - Address of the most-significant bit of $a_{1}$.

The X response store register is utilized.

For the field $a_{1}$ in each word of associative memory, this instruction will set the corresponding $Y$ response store register bit if, and only if, the following is true:

Conditions

Format

- Label
- Command
- Argument
- $a_{1}, a_{2}$

Note

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The $M$ response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field $a_{1}$ is greater than or equal to Common register field $\mathrm{a}_{2}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { GEC }}$ | $\underline{a}_{1}, \mathrm{a}_{2}$ |  |

Any valid symbol or blank.

GEC

Two entries are required. The first entry, $a_{1}$, is a field in associative memory; the second entry, $a_{2}$, is a field in the Common register. The lengths of the fields must be equal and greater than one.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form $b \pm i$
where $b$ must be a symbol, and $i$ is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If b was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

Register values after the search:

1) FLl - Zero
2) FPI - Address of the most-significant bit of $a_{2}$.
3) FP3 - Address of the most-significant bit of $a_{1}$.

GEF

Format

- Label
- Command
- Argument
- $\cdot a_{1}, a_{2}$

Note

Greater Than or Equal Fields
This instruction will set the Y response store register bit for each word of associative memory if, and only if, the following is true:

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The M response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field $a_{1}$ of word ${ }_{i}$ is greater than or equal to array field $a_{2}$ of word ${ }_{i}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | GEF | $\underline{a}_{1}, a_{2}$ |  |

Any valid symbol or blank.

GEF

Two entries are required. Both entries represent fields in associative memory that are compared with each other. The lengths of the fields must be equal and greater than one.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form $\mathrm{b} \pm \mathrm{i}$
where $b$ must be a symbol, and is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If b was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

Register values after search:

1) FLl - Zero
2) FPl - Address of the most-significant bit of $\mathrm{a}_{2}$.
3) FP3 - Address of the most-significant bit of $a_{1}$.

The X response store register is utilized.

For the field $a_{1}$ in each word of associative memory, this instruction will set the corresponding $Y$ response store register bit if, and only if, the following is true:

Conditions

Format

- Label
- Command
- Argument
- $-a_{1}, a_{2}$

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The $M$ response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field ${ }_{1}$ is less than Common register field $\mathrm{a}_{2}$.


Any valid symbol or blank.

LTC

Two entries are required. The first entry, $a_{1}$, is a field in associative memory; the second entry, $a_{2}$, is a field in the Common register. The lengths of the fields must be equal and greater than one.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form
$\mathrm{b} \pm \mathrm{i}$
where $b$ must be a symbol, and $i$ is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) ${ }^{\mathrm{a}}{ }_{1}$ or $\mathrm{a}_{2}$ may be in the form
(b,i) $\pm \mathrm{j}$
where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

Note

Register values after the search:

1) FLl - Zero
2) FPl - Address of the most-significant bit of $a_{2}$.
3) FP3 - Address of the most-significant bit of $a_{1}$.

This instruction will set the $Y$ response store register bit for each word of associative memory if, and only if, the following is true:

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The $M$ response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field $a_{1}$ of word ${ }_{i}$ is less than array field $a_{2}$ of word. $_{i}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | LTF | $\underline{a}_{1}, \underline{a}_{2}$ |  |

Any valid symbol or blank.

LTF

Two entries are required. Both entries represent fields in associative memory that are compared with each other. The lengths of the fields must be equal and greater than one.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form

$$
b \pm i
$$

where $b$ must be a symbol, and i is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form
(b,i) $\pm \mathrm{j}$
where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

Note

Register values after search:

1) FLl - Zero
2) FPl - Address of the most-significant bit of $a_{2}$.
3) FP3 - Address of the most-significant bit of $a_{1}$.

For the field $a_{1}$ in each word of associative memory, this instruction will set the corresponding $Y$ response store register bit if, and only if, the following is true:

Conditions

Format

- Label
- Command
- Argument
- $\cdot a_{1}, a_{2}$

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The $M$ response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field $a_{1}$ is less than or equal to Common register field $\mathrm{a}_{2}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { LEC }}$ | $\underline{\mathrm{a}}_{1}, \underline{\mathrm{a}}_{2}$ |  |

Any valid symbol or blank.

LEC

Two entries are required. The first entry, $a_{1}$, is a field in associative memory; the second entry, $a_{2}$, is a field in the Common register. The lengths of the fields must be equal and greater than one.

There are two ways of denoting a field expression:

1) $\mathrm{a}_{1}$ or $\mathrm{a}_{2}$ may be in the form

$$
b \pm i
$$

where $b$ must be a symbol, and i is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If b was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. j is an optional constant, modifying only the most-significant bit position of the field.

Note
Register values after the search:

1) FLl - Zero
2) FPl - Address of the most-significant bit of $\mathrm{a}_{2}$.
3) FP3 - Address of the most-significant bit of $a_{1}$.

This instruction will set the $Y$ response store register bit for each word of associative memory if, and only if, the following is true:

Conditions

Format

- Label
- Command
- Argument


## - $-a_{1}, a_{2}$

Note

1) The particular array is enabled in the Array Select register so it may participate in the search.
2) The $M$ response store register bit is set for the particular word participating in the search.
3) The search criteria is met; array field $a_{1}$ of word $_{i}$ is less than or equal to array field $a_{2}$ of word ${ }_{i}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { LEF }}$ | $\underline{\mathrm{a}}_{1}, \mathrm{a}_{2}$ |  |

Any valid symbol or blank.

## LEF

Two entries are required. Both entries represent fields in associative memory that are compared with each other. The lengths of the fields must be equal and greater than one.

There are two ways of denoting a field expression:

1) $\mathrm{a}_{1}$ or $\mathrm{a}_{2}$ may be in the form

$$
\mathrm{b} \pm \mathrm{i}
$$

where b must be a symbol, and i is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $\mathrm{a}_{1}$ or $\mathrm{a}_{2}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

Register values after search :

1) FLl - Zero
2) FPl - Address of the most-significant bit of $a_{2}$.
3) FP3 - Address of the most-significant bit of $\mathrm{a}_{1}$.

The X response store register is utilized.

MAXF

Format

- Label
- Command
- Argument
-     - a

Note

1) FLl - Zero
2) FP3 - Address of the least-significant bit of 'a'.

The X response store register is utilized.

- Label
- Command

MINF

One entry is required.

There are two ways of denoting a field expression:

1) 'a' may be in the form
$\mathrm{b} \pm \mathrm{i}$
where $b$ must be a symbol, and $i$ is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memroy. The optional constant modifier, i, modifies only the most-significant bit position.
2) 'a' may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the most significant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $\mathbf{j}$ is an optional constant, modifying only the most-significant bit position of the field.

Note
Register values after the search:

1) FLl-Zero
2) FP3 - Address of the least-significant bit of 'a'.

The X response store register is utilized.

This group of associative instructions allows the programmer to move an array memory field to another array memory field within the same word of associative memory.

This group of instructions will operate only on those associative array memory modules (including response store registers) enabled via the Array Select register. Also, only those words within enabled associative array memory modules whose $M$ response store register bit is set will participate in the execution of the instructions in this group. The most significant bit of all fields is considered to be the sign bit.

| Mnemonic | Instructions |
| :--- | :--- |
| MVF | Move Field |
| MVCF | Move the One's Complement of a Field |
| MVNF | Move the Negative of a Field |
| MVAF | Move the Absolute Value of a Field |
| INCF | Move Field with Increment |
| DECF | Move Field with Decrement |

MVF
Format

- Label
- Command
- Argument
- $a_{1}, a_{2}$

This instruction will move the contents of field $\mathrm{a}_{1}$ into field $\mathrm{a}_{2}$ within the same word for each word of enabled associative memory whose M response store bit is set. The content of the source field is not affected unless overlaid by the destination field. The original content of the destination field is destroyed.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { MVF }}$ | $\underline{\text { a }} 1, \underline{a} 2$ |  |

Any valid symbol or blank.
MVF

Two entries are required. The first entry is the source; the second entry is the destination. Both entries represent fields within the same word of associative memory.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form
b $\pm \mathrm{i}$
where $b$ must be a symbol, and is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

The X response store, FP1, FP3, and FLl registers are used by this instruction.

MVF

Example
MVF
$(2,3),(10,3)$


After

| $M$ | Array Memory <br> Bit Column |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2 | 3 | 4 | 10 | 11 | 12 |
|  | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | . | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | . | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | . | $\cdot$ | $\cdot$ |

MVCF

Format

- Label
- Command
- Argument
- $a_{1}, a_{2}$

Note

Move the One's Complement of a Field
This instruction will move the one's complement of the contents of field $a_{1}$ into field $a_{2}$ within the same word for each word of enabled associative memory whose $M$ response store bit is set. The content of the source field is not affected unless overlaid by the destination field. The original content of the destination field is destroyed.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | MVCF | $\underline{a} 1, \mathrm{a} 2$ |  |

Any valid symbol or blank.

MVCF

Two entries are required. The first entry is the source; the second entry is the destination. Both entries represent fields within the same word of associative memory.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form
$b \pm$ i
where $b$ must be a symbol, and is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form
$(b, i) \pm j$
where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

The X response store, FP1, FP3, and FLl registers are used by this instruction.

MVCF

Example
MVCF
$(2,3),(20,3)$

|  | After Execution |  |  |
| :---: | :---: | :---: | :---: |
|  | M | Array Memory <br> Bit Column |  |
|  |  | 234 | $20 \quad 21 \quad 22$ |
|  | 1 | 000 | 11 |
|  | 1 | 0 0 1 | 1 l |
|  | 1 | 0110 | 10 |
| 256 | 1 | $\begin{array}{lll}0 & 1 & 1\end{array}$ | 100 |
| Bits | 1 | 100 | $\begin{array}{lll}0 & 1 & 1\end{array}$ |
|  | 1 | 101 | 0 1 10 |
|  | 1 | $\begin{array}{lll}1 & 1 & 0\end{array}$ | 0 0 1 |
|  | 1 | $\begin{array}{lll}1 & 1 & 1\end{array}$ | $0 \quad 0$ |

Format

Label

- Command
- Argument
$-a_{1}, a_{2}$

Note

Move the Negative of a Field
This instruction will move the two's complement of the contents of field $a_{1}$ into field $a_{2}$ within the same word for each word of enabled associative memory whose $M$ response store bit is set. The content of the source field is not affected unless overlaid by the destination field. The original content of the destination field is destroyed.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | MVNF | a $1, \mathrm{a} 2$ |  |

Any valid symbol or blank.

MVNF

Two entries are required. The first entry is the source; the second entry is the destination. Both entries represent fields within the same word of associative memory.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form $\mathrm{b} \pm \mathrm{i}$
where $b$ must be a symbol, and $i$ is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $\mathbf{j}$ is an optional constant, modifying only the most-significant bit position of the field.

The X response store, Y response store, FP1, EP3, and FLl registers are used by this instruction.

## MVNF

## Example

MVNF $\quad(5,3),(15,3)$

After Execution


* An overflow condition is set in the response store registers.

MVAF

Format

- Label
- Command
- Argument
- $-a_{1}, a_{2}$

Note

Move the Absolute Value of a Field
This instruction will move the absolute value of the contents of field $a_{1}$ into field $a_{2}$ within the same word for each word of enabled associative memory whose $M$ response store bit is set. The content of the source field is not affected unless overlaid by the destination field. The original content of the destination field is destroyed.


Any valid symbol or blank.

MVAF

Two entries are required. The first entry is the source; the second entry is the destination. Both entries represent fields within the same word of associative memory.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form
$b \pm i$
where b must be a symbol, and is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, $i$, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

The X response store, Y response store, FPl, FP3, and FLl registers are used by this instruction.

MVAF

## Example

MVAF
$(2,3),(10,3)$

After Execution


* An overflow condition is set in the response store registers.

INCF

Format

- Label
- Command
- Argument


## - $a_{1}, a_{2}$

Note

## Move Field with Increment

This instruction will add one to the value of field $a_{1}$ and store the incremented value into field $a_{2}$ within the same word for each word of enabled associative memory whose $M$ response store bit is set. The content of the source field is not affected unless overlaid by the destination field. The original content of the destination field is destroyed.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { INCF }}$ | $\underline{\mathrm{a}}_{1}, \mathrm{a}_{2}$ |  |

Any valid symbol or blank.
INCF

Two entries are required. The first entry is the source; the second entry is the destination. Both entries represent fields within the same word of associative memory.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form

## b $\pm i$

where $b$ must be a symbol, and $i$ is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $\mathbf{j}$ is an optional constant, modifying only the most-significant bit position of the field.

X response store, Y response store, FL1, FP2, FP3, and R0 registers are used by this instruction.

## INCF

Example
INCF
$(2,3),(10,3)$

After Execution

|  | M | Array Memory Bit Column |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 234 | 10 | 1112 |
|  | 1 | $0 \quad 00$ | 0 | 01 |
|  | 1 | $\begin{array}{lll}0 & 0 & 1\end{array}$ | 0 | 10 |
|  | 1 | $\begin{array}{lll}0 & 1 & 0\end{array}$ | 0 | 11 |
|  | 1 | $\begin{array}{llll}0 & 1 & 1\end{array}$ | 1 | 0 0* |
| 256 | 1 | 100 | 1 | 01 |
| Bits ? | 1 | $1{ }_{1} 0$ | 1 | 10 |
|  | 1 | $\begin{array}{lll}1 & 1 & 0\end{array}$ | 1 | 11 |
|  | 1 | $\begin{array}{lll}1 & 1 & 1\end{array}$ | 0 | 00 |
|  | - | - |  |  |
|  | - | - |  |  |
|  | - | - |  |  |

* An overflow condition is set in the response store registers.

DECF

Format

- Label
- Command
- Argument
- ${ }^{a_{1}}, a_{2}$

Move Field with Decrement
This instruction will subtract one from the value of field $a_{1}$ and store the decremented value into field $a_{2}$ within the same word for each word of enabled associative memory whose $M$ response store bit is set. The content of the source field is not affected unless overlaid by the destination field. The original content of the destination field is destroyed.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| sybmol | $\underline{\text { DECF }}$ | $\underline{a} 1, \frac{a}{2}$ |  |

Any valid symbol or blank.
DECF

Two entries are required. The first entry is the source; the second entry is the destination. Both entries represent fields within the same word of associative memory.

There are two ways of denoting a field expression:

1) $a_{1}$ or $a_{2}$ may be in the form
$b \pm i$
where b must be a symbol, and is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}$ or $a_{2}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous $D F$ instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

Note

X response store, $Y$ response store, FL1, FP2, FP3, and R0 registers are used by this instruction.

## DECF

Example
DECF
$(2,3),(10,3)$


* An overflow condition is set in the response store registers.

This group of associative instructions allows the programmer to perform arithmetic operations between associative memory fields, and between a Common register field with an associative memory field.

This group of instructions will operate only on those associative array memory modules (including response store registers) enabled via the Array Select register. Also, only those words within enabled associative array memory modules whose $M$ response store register bit is set will participate in the execution of the instructions in this group. The most significant bit of all fields is considered to be the sign bit.

Mnemonic
ADC
ADF
SBC
SBF
MPC
MPF
DVF

Instructions
Add Common Register to Field
Add Field to Field
Subtract Common Register from Field
Subtract Field from Field
Multiply Field by Common Register Multiply Field by Field
Divide Field by Field

This instruction will add field $a_{2}$ of the Common register (addend) to field $a_{1}$ of word $_{i}$ in associative memory (augend) and then store the resultant sum into field $a_{3}$ of wordi. Only those words of associative memory whose $M$ response store bit is set will participate in this instruction. The original content of the addend field $a_{2}$ is undisturbed. The content of the augend field $a_{1}$ will be undisturbed unless the sum field $a_{3}$ overlays it.

Format

- Label
- Command
- Argument

Note

Any valid symbol or blank.

ADC

Three entries are required. The first entry represents the augend and is a field in associative memory. The second entry is the addend and is a field in the Common register. These two fields are added together and the sum is stored into the third entry, a field in associative memory.

There are two ways of denoting a field expression:

1) $a_{1}, a_{2}$, or $a_{3}$ may be in the form $\mathrm{b} \pm \mathrm{i}$
where $b$ must be a symbol, and $i$ is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-significant bit position of the field.
2) $a_{1}, a_{2}$, or $a_{3}$ may be in the form
(b, i) $\pm j$
where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. j is an optional constant, modifying only the most-significant bit position of the field.

X response store, Y response store, FL1, FPl, FP2, FP3, and R0 registers are used by this instruction.

ADC

Example
$\operatorname{ADC}(0,3),(5,3),(11,3)$

After Execution

|  | M | Array Memory <br> Bit Column |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{llll}0 & 1\end{array}$ | 11 | 12 | 13 |
|  | 1 | 000 | 0 | 0 | 1 |
|  | 1 | 010 | 0 | 1 | 1 |
|  | 1 | 100 | 1 | 0 | 1 |
|  | 1 | 110 | 1 | 1 | 1 |
| $\begin{aligned} & 256 \\ & \text { Words } \end{aligned}\{$ | 1 | 0 l 1 | 1 | 0 | 0* |
|  | 1 | $1 \begin{array}{lll}1 & 0 & 1\end{array}$ | 1 | 1 | 0 |
|  | 1 | $\begin{array}{lll}1 & 1\end{array}$ | 0 | 0 | 0 |
|  | - | - $\cdot$ | - | - | - |
|  | $\cdot$ | $\cdots \cdot$. | $\stackrel{\square}{-}$ |  | $\stackrel{.}{ }$ |

*An overflow condition will be set in the response store registers.

Common Register


This instruction will add field $a_{1}$ of word ${ }_{i}$ to field $a_{2}$ of word ${ }_{i}$ and store the resultant sum into field $a_{3}$ of word ${ }_{i}$. Only those words of associative memory whose $M$ response store bit is set will participate in this instruction The original content of the source fields $a_{1}$ and $a_{2}$ will remain undisturbed unless overlaid by the sum field $a_{3}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :--- | :--- |
| symbol | ADF | $\underline{a}_{1} L_{2} 2^{\mathrm{a}} 3$ |  |

- Label
- Command
- Argument
- $a_{1}, a_{2}, a_{3}$

Any valid symbol or blank.

ADF

Three entries are required. Each represents a field in associative memory. The first field $a_{1}$ represents the augend; the second field $a_{2}$ represents the addend; and the third field $a_{3}$ represents the sum.

There are two ways of denoting a field expression:

1) $\quad a_{1}, a_{2}$, or $a_{3}$ may be in the form
$\mathrm{b} \pm \mathrm{i}$
where $b$ must be a symbol, and $i$ is an optional constant modifier. b should have been previously defined in a DF instruction, b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}, a_{2}$, or $a_{3}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. j is an optional constant, mofifying only the most-significant bit position of the field.

Note
X response store, Y response store, FL1, FP1, FP2, FP3, and R0 registers are used by this instruction.

ADF

Example
$\operatorname{ADF}(0,3),(5,3),(10,3)$

After Execution

|  |  | Array Memory <br> Bit Column |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | M | 012 | 5667 | 10 | 11 | 12 |
|  | 1 | 000 | 000 | 0 | 0 | 0 |
|  | 1 | 0110 | 0 0 1 | 0 | 1 | 1 |
|  | 1 | 100 | 0 1 1 0 | 1 | 1 | 0 |
| 256 | 1 | 110 | $\begin{array}{lll}0 & 1 & 1\end{array}$ | 0 | 0 | 1 |
| Words | 1 | $0 \quad 01$ | 100 | 1 | 0 | 1 |
|  | 1 | $\begin{array}{llll}0 & 1 & 1\end{array}$ | $1 \begin{array}{lll}1 & 0 & 1\end{array}$ | 0 | 0 | 0 |
|  | 1 | 101 | $1 \begin{array}{lll}1 & 1 & 0\end{array}$ | 0 | 1 | 1* |
|  | 1 | 111 | $\begin{array}{lll}1 & 1 & 1\end{array}$ | 1 | 1 | 0 |

* An overflow condition will be set in the response store registers.

This instruction will subtract field $a_{2}$ of the Common register (subtrahend) from field $a_{1}$ of word $_{i}$ in associative memory (minuend) and then store the resultant difference into field $a_{3}$ of word . Only those words of associative $^{\text {. O }}$ memory whose $M$ response store bit is set will participate in this instruction. The origianl content of the Common register field is undisturbed. The content of field $a_{1}$ will be undisturbed unless the difference field $a_{3}$ overlays it.

Format

- Label
- Command
- Argument
- $\cdot a_{1}, a_{2}, a_{3}$

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{S B C}$ | a $_{12} \underline{a}_{2}, \underline{a}_{3}$ |  |

Any valid symbol or blank.

SBC

Three entries are required. The first entry represents a field in associative memory and is the minuend. The second entry represents a field in the Common register and is the subtrahend. The third entry represents a field in associative memory and is the difference of the minuend minus the subtrahend.

There are two ways of denoting a field expression:

1) $a_{1}, a_{2}$, or $a_{3}$ may be in the form
$b \pm i$
where $b$ must be a symbol, and $i$ is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}, a_{2}$, or $a_{3}$ may be in the form ( $\mathrm{b}, \mathrm{i}$ ) $\pm \mathrm{j}$
where b may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. j is an optional constant, modifying only the most-significant bit position of the field.

Note
X response store, Y response store, FL1, FP1, FP2, FP3, and R0 registers are used by this instruction.

## Example

 SBC $\quad(5,3),(8,3),(11,3)$After Execution

*An overflow condition will be set in the response store registers.

## Common Register



This instruction will subtract field $a_{2}$ of word ${ }_{i}$ from field $a_{1}$ of word ${ }_{i}$ and store the resultant difference into field $a_{3}$ of word ${ }_{i}$. Only those words of associative memory whose $M$ response store bit is set will participate in this instruction. The original content of the source fields $a_{1}$ and $a_{2}$ will remain undisturbed unless overlaid by the difference field $a_{3}$.

- Label
- Command
- Argument


## - $a_{1}, a_{2}, a_{3}$

Note

| Label | Command | Argument | Comment |
| :---: | :---: | :---: | :---: |
| symbol | $\underline{S B F}$ | $\underline{a}_{1}, \underline{a}_{2}, \frac{a}{3}$ |  |

Any valid symbol or blank.

SBF

Three entries are required. Each entry represents a field in associative memory. The first field, ${ }_{1}$, represents the minuend; the second field, ${ }_{2}$, represents the subtrahend; and the third field, $a_{3}$, represents the difference.

There are two ways of denoting a field expression:

1) $\quad a_{1}, a_{2}$, or $a_{3}$ may be in the form $b \pm i$
where $b$ must be a symbol, and i is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}, a_{2}$, or $a_{3}$ may be in the form

$$
(b, i) \pm j
$$

where b may be a constant or a symbol and represents the mostsignificant bit position of $a$ field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

X response store, Y response store, FL1, FP1, FP2, FP3, and R0 registers are used by this instruction.

SBF

Example
$\operatorname{SBF} \quad(5,3),(8,3),(11,3)$

After Execution

*An overflow condition will be set in the response store registers.

This instruction will multiply associative memory field $a_{1}$ of word ${ }_{i}$ (multiplicand) by field $a_{2}$ of the Common register (multiplier) and store the product into associative memory field $a_{3}$ of word ${ }_{i}$. Only those words in associative memory whose $M$ response store bit is set will participate in the multiplication. The original content of the multiplier field $a_{2}$ and the multiplicand field is undisturbed i. e., the product field $a_{3}$ must not overlay the multiplicand field $a_{1}$.

## Format

- Label
- Command
- Argument
$-a_{1}, a_{2}, a_{3}$

Note

Any valid symbol or blank.

MPC

Three entries are required. The first entry represents a field in associative memory and is the multiplicand. The second entry represents a field in the Common register and is the multiplier. The third entry represents a field in associative memory and is the product. The product field width must equal the sum of the multiplier and multiplicand field widths.

There are two ways of denoting a field expression:

1) $\quad a_{1}, a_{2}$, or $a_{3}$ may be in the form $b \pm i$
where $b$ must be a symbol, and i is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}, a_{2}$, or $a_{3}$ may be in the form

$$
(b, i) \pm j
$$

where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

X response store, Y response store, FLl, FPl, FP2, FP3, FL2, FPE, and RO registers are used by this instruction.

MPC

Example
$\operatorname{MPC}(0,3),(5,3),(8,6)$

After Execution

| . | M | Array Memory Bit Column |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 1 |  | 8 | 9 | 10 | 11 | 12 | 13 |
|  | 1 |  |  | 0 |  | 0 | 0 | 0 | 0 | 1 | 0 |
|  | 1 |  | 1 | 1 |  | 0 | 0 | 0 | 1 | 0 | 0 |
|  | 1 |  |  | 1 |  | 0 | 0 | 0 | 1 | 1 | 0 |
| 256 | 1 |  |  | 0 |  | 1 | 1 | 1 | 0 | 0 | 0 |
| Words | 1 | 1 |  | 0 |  | 1 | 1 | 1 | 0 | 1 | 0 |
|  | 1 |  |  | 1 |  | 1 | 1 | 1 | 1 | 0 | 0 |
|  | 1 |  | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 | 0 |
|  | - | - | , | . |  |  | - |  |  | - | . |
|  | . |  |  |  |  |  |  |  |  |  | . |

Common Register


This instruction will multiply field a of word ${ }_{i}$ by field $a_{2}$ of word ${ }_{i}$, and store the resultant product into field $a_{3}$ of word ${ }_{i}$. Only those words of the associative memory whose $M$ response store bit is set will participate in this instruction. The original content of the multiplicand field a must remain intact, i.e., it cannot be overlaid by the product field $a_{3}$. The original content of the multiplier field $a_{2}$ may be overlaid by the product field $a_{3}$.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{M P F}$ | $\underline{a}_{1}, \underline{a}_{2}, \mathrm{a}_{3}$ |  |

Any valid symbol or blank.

- Command
- Argument
$\cdots a_{1}, a_{2}, a_{3}$

Note

MPF

Three entries are required. The first entry represents a field in associative memory and is the multiplicand. The second entry represents a field in the associative memory and is the multiplier. The third entry represents a field in associative memory and is the product. The product field must equal the width of the sum of the multiplier and multiplicand fields.

There are two ways of denoting a field expression:

1) $\quad a_{1}, a_{2}$, or $a_{3}$ may be in the form $b \pm i$
where $b$ must be a symbol, and is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant bit position.
2) $a_{1}, a_{2}$, or $a_{3}$ may be in the form
(b,i) $\pm \mathrm{j}$
where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If b was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

X response store, Y response store, FL1, FPl, FP2, FP3, FL2, FPE, and R0 registers are used by this instruction.


Overlaying the multiplier field $a_{2}$ must be handled carefully by the programmer. Array memory storage may be condensed (minimum bit positions) in the following manner if there are at the least m"spare" bits to the right of the multiplier field as shown:

Before Execution


## After Execution

wordi


The number of spare bits must be equal to the length of the multiplicand field ${ }_{1}$.

This instruction will divide field $a_{1}$ of word ${ }_{i}$ by field $a_{2}$ of word ${ }_{i}$. Only those words of associative array whose $M$ response store bit is set will participate in the divide instruction. The quotient and the remainder are stored into field $a_{3}$ of word ${ }_{i}$, with the remainder being right justified and having the same length and sign as the divisor, $a_{2}$. The quotient is stored adjacent to the remainder and must have a length of 2 or more. The contents of the divisor must not be overlaid by the quotient-remainder field $a_{3}$.

Overflow Check

Format

- Label
- Command
-     - b
- Argument
- $a_{1}, a_{2}, a_{3}$

Unlike other arithmetic routines, DVF does not check for overflow unless specifically requested in the command field. When requested, the overflow check is made prior to performing the divide. The associative memory words where overflow would occur will have their $M$ response store bit cleared to zero and therefore will not participate in the divide. After the divide, the $M$ is restored, and the possible overflow condition is recorded in the response store registers.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | DVF,b | a $_{1}, \underline{a}_{2}, \mathrm{a} 3$ |  |

Any valid symbol or blank.

## DVF

b may be a constant, a symbol, or a symbol plus or minus an optional constant modifier. If b was defined as a field via a DF instruction, the most-significant bit position is the value used. This term represents a scratch bit column position in all words of enabled associative arrays and is used to save the original content of the $M$ response store register. The value of $b$ should be $0 \leq b \leq 255$.

Three entries are required. Each represents a field in associative memory. The first field $a_{1}$ represents the dividend; the second field $a_{2}$ represents the divisor; and the third field $a_{3}$ represents the quotient-remainder. The field length of the quotient-remainder field must be at least two bit positions longer than the divisor field and at least one bit position longer than the dividend.

There are two ways of denoting a field expression:

1) $a_{1}, a_{2}$, or $a_{3}$ may be in the form
$b \pm i$
where $b$ must be a symbol, and is an optional constant modifier. $b$ should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in associative memory. The optional constant modifier, i, modifies only the most-significant

- $a_{1}, a_{2}, a_{3}$ (cont)

Note X response store, Y response store, FL1, FP1, FP2, FP3, FL2, FPE,

Overlapping

Example 1
2) $a_{1}, a_{2}$, or $a_{3}$ may be in the form

$$
(b, i) \pm j
$$

where $b$ may be a constant or a symbol and represents the mostsignificant bit position of a field. If $b$ was defined as a field via a previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. $j$ is an optional constant, modifying only the most-significant bit position of the field.

The most efficient field layout is overlapping. This technique can save execution time as well as memory. The least-significant bit of the dividend and quotient-remainder fields should have the same address, and the length of field $a_{3}$ must be at least one bit column wider than $a_{1}$. The address of the least-significant bit of $a_{3}$ and $a_{1}$ must be the same to reduce execution time. and $B L$ registers are used by this instruction.

Dividend and divisor not affected:

| A | DF | 10,4 |
| :---: | :---: | ---: |
| B | DF | 50,3 |
| C | DF | 100,5 |
|  | $\cdot$ |  |
|  | • |  |
|  | DVF | A, B, C |

Field A


Field B


Decimal
Equivalent

DVF

Example 2

Example 3

Most efficient memory layout:

| CO | EQU | 4 | OVERFLOW SCRATCH BIT |
| :--- | :--- | :---: | :--- |
| DIVISOR | DF | 5,5 | DIVISOR |
| DIVIDEND | DF | 100,10 | DIVIDEND |
| QUOTREM | DF | 99,11 | QUOTIENT, REMAINDER |




DVF,Co
DIVIDEND, DIVISUR,QUOTREM

In this example overflow will occur in a word if the quotient requires more than 6 bits.

Most efficient memory layout with no overflow condition

| DIVISOR | DF | 5,5 | DIVISOR |
| :--- | :---: | :---: | :--- |
| DIVIDEND | DF | 100,10 | DIVIDEND |
| QUOTREM | DF | 95,15 | QUOTIENT, REMAINDER |
|  | $\cdot$ | $\bullet$ |  |
|  | $\cdot$ | $\bullet$ |  |
|  | - | $\bullet$ |  |

CONTROL AND TEST

This group of instructions allows the programmer to control and test the AP control.

Mnemonic Instructions
INT Interrupt Control and Test
ILOCK Interlock Control and Test
WAIT

Deactivate the AP

Format

- Label
- Command
- $\cdot a_{1} \pm k_{1}$


## - - Associative Processor Interrupts

Interrupt Control and Test
This instruction will generate an interrupt and/or interrogate the current state of an interrupt according to the value of the argument field expression $a_{2} \pm k_{2}$. The interrupt number is denoted by the expression $a_{1} \pm k_{1}$.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | ${\underline{\text { INT, }}{ }_{1} \pm \mathrm{k}_{1}}^{a_{2} \pm \mathrm{k}_{2}}$ |  |  |

Any valid symbol or blank

INT
$a_{1}$ may be either a constant or a symbol whose value may be optionally modified by plus or minus the constant $k_{1}$.

| Valid Entries: |  |
| :---: | :---: |
| Interrupt Number |  |
| $X^{\prime} l^{\prime \prime}$ | Vector Address <br> in Bulk Core |
| $X^{\prime} l^{\prime}$ | $X^{\prime} 8001^{\prime}$ |
| $\cdot$ | $X^{\prime} 8002^{\prime}$ |
| $\cdot$ | $\cdot$ |
| $X^{\prime} F^{\prime}$ | $X^{\prime} 800 F^{\prime}$ |

Valid Entries:

| Interrupt Number |  |
| :---: | :---: |
| $O^{\prime} 300^{\prime}$ <br> $O^{\prime} 304^{\prime}$ <br> $O^{\prime} 310^{\prime}$ | Vector Address in <br> Sequential Processor |
| $\cdot$ | $O^{\prime} 300^{\prime}$ |
| $\cdot$ | $O^{\prime} 304^{\prime}$ |
| $O^{\prime} 334^{\prime}$ | $O^{\prime} 310^{\prime}$ |
|  | $\cdot$ |

- Argument
- $a_{2}{ }^{ \pm k}{ }_{2}$
$a_{2}$ may be either a constant or a symbol whose value may be optionally modified by plus or minus the constant $\mathrm{k}_{2}$.

Legal Values for $\mathrm{a}_{2}{ }^{ \pm \mathrm{k}_{2}}$ :
0 Unconditionally disable the interrupt.
1 Skip the next instruction if interrupt is enabled, and then unconditionally disable the interrupt

2 Skip the next instruction if interrupt is disabled, and then unconditionally disable the interrupt

3 Unconditionally skip the next instruction and then disable the interrupt

5 Skip the next instruction if the interrupt is enabled.
6 Skip the next instruction if the interrupt is disabled.
7 Unconditionally skip the next instruction.
8 Unconditional complement of current state.
9 Skip the next instruction if interrupt is enabled, and then unconditionally complement current state.

10 Skip the next instruction if interrupt is disabled, and then unconditionally complement current state.
11. Uncontitionally skip the next instruction, and then unconditionally complement current state.

12 Unconditionally enable the interrupt.
13 Skip the next instruction if the interrupt is enabled, and then unconditionally enable the interrupt.

14 Skip the next instruction if the interrupt is disabled, and then unconditionally enable the interrupt.

15 Unconditionally skip the next instruction and then enable the interrupt.

Format

- Label
- Command
-     - $a_{1} \pm k_{1}$


## Interlock Control and Test

This instruction will set or reset the specified interlock number $a_{1}{ }^{ \pm k}{ }_{1}$ and/or interrogate the current state of this interlock number according to the value of the expression $a_{2} \pm k_{2}$.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | ${\underline{\text { ILOCK }, a_{1}} 1_{1} \mathrm{k}_{1}} \quad \underline{a}_{2}^{ \pm \mathrm{k}_{2}}$ |  |  |

Any valid symbol or blank

## ILOCK

$a_{1}$ may be either a constant or a symbol whose value may be optionally modified by plus or minus the constant $k_{1}$. The value of $a_{1} \pm k_{1}$ must be in the range $0 \leq a_{1} \pm k_{1} \leq 63$. These interlocks have no predetermined meaning. The programmer can assign any meaning to any interlock.

## - Argument

- $\cdot{ }_{2}{ }^{ \pm k} 2$
$a_{2}$ may be either a constant or a symbol whose value may be optionally
modified by plus or minus the constant $k_{2}$. The value of $a_{2} \pm k_{2}$ determines the action taken on the specified interlock number $a_{1} \pm k_{1}$.

Legal Values for $\mathrm{a}_{2} \pm \mathrm{k}_{2}$ :
0 Unconditionally reset the interlock.
1 Skip the next instruction if set, and then unconditionally reset the interlock number.

2 Skip the next instruction if reset, and then unconditionally reset the interlock number.

3 Unconditionally skip the next instruction and then reset the interlock number.

4 No operation.
5 Skip if the interlock number is set.
6 Skip if the interlock number is reset.
7 Unconditionally skip the next instruction.
8 Unconditionally complement current state.
9 Skip the next instruction if set, and then unconditionally complement current state.

10 Skip the next instruction if reset, and then unconditionally complement current state.

11 Unconditionally skip the next instruction and then unconditionally complement current state.

12 Unconditionally set the interlock number.
13 Skip the next instruction if the interlock is set, and then unconditionally set the interlock number.

14 Skip the next instruction if the interlock is reset, and then unconditionally set the interlock number. numhor

WAIT
Deactivate the AP
This instruction will cause the associative processor to go inactive.

Format

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | WAIT |  |  |

- Label
- Command
- Argument

Any valid symbol or blank.

WAIT

No entry is required.

PAGER INSTRUCTIONS

These instructions allow the programmer to utilize the page memories.

| Mnemonic | Instructions |
| :--- | :--- |
| STRTSG | Start Segment |
| ENDSG | End Segment |
| MVSG | Move a Page Segment |
| MVSGI | Move a Page Segment Immediate |
| PAGER | Pager Control |

STRTSG

Format

- Label
- Command
-     - $\mathrm{a} \pm \mathrm{k}$
- Argument

ENDSG

Format

- Label
- Command
- Argument

Note

Start Segment
This instruction marks the beginning of a page segment by reinitializing the Execution Location Counter as specified in the Command Field.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | $\underline{\text { STRTSG, } a \pm k}$ |  |  |

Any valid symbol or blank. This will be the name of the following segment.

STRTSG
'a' may be either a constant or a symbol whose value may be optionally modified by plus or minus the constant k. Moreover,' ${ }^{\prime}$ ' may be one of the following special symbols: PAGE0, PAGE1, PAGE2. The value of the expression $a \pm k$ initializes the Execution Location Counter and represenṭs where succeeding assembled APPLE instructions are to be loaded and then executed.

No entries required.

End Segment
This instruction marks the end of a page segment.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | ENDSG |  |  |

Any valid symbol or blank.

ENDSG

No entries required.

Nested STRTSG-ENDSG pairs are illegal.

Format

- Label
- Command
-     - $a_{1}{ }^{ \pm k}{ }_{1}$
- Argument
- $\mathrm{a}_{2} \pm \mathrm{k}_{2}$

Move a Page Segment
This instruction will command the Pager to move a segment of instructions referenced by the Memory Address $a_{2} \pm k_{2}$ if the Pager is not busy with a previous move. If the Pager is busy, AP Control will wait until the previous move is completed before initiating this move.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | ${\text { MVSG, }{ }_{1}}_{1} \mathrm{mk}_{1}$ | $\underline{a}_{2} \pm \mathrm{k}_{2}$ |  |

Any valid symbol or blank.

MVSG
$a_{1}$ may be either a constant or a symbol whose value may be optionally modified by plus or minus the constant $k_{1}$. Moreover, $a_{1}$ may be one of the following special symbols: PAGE0, PAGE1, PAGE2. This term corresponds to the same term in the STRTSG mnemonic. Its value is used to tell the Pager where to begin storing the program segment.

One term is required.
$a_{2}$ may be either a constant or a symbol whose value may be optionally modified by plus or minus the constant $k_{2}$. The value of this term should reference the address of a STRTSG mnemonic in bulk core.

MVSGI

Format

- Label
- Command
-     - ${ }_{1}{ }^{ \pm k}{ }_{1}$
- Argument
- $\cdot a_{2}{ }^{ \pm k} 2$

Move a Page Segment Immediately
This instruction will command the Pager to move a segment of instructions referenced by $\mathrm{a}_{2} \pm \mathrm{k}_{2}$ to the Page Memory address $\mathrm{a}_{1} \pm \mathrm{k}_{1}$ immediately. If the AP Control encounters the MVSGI instruction while the Pager is busy with a previous move, it will interrupt the Pager and initiate the new move immediately. The remainder of the previous move is forgotten. If the Pager is not busy when the AP control encounters an MVSGI instruction, it acts like an MVSG instruction.

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | ${\text { MVSGI, }{ }_{1}}^{ \pm k_{1}}$ | $\underline{a}_{2} \pm \mathrm{k}_{2}$ |  |

Any valid symbol or blank.

MVSGI
$a_{1}$ may be either a constant or a symbol whose value may be optionally modified by plus or minus the constant $\mathrm{k}_{1}$. Moreover, $\mathrm{a}_{1}$ may be one of the following special symbols: PAGE0, PAGE1, PAGE2. This term corresponds to the same term in the STRTSG mnemonic. Its value is used to tell the Pager where to begin storing the program segment.

One term is required.
$\mathrm{a}_{2}$ may be either a constant or a symbol whose value may be optionally modified by plus or minus the constant $k_{2}$. The value of this term should reference the address of a STRTSG mnemonic in bulk core.

| PAGER <br> Format | Pager Control |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | This instruction will command and/or interrogate the state of the Pager. The Pager can be considered to be on (busy) or off (not busy). |  |  |  |
|  | Label | Command | Argument | Comment |
|  | symbol | PAGER | $\underline{\mathrm{a}} \pm \mathrm{k}$ |  |
| - Label | Any valid symbol or blank. |  |  |  |
| - Command | PAGER |  |  |  |
| - Argument | One entry is required. |  |  |  |
|  | 'a' may be either a constant or a symbol whose value may be optionally modified by plus or minus the constant $k$. |  |  |  |
|  | Legal Values of $a \pm k$ : |  |  |  |
|  |  | Unconditionally turn Pager off. |  |  |
|  |  | Skip the next instruction if Pager is on, and then unconditionally turn Pager off. |  |  |
|  | 2 | Skip the next instruction if Pager is off, and then unconditionally turn Pager off. |  |  |
|  | 3 | Unconditionally skip the next instruction and then turn Pager off. No operation. |  |  |
|  | 4 |  |  |  |
|  | 5 | Skip the next instruction if Pager is on. |  |  |
|  | 6 | Skip the next instruction if Pager is off. |  |  |
|  | 7 | Unconditionally skip the next instruction. |  |  |
|  | 8 | Unconditionally complement current state. |  |  |
|  | 9 | Skip the next instruction if Pager is on, and then unconditionally complement current state. |  |  |
|  | 10 | Skip the next instruction if Pager is off, and then unconditionally complement current state. |  |  |
|  | 11 | Unconditionally skip the next instruction, and then unconditionally complement current state. |  |  |
|  | 12 | Unconditionally turn Pager on. |  |  |
|  | 13 | Skip the next instruction if Pager is on, and then unconditionally turn Pager on. |  |  |
|  | 14 | Skip the next instruction if Pager is off, then unconditionally turn Pager on. |  |  |
|  | 15 | Unconditionally skip the next instruction, and then turn Pager on. |  |  |

SLOT NUMBERS

STARAN Program Supervisor (SPS) provides services to supplement the APPLE language such as managing input/output, handling errors, and controlling STARAN processors. This chapter describes all services available to APPLE programs executed by the associative processor.

SPS consists of two program modules which are resident in the sequential control memory at execution time. Module zero (SPSO) manages the sequential controller and its associated peripherals. Module one (SPS1) manages the remaining STARAN processors. SPSO and SPSI together manage the entire stand-alone configuration; that is, the sequential controller and its I/O devices, the associative processor, the Pager, the Parallel I/O unit* and additional Custom I/O, as implemented for a specific installation.

The main purpose of SPS is to make input/output operations possible. A programmer can use the supervisor through the APPLE SVC (Supervisor Call) mnemonic by specifying the particular service desired, a buffer, and some I/O device.

The convention is not to refer to devices directly, but to the slots assigned them (a slot is similar to a logical unit, see figure 3-1). An I/O request is made on a slot which, in turn, refers to a device. (Slots 0, 1 , and 2 are anchored to the keyboard, teleprinter, and high-speed reader. While it is necessary to refer to these slots, any attempt to reassign them will cause an error message to be printed at execution time.) Slot assignments are recorded in the Device Assignment Table (DAT) (figure 3-1). More than one slot may be assigned to a device, but only one device can be attached to a slot. Additional devices will be added to satisfy requirements of specific customers (for example - disk units, magnetic tape units, remote terminals, etc).

STARAN registers, associative memory, and control memory are referenced in SPS calls as though they were devices. They are given negative device codes which may be used to attach them to slots (see figure 3-1). SPS provides for data transfer between these associative processor elements, or between them and any peripheral device.

[^0]

Figure 3-1. Device Assignment Table (DAT)

INSTRUCTION
DESCRIPTION

BUFFER PSEUDO-OP FORMAT

SUPERVISOR
CALL
FORMAT

Note

BUFFER

SVC

This section of the manual is concerned with the description of two mnemonics and their possible variations. Their basic format is:

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | BUFFER | $\underline{a}_{1, a_{2}}, a_{3}, a_{4}, a_{5}, a_{6}, a_{7}$ |  |

and


The terms in the argument field for these mnemonics will be described in more detail later.

All I/O functions included in this basic manual, except Parallel I/O, require a buffer area (usually either in the HSDB or in BULK core memory) to contain the data as they are input or output. The purpose of the BUFFER mnemonic is to create for the SPS I/O routine required buffer-area header information describing in more detail the exact nature of the intended $1 / O$ process. For example, data input from the highspeed paper tape unit may be in the form of ASCII characters (formatted or unformatted) or pure binary values (formatted or unformatted). These cases will be described in more detail later. In other words there is more than one way to input or output data on a given device, and the purpose of the BUFFER pseudo-op is to fully describe the desired method.

There are currently twelve different variations (SPS services) of the SVC mnemonic. The services will be expanded for future requirements as necessary for Customized Input/Output features. Some of the variations require a corresponding BUFFER mnemonic counterpart to fully describe the nature of the I/O operation to the system. The twelve SVC functions are:


Each of the above SVC instructions will be described separately in the following pages. Note the distinguishing feature of each SVC instruction is the first term in the argument field. All argument field terms shown are required. Each term in the argument field may be in the form

$$
\mathrm{a} \pm \mathrm{k}
$$

where 'a' may be either a constant or a symbol optionally modified by plus or minus the constant $k$.

Format

- Label
- Command
- Argument
-     - 1

Slot Number

- Device-CodeAddress
- Device Codes

Attach an SPS Slot Number to an I/O Device
This function allows the programmer to assign SPS slot numbers to different $\mathrm{I} / \mathrm{O}$ devices at execution time (see figure 3-1). Note that slot numbers 0,1 , and 2 always refer to the keyboard, teleprinter, and high-speed reader, respectively. These slot numbers may not be reassigned to different devices.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { SVC }}$ | $\underline{\text { l,slot-number,device-code-address }}$ |  |

Any valid symbol or blank.

SVC

The argument field consists of three entries.

The value of the first entry (must be equal to one) denotes an attach function.

The value of the second entry (must be a value between 0 and 178 ) denotes one of the SPS slot numbers (see figure 3-1).

The third entry represents an address (must be in either HSDB or in BULK core memory) which contains a device code value.

Value (Octal)

| -3 | STARAN Registers |
| ---: | :--- |
| -2 | STARAN Associative Memory |
| -1 | STARAN Control Memory |
| 0 | Dummy |
| 1 | Keyboard (KBD) |
| 2 | Teleprinter (TTY) |
| 3 | Low-Speed Reader (LSR) |
| 4 | Low-Speed Punch (LSP) |
| 5 | High-Speed Reader (HSR) |
| 6 | High-Speed Punch (HSP) |
| 7 | Card Reader (CDR) |
| 10 | Line Printer (LPT) |

STARAN
Special
Device
Codes

## For

ATTACH
Function

- STARAN

Control
Memory

- Format
-     - Label
- . . Command
-     - Argument

Note that STARAN storage is given device codes. To allow access to parts of STARAN not directly addressable, the memory elements are formally treated as devices. SVC calls utilizing STARAN device codes require corresponding specially formatted BUFFER pseudo-op mnemonics.

When STARAN control memory is referenced by an SVC instruction, it should be for the purpose of a memory-to-memory transfer of a block of instructions or data within STARAN Control Memory, which consists of the Page, HSDB, and Bulk core memories.

For an SVC instruction referencing a slot assigned to device - 1 (STARAN Control Memory) the form of the corresponding BUFFER mnemonic is:

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | BUFFER | address, 0, byte-count |  |

Any valid symbol or blank.

BUFFER

The argument field consists of three terms. The value of the first term represents any STARAN control memory address and is the destination address. The value of the second term must be zero. The value of the third term represents the byte-count of the number of bytes of data following the BUFFER pseudo-op involved in the memory-to-memory transfer.

The above BUFFER pseudo-op will generate the following two 32 -bit words of memory:


As shown the upper half of the first word will contain the value of the first item of the argument field. The upper half of the second word will contain the value of the number of bytes of data involved in the memory-to-memory transfer. The bytes of data must be contained in the words of memory immediately following the BUFFER pseudo-op mnemonic as shown.

- Byte

Count

-     - Status Byte

This value represents the actual number of bytes of data to be moved to or from the buffer area that follows.

Bits of the Status Byte shown in bits 16-23 of the second word set by SPS upon completion of the memory-to-memory transfer are bits 16 and 17:

| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Done <br> Bit | Error <br> Bit |  |  |  |  |  |  |

The Done bit will be set to a value of one by SPS upon completion of the operation. The ERROR bit will be set to a value of one by SPS if an error occurred during the operation. If an error occurred before the memory-to-memory transfer was completed, the Byte Count value in the upper half of the second word will contain the actual number of bytes of data transferred by SPS before the operation was terminated. Otherwise the Byte Count value will remain intact.

- Example


## -

STARAN Associative Memory

$A^{\prime} A 17$ BYTE MESSAGE'

Execution of the above two SVC instructions will result in the memory-to-memory transfer of the above 17 bytes of ASCII characters to the HSDB.

- Format
-     - Label
-     - Command
-     - Argument

When STARAN Associative Memory is referenced by an SVC instruction, it should be for the purpose of a memory-to-memory transfer between associative memory and a buffer located either in the HSDB or Bulk core memories. For an SVC instruction referencing a slot assigned to device - 2 (STARAN Associative Memory) the form of the corresponding BUFFER mnemonic is:

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | BUFFER | maxsize, address-mode, byte count, $\mathrm{a}_{1}, \mathrm{a}_{2}, \mathrm{~b}_{1}, \mathrm{~b}_{2}$ |  |

Any valid symbol or blank.

BUFFER

The argument field consists of seven terms. Before describing these terms consider the three words of object-code generated by this particular BUFFER pseudo-op mnemonic (the words of data are not generated by this mnemonic).

-     - BUFFER Format For Device -2

:

| Data | Data | Data | Data |
| :---: | :---: | :---: | :---: |

The upper half of the first word will contain the value of the first term of the argument field. This value represents the maximum size (in bytes) of the data words portion of the buffer and also the maximum allowable number of bytes of data that may be moved to or from the buffer.

The upper half of the second word will contain the value of the third term of the argument field. This value represents the actual number of bytes of data to be moved to or from the buffer area that follows. If for some reason an error condition occurs before a buffer transfer is completed, this value will be modified to reflect the actual number of data transfers.

Bits 16-23 of the second word contain the Status Byte. The bit value in this byte are set and maintained by SPS.


Done Bit

Error

-     - Address Mode Byte

This bit will be set by SPS upon completion of the buffer transfer regardless of whether or not an error occurred.

This bit will be set by SPS if an error is detected during the buffer transfer operation. Examine bits 18 and 21-23 for the exact nature of the error.

Bits 24-31 of the second word comprise the Address Mode Byte and is loaded with the value of the second term in the argument field. The interpretation of the bit and sub-field values of the byte by SPS is:


Bit $24=1$ means access by word.
Bit $24=0$ means access by bit column.

The third word of the buffer header information is loaded with the associative memory coordinate values as shown from the fourth through seventh terms in the argument field of the BUFFER pseudo-op mnemonic. $a_{1}$ and $a_{2}$ define the starting and ending "line" which may be bit column numbers or word row numbers, depending on bit 24 of the Address Mode; i. e., $0 \leq a_{1} \leq a_{2} \leq 255 . b_{1}$ and $b_{2}$ are the starting and ending byte numbers for the data; i.e., $0 \leq b_{1} \leq b_{2} \leq 31$. If a response store register instead of associative memory is specified, a maximum of 32 bytes of data can be transferred.

Writing Into Associative Memory
If slot 9 has been attached to associative memory (device code -2 ), the following statements will load array 0 as shown.

-     - Supervisor

Call
Statement


-     - Corresponding BUFFER
Pseudo-op
Statement
-     - Buffer

Data

-     - Associative

Memory
Map,
Word
Mode

ARBFR


## $A^{\prime} A R T I C H O K E{ }^{\prime}$

ASCII character string

$a_{1}$ and $a_{2}$ define the starting and ending "line", $0 \leq a_{1} \leq a_{2} \leq 255$. $b_{1}$ and $b_{2}$ are the starting and ending byte numbers for the data, $0 \leq b_{1} \leq b_{2} \leq 31$.

- . Associative

Memory Map, Bit Column Mode

- STARAN Registers
- Format
-     - Label
-     - Command
-     - Argument


When STARAN registers are referenced by an SVC instruction, it should be for the purpose of obtaining the value of those STARAN registers accessable only by the sequential controller. For an SVC READ instruction referencing a slot assigned to device -3 (STARAN Registers) the form of the corresponding BUFFER mnemonic is:

| Label | Command | Argument | Comment |
| :--- | :--- | :--- | :--- |
| symbol | BUFFER | register-code |  |

Any valid symbol or blank.

BUFFER

The argument field consists of one term. Before describing this term consider the two words of object code generated by this particular BUFFER pseudo-op mnemonic (the word of data is not generated by this mnemonic).

-     - Buffer

Format
For
Device -3

-     - Register Code


0
1516


The upper half of the first word will be loaded with the value of the argument field term. This value represents the code assigned to a particular register.

| STARAN Main Frame |  |  |
| :--- | :---: | :---: |
| Register | Register Code | Length (bytes) |
| Instruction | 0 | 4 |
| Pager Put | 1 | 2 |
| Pager Get | 2 | 2 |
| Pager Count | 3 | 2 |
| Start Loop Marker | 4 | 2 |
| End Loop Marker | 5 | 2 |


| PI/O Unit* Main Frame |  |  |
| :--- | :---: | :---: |
|  |  |  |
| Instruction | 6 | 4 |
| Start Loop Marker | 7 | 2 |
| End Loop Marker | 8 | 2 |
| Buffer Register | 9 | 4 |
| Buffer Control Word No. 1 | 10 | 2 |
| Buffer Control Word No.2 | 11 | 2 |
| Buffer Control Word No. 3 | 12 | 2 |
| Block Length Counter | 13 | 2 |
| Data Pointer | 14 | 2 |
| Program Counter | 15 | 2 |
| Field Length Counter | 16 | 1 |
| Field Pointer No.1 | 17 | 1 |
| Field Pointer No.2 | 18 | 1 |
| Field Pointer No.3 | 19 | 1 |
| STARAN Address Mode | 20 | 2 |
| PI/O Address Mode | 21 | 2 |
| Performance Timer | 22 | 2 |
| Performance Counter | 23 | 2 |

* The PI/O Unit is a STARAN option.
-     - Status Byte

| 16 | 17 | 18 | 23 |
| :---: | :---: | :---: | :---: |
| Done | E |  |  |

The status byte occupies bits 16-23 of the second word of the BUFFER instruction and is maintained by SPS. Only the Done and Error bits are of significance.

- Example
-     - Supervisor Call Statement

Obtain the current value of the End Loop Marker register. Assure slot 7 has been assigned to STARAN registers (device code -3 ).

-     - Corresponding BUFFER Pseudo-op Statement

ENDLOOPBF BUFFER


The value of the End Loop Marker register may be obtained from the contents of the one word buffer ENDLOOPRG.

READ

Format

- Label
- Command
- Argument
-     - 9
-     - SlotNumber
- BufferAddress

Example

This SVC function permits the transfer of data from a valid input device to a buffer area in Bulk core or the High-Speed Data Buffer. The input device is referenced by a slot number. Detail on memory to memory transfers for special AP devices is described in the ATTACH section.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | SVC | $\underline{\text { 9, slot-number, buffer-address }}$ |  |

Any valid symbol or blank.

SVC

Three entries are required.

This entry may be a constant or a symbol whose value is 9 .

This entry may be a constant or a symbol whose value is the slot number assigned to the input device (see figure 3-1).

This entry may be a constant or a symbol representing the address of the associated buffer which is set-up in a BUFFER pseudo-op instruction. (READ/WRITE BUFFER Pseudo-Op instruction is described in a later section.)

WRITE

Format

- Label
- Command
- Argument
-     - 10
-     - Slot-Number
- Buffer Address

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { SVC }}$ | 10, slot-number, buffer-address |  |

Any valid symbol or blank.

SVC

Three entries are required.

This entry may be a constant or a symbol whose value is 10 .

This entry may be a constant or a symbol whose value is the slotnumber assigned to an output device.

Example
Assume slot number $O^{\prime} 17^{\prime}$ has been attached to the line printer.

SVC


This example will cause the contents of BUFF (buffer area in Bulk core or High-Speed Data Buffer) to be printed on the line printer. BUFF must be defined in a BUFFER Pseudo-Op instruction.

READ/
WRITE BUFFER PSEUDO-OP

Format

Label

- Command
- Argument
-     - Max-size
-     - Address
-     - Register Code

The BUFFER Pseudo-Op instruction sets up a properly formatted buffer area in control memory for the READ and WRITE supervisor call functions. Detail on special AP device buffers is described in the ATTACH section.

| Label | Command | Argument | Comment |
| :--- | :--- | :---: | :---: |
| symbol | BUFFER | $\left[\begin{array}{l}\left.\frac{\text { max-size }}{\frac{\text { ddress }}{\text { register code }}}\right] \\ \underline{\text { mode, byte-count, } a_{1}, a_{2}, b_{1}, b_{2}}\end{array}\right.$ |  |

Any valid symbol or blank.

BUFFER

The first three entries are required for all READ /WRITE operations except the AP register transfers (device code -3 ) which requires only the first entry. The remaining four entries are required for Associative memory data transfers.

This entry may be a constant or symbol whose value represents the maximum size of the buffer in bytes.

This entry may be a constant or symbol representing a Bulk core or High-Speed Data Buffer address in a memory to memory transfer.

This entry may be a constant or symbol representing an AP register code for data transfers involving AP registers.

This entry may be a constant or symbol whose value represents the mode of data transfer. The mode entry will always be zero for a memory to memory transfer since mode is not applicable.

| Value | Mode |
| :---: | :--- |
| 3 | Unformatted Binary (UBIN) |
| 2 | Unformatted ASCII (UASCII) |
| 1 | Formatted Binary (FBIN) |
| 0 | Formatted ASCII (FASCII) |

- Unformatted Binary


## - - Unformatted ASCII

Formatted Binary

Eight bit bytes are transferred as specified by the buffer byte count. This mode is suitable for paper tape readers and punches. Possible errors are Error bit set and End of Medium (EOM)

Seven bits per byte are transferred as specified by the buffer byte count. This mode is suitable for keyboard, teleprinter, and line printer. Possible errors are Error bit set, End of Medium, Checksum, and Long line.

This format is used primarily for paper tape I/O (used by APPLE.) For output SPS blocks the data as follows:

| $\begin{aligned} & 201_{8} \\ & 000 \end{aligned}$ | The header for the APPLE assembler output |
| :---: | :---: |
| $\begin{aligned} & \mathrm{xxx} \\ & \mathrm{xxx} \end{aligned}$ | The byte count of the block, equal to the number of data bytes plus 4 . |
| yyy yyy $\vdots$ | Data bytes |
| $\begin{aligned} & \mathrm{zzz} \\ & \mathrm{zzz} \end{aligned}$ | The checksum, the two's complement of the sum of all the preceding bytes in the block (Sum plus checksum equals zero) |

When a block with a header 201000 (i.e. APPLE block) is encountered, the number of bytes transferred is the block byte count -4 . The data are followed by a checksum. On output, SPS creates the header, the block byte-count, and the checksum.

Seven bits per byte are transferred until a terminating character is encountered. Terminating characters are, a line feed (012), a form feed (014), or a carriage return (015). These characters will end transmission of data. Possible errors are Error bit set, End of medium, and Long line.

- Byte

Actual number of data bytes in the block to be transferred.
Count

- $a_{1}, a_{2}, b_{1}, b_{2}$

These entries are used only when an associative memory data transfer is performed. $a_{1}$ and $a_{2}$ define the start and end of the array words or bit slices (ranges: $0 \leq a_{1} \leq a_{2} \leq 255$ ). $b_{1}$ and $b_{2}$ define the start and end byte numbers for the data (range: $0 \leq b_{1} \leq b_{2} \leq 31$ ). If a response store register is specified, up to 32 bytes will be moved in or out of the buffer.

Example

- Buffer Pseudo-Op
- Buffer

Header

- Max-Size
- Byte Count
-     - Status Byte
-     - Done Bit
-     - Error Bit Bit

Error Codes

The following example illustrates the buffer format for transfer of data to or from an I/O device.


Word 2

The maximum size, in bytes, of the buffer is contained in bits 0 to 15 of the first 32 bit buffer word.

This is the actual number of bytes of data in the buffer to be transferred.


Bit $16=1$ indicates a transfer to or from the buffer is complete.

Bit $17=1$ indicates that the device in use has signalled an error in the status register.

Bit $18=1$ indicates an end medium has been detected.

Error code
2
3
4 Improper mode
5 End of tape marker detected

- Mode Byte
-     - Echo Bit
-     - Byte Count Update
- . Format
-     - Binary/ ASCII

Normally data entered through the keyboard are printed on the teleprinter (referred to as echo). If bit $7=1$ in the mode byte, the echo is inhibited. This bit applies only to keyboard input.

SPS revises the byte count in the buffer header after each I/O call using that buffer. This is not always desirable. For example, an error during attempted printing of a message might zero the byte count. Subsequent calls using that buffer would output zero bytes. Bit $6=1$ will inhibit the updating and should be used only for a read operation.

Bit 30 indicates formatted or unformatted data mode. If bit 30 is zero, the mode is formatted, if bit 30 is equal to 1 , the mode is unformatted.

A one in bit 31 indicates binary mode; a zero in bit 31 indicates ASCII mode.

RESTART PROGRAM

This statement will completely reinitialize the STARAN and return control to a sequential control program (refer to STARAN Systems Programmer's Reference Manual)

Format

- Label
- Command
- Argument

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { SVC }}$ | $\underline{8}$ |  |

Any valid symbol or blank.

SVC

The argument must be an expression whose value is 8 .

- Argument


## Format

To reinitialize peripheral devices, issue RESET. This has the effect of RESTART, but control will return to the following instruction, not to a restart address. It is not usually necessary to RESET since conditions that call for reinitializing usually call for restarting, too.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { SVC }}$ | $\underline{2}$ |  |

Any valid symbol or blank.

SVC

Any expression whose value is 2 denotes the reset function.

FREE
DEVICE
For
NEW
TASK

Format

- Label
- Command
- Argument
-     - 5
- Slot-Number

Example

The device attached to the designated slot will be made ready to start a new I/O process. If the device is busy, its current I/O process will be halted and cannot be resumed.

This service is most useful for getting an urgent - and usually terminal - message in or out.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | $\underline{\text { SVC }}$ | $\underline{\text { 5, slot-number }}$ |  |

Any valid symbol or blank.

SVC

Two entries are required.

The first entry may be any expression whose value is 5 ; this denotes the FREE function of the supervisor call.

The second entry may be any expression whose value is between 0 and 15 (see figure 3-1).

KILL SVC 5,0
The statement named KILL will cause the device attached to slot 0 (the teleprinter) to halt any current output and make it ready for a WRITE request.

EXIT
TO
SUPERVISOR

Format

- Label
- Command

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | ---: |
| symbol | SVC | $\underline{7}$ |  |

Any valid symbol or blank.

SVC

- Argument

A STARAN program may return control to the supervisor with this command.

Any expression whose value is 7 denotes the EXIT function of the supervisor call.

Format

- Label
- Command
- Argument
-     - 13
- TimerNumber
- InterruptNumber
-     - TimeValue

The TIMER statement allows clocking of an interval beginning with the execution of the statement. At the end of the specified interval, STARAN interrupt will be triggered.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | SVC | $\frac{13, \text { timer-number,interrupt- }}{\text { number,time-value }}$ |  |

Any valid symbol or blank.

SVC

All entries are required.

The first entry may be any expression whose value is 13; this denotes the TIMER function of the supervisor call.

The second entry must be an expression whose value is $0,1,2$, or 3 . These numbers specify four different "clocks" which may be started.

The third entry may be an expression whose value is $1,2,3, \ldots, 14$, or 15 . It specifies the STARAN interrupt which will be triggered when the timer expires.

The fourth entry will be evaluated and taken as an unsigned 16-bit quantity in units of $1 / 300 \mathrm{sec}$.

EXCELS SVC 13,2,5,300

When the above statement is executed, timer 2 will trigger AP interrupt 5 in 1 second ( $300 / 300$ ths).

INTERRUPT SIGNAL

Format

- Label
- Command
- Argument
-     - 14
-     - InterruptNumber

Example

This command is used to cause the sequential processor to execute a program. SPS simulates sixteen interrupt vectors in the sequential processor. (This is not a STARAN hardware interrupt into the sequential processor, signalled by external-function codes. It is a software facility to make possible user linkages between STARAN and the sequential processor.) When the software inter rupt is triggered, the sequential processor will execute a program at the address specified in the I SETUP call (discussed on following page).

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | SVC | $\underline{14, \text { interrupt-number }}$ |  |

Any valid symbol or blank.

SVC

The argument field consists of two entries.

The first entry must be an expression whose value is 14 ; this denotes the INT function of the supervisor call.

The second entry is an expression whose value must be $0,1,2, \ldots, 14,15$. It specifies a software interrupt to the sequential controller.

This will trigger the interrupt setup as shown in the next section (I SETUP example).

I SETUP

Format

- Label
- Argument
-     - 15

正

-     - InterruptNumber
-     - Status
-     - Interrupt Vector

Example

This SVC function creates a software interrupt vector for the sequential controller.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | SVC | $\frac{15, \text { interrupt-number, status, }}{\text { interrupt-vector-address }}$ |  |

Any valid symbol or blank.

All entries are required.

The first entry must be an expression whose value is 15; it denotes the I SETUP function of the supervisor call.

The second entry is an expression whose value must be $0,1,2, \ldots$, 14 , or 15 . It specifies a software interrupt vector maintained by SPS. (See Staran System Programmer's Reference Manual.)

The third argument specifies the status to be assumed when the interrupt is signalled. It will be evaluated and taken to be a number from zero to seven.

The fourth argument is an expression whose value is a sequential control address in Bulk core memory.

EXETER SVC 15, 0, 7,HANDLR

The above line of coding will attach sequential control software interrupt 0 to a routine called HANDLR. Priority 7 will be assumed.

PAGER CONTROL

Format

- Label
- Command
- Argument
-     - 18
- Operation
-     - StartAddress

Example

This SVC function is used to control certain Pager operations.

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | SVC | 18, operation, start-address |  |

Any valid symbol or blank.

SVC

Two entries are required in all operations except the Start Pager, which requires all three entries.

The first entry may be a constant or a symbol whose value is 18.

The second entry may be a constant or a symbol with the following values:

| Value | Operation |
| :---: | :--- |
|  | Start Pager at start-address |
| 1 | Stop Pager |
| 2 | Pause Pager |
| 3 | Continue Pager from pause |

The start-address is used only in the Start Pager operation (i.e. when the operation value is zero).

TAG
DC
-
-
SVC 18,TAG, X'00' Start Pager at address 0
-
-
SVC 18, $1 \quad$ Stop Pager

PI/O
CONTROL*

Format

- Label
- Command
- Argument
-     - 19
- Operation

| Label | Command | Argument | Comment |
| :--- | :---: | :---: | :---: |
| symbol | SVC | 19, operation, start-address |  |

This SVC function is used to control certain parallel I/O operations.

Any valid symbol or blank.

SVC

Two entries are required in all operations except the Start PI/O, which requires all three entries.

The first entry may be a constant or a symbol whose value is 19.

The second entry may be a constant or a symbol with the following values:

| Value | Operation |
| :---: | :---: |
| 0 | Start PI/O at start-address |
| 1 | Stop PI/O |
| 2 | Pause PI/O |
| 3 | Continue PI/O from pause |

The start-address is used only in the Start PI/O operation (i.e. when the operation value is zero).

[^1]APPENDIX A

SUMMARY OF APPLE MNEMONICS
AND
INSTRUCTION FORMATS

| ASSEMBLER |
| :--- |
| DIRECTIVES |


| BRANCH |
| :--- |
| INSTR UCTIONS |


| B | $\underline{\mathrm{a}}(\mathrm{r}) \pm \mathrm{k}, \mathrm{cd}$ | Unconditional Branch | 2-18 |
| :---: | :---: | :---: | :---: |
| BZ, $\mathrm{r}_{1}$ | $\underline{\mathrm{a}}(\mathrm{r})) \pm \mathrm{k}, \mathrm{cd}$ | Branch if Zero | 2-19 |
| $\mathrm{BNZ}_{2} \mathrm{r}_{1}$ | $\underline{\mathrm{a}}\left(\mathrm{r}_{2}\right) \pm \mathrm{k}, \mathrm{cd}$ | Branch if Not Zero | 2-21 |
| BBS | $\underline{\mathrm{a}}(\mathrm{r}) \pm \mathrm{k}, \mathrm{cd}$ | Branch if Bit Set | 2-23 |
| BBZ | $\underline{a}(\mathrm{r}) \pm \mathrm{k}, \mathrm{cd}$ | Branch if Bit Zero | 2-25 |
| BRS | $\underline{\mathrm{a}}(\mathrm{r}) \pm \mathrm{k}, \mathrm{cd}$ | Branch if Response | 2-27 |
| BNR | $\underline{a}(\mathrm{r}) \pm \mathrm{k}, \mathrm{cd}$ | Branch if No Response | 2-28 |
| BOV | $\underline{\mathrm{a}}(\mathrm{r}) \pm \mathrm{k}, \mathrm{cd}$ | Branch if Overflow | 2-29 |
| BNOV | $\underline{a}(\mathrm{r}) \pm \mathrm{k}, \mathrm{cd}$ | Branch if No Overflow | 2-30 |
| BAL, ${ }_{1}$ | $a\left(r_{2}\right) \pm k, c d$ | Branch and Link | 2-31 |
| R PT, $\mathrm{a} \pm \mathrm{k}$ |  | Repeat | 2-33 |
| $\underline{\text { LOOP, } \mathrm{a}_{1} \pm \mathrm{k}_{1}}$ | $\underline{a}_{2}(\mathrm{r}) \pm \mathrm{k}_{2}$ | Loop | 2-34 |


| REGISTER |
| :--- |
| INSTRUCTIONS |


| LRR, $\mathrm{k}_{\mathrm{s}}$ | $\underline{r a}_{2} \underline{r a n}_{1}$ | Load Register from Register | 2-37 |
| :---: | :---: | :---: | :---: |
| LI, $\mathrm{k}_{\mathrm{s}}$ | $\underline{r}, \mathrm{a} \pm \mathrm{k}$ | Load Register with Immediate Data | 2-39 |
| LR, $\mathrm{k}_{\mathrm{s}}$ | $\underline{r}_{2} \underline{\square}{ }_{-}\left(\mathrm{r}_{1}\right) \pm \mathrm{k}, \mathrm{cd}$ | Load Register from Control Memory | 2-41 |
| SR, ${ }^{\text {a }}$ | $\underline{r}_{2}, \mathrm{a}\left(\mathrm{r}_{1}\right) \pm \mathrm{k}, \mathrm{cd}$ | Store Register in Control Memory | 2-47 |
| INCR | $\underline{r}_{1}, \ldots, r_{n}$ | Increment the Register | 2-49 |
| DECR | $\underline{r}_{1}, \ldots, r_{n}$ | Decrement the Register | 2-50 |
| LPSW, $\mathrm{k}_{\mathrm{s}}$ | $\underline{a}(\mathrm{r}) \pm \mathrm{k}, \mathrm{cd}$ | Load Program Status Word | 2-51 |
| SPSW | $\underline{\mathrm{a}}(\mathrm{r}) \pm \mathrm{k}, \mathrm{cd}$ | Swap Program Status Word | 2-53 |

Required entries are underlined throughout

|  | Mnemonic (Command) | Argument | Instruction | Page |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { ASSOCIATIVE } \\ & \text { INSTR UCTIONS } \\ & \hline \end{aligned}$ | L | $\underline{r s}_{2}=\left\{\begin{array}{l}\frac{r s}{r} 1 \\ \frac{a}{\underline{r}} \times k\end{array}\right\}$ | Load Response Store Register | 2-56 |
| LOAD <br> RESPONSE STORE <br> REGISTERS AND <br> COMMON <br> REGISTER | LN | $\underline{r s}_{2}{ }^{-}\left\{\begin{array}{l}\frac{\mathrm{rs}}{\mathrm{a}} \mathrm{l} \\ \left.\frac{\mathrm{a} \pm \mathrm{k}}{\underline{r}}\right\}\end{array}\right\}$ | Load Complemented | 2-58 |
|  | LOR | $\underline{r s}_{2}-\left\{\begin{array}{l}\frac{\mathrm{rs}}{\mathrm{a}} 1 \\ \frac{\mathrm{r}}{\mathrm{r}} \mathrm{k}\end{array}\right\}$ | Load Logical OR | 2.60 |
|  | LORN | $\underline{r s} 2 \underline{-}\left\{\begin{array}{l}\frac{\mathrm{rs}}{\mathrm{a}} \mathrm{l} \\ \frac{\mathrm{r}}{\mathrm{r}}\end{array}\right\}$ | Load Logical OR Complemented | 2-62 |
|  | LAND |  | Load Logical AND | 2-64 |
|  | LANDN | $\underline{r s}_{2},\left\{\begin{array}{l}\frac{\mathrm{rs}}{\underline{\mathrm{s}}} 1 \\ \frac{\mathrm{~m}}{\mathrm{~m}}\end{array}\right\}$ | Load Logical AND Complemented | 2-66 |
|  | LXOR | $\underline{r s}_{2 \sim}\left\{\begin{array}{l}\underline{r s} 1 \\ \frac{a}{\underline{r}} \mathrm{k}\end{array}\right\}$ | Load Logical Exclusive OR | 2-68 |
|  | LXORN |  | Load Logical Exclusive OR Complemented | 2-70 |
|  | $\underline{L C}$ | a | Load Common Register from an Associative Memory Word | 2-72 |
|  | $\underline{L C M}$ | $\mathrm{a}_{1} \underline{\mathrm{a}}_{2}$ | Load Common Register Field from an Associative Memory Word | 2-74 |
|  | SET | $\underline{r s}$ | Set Response Store Register | 2.76 |
|  | CLR | $\underline{\text { r }}$ | Clear Response Store Register | 2-77 |
|  | ROT | $\underline{\mathrm{rs}, \mathrm{a}_{1}}{ }^{ \pm \mathrm{k}_{1}}, \mathrm{a}_{2} \pm \mathrm{k}_{2}$ | Rotate Response Store Register | $2-78$ |


| STORE RESPONSE STORE REGISTERS AND COMMON REGISTER | Mnemonic <br> (Command) | Argument | Instruction | Page |
| :---: | :---: | :---: | :---: | :---: |
|  | S | $\underline{r s,}\left\{\begin{array}{l}\frac{a}{r} \pm k \\ \underline{r}\end{array}\right\}$ | Store Response Store Into Associative Memory | 2-80 |
|  | SM | $\underline{\mathrm{rs},}\left\{\underline{\underline{a}}^{ \pm k}\right\}$ | Store Response Store Masked Into Associative Memory | 2-82 |
|  | SN | $\underline{r s,}\left\{\begin{array}{l}\underline{\mathrm{a}} \\ \underline{\mathrm{r}} \mathrm{k}\end{array}\right\}$ | Store Complement Into Associative Memory | 2-84 |
|  | SNM |  | Store Complement Masked Into Associative Memory | 2-86 |
|  | SOR |  | Store Logical Inclusive OR Into Associative Memory | 2-88 |
|  | $\underline{\text { SORM }}$ |  | Store Logical Inclusive OR, Masked Into Associative Memory | 2-90 |
|  | SORN | $\underline{r s,}\left\{\begin{array}{l}\underline{a} \pm k \\ \underline{r}\end{array}\right\}$ | Store Logical Inclusive OR, Complemented Into Associative Memory | 2-92 |
|  | SORNM |  | Store Logical Inclusive OR, Complented, Masked Into Associative Memory | 2-94 |
|  | SAND | $\underline{r s,}\left\{\begin{array}{l}\underline{a} \pm k \\ \underline{r}\end{array}\right\}$ | Store Logical AND Into Associative Memory | 2-96 |
|  | SANDM | $\underline{Y},\left\{\begin{array}{l}\underline{a} \pm k \\ \underline{\underline{x}}\end{array}\right\}$ | Store Logical AND Masked Into Associative Memory | 2-98 |
|  | SANDN | $\underline{r s,}\left\{{\underline{\underline{a}} \underline{\underline{r}}^{ \pm k}}\right\}$ | Store Logical AND Complemented Into Associative Memory | 2-100 |
|  | SANDNM | $\underline{Y},\left\{\begin{array}{l}\underline{a} \pm \mathrm{r} \\ \underline{r}^{ \pm}\end{array}\right\}$ | Store Logical AND, Complemented, Masked Into Associative Memory | 2-102 |
|  | $\underline{S C}$ | $\underline{a}_{1} \underline{-a}_{2}$ | Store Common Register Into Associative Memory | 2-104 |
|  | SCW | $\mathrm{a}_{1}{ }^{\text {a }}{ }_{2}$ | Store Common Register Into Associative Word | 2-106 |
| SEARCHES | FIND |  | Find the First Bit Set in Y Response Store | 2-109 |
|  | STEP |  | Step to First Y Set and Clear It | 2-109 |
|  | RESVFST |  | Step to First Y Set and Clear All Others | 2-110 |
|  | EQC | $\mathrm{a}_{1} 2^{\text {a }}$ 2 | Equal to Common Register Field | 2-111 |
|  | EQF | $\underline{a}_{1},{ }_{2}$ | Equal Fields | $2-112$ |
|  | NEC | $\mathrm{a}_{1}+\mathrm{a}_{2}$ | Not Equal to Common Register Field | 2-113 |
|  | NEF | $\mathrm{a}_{1} \underline{12}^{\text {a }}$ | Not Equal Fields | 2-114 |
|  | GTC | $\mathrm{a}_{1} \mathrm{l}_{2}$ | Greater Than Common Register Field | 2-115 |
|  | GTF | $\mathrm{a}_{1}{ }^{\text {a }}{ }_{2}$ | Greater Than Fields | 2-116 |
|  | GEC | $\mathrm{a}_{1}, \mathrm{a}_{2}$ | Greater than or Equal to Common Register Field | 2-117 |
|  | GEF | $\mathrm{a}_{1}, \mathrm{a}_{2}$ | Greater than or Equal Fields | 2-118 |
|  | LTC | $\mathrm{a}_{1}, \mathrm{a}_{2}$ | Less Than Common Register Field | 2-119 |
|  | LTF | $\mathrm{a}_{1}, \mathrm{a}_{2}$ | Less Than Fields | 2-120 |
|  | LEC | $\mathrm{a}_{1},{ }^{\text {a }} 2$ | Less Than or Equal Common Register Field | 2-121 |
|  | LEF | $\mathrm{a}_{1}, \mathrm{a}_{2}$ | Less Than or Equal Fields | 2-122 |
|  | MAXF | a | Maximum Fields | 2-123 |
|  | MINF | a | Minimum Fields | 2-124 |


| MOVES | MVF | $\mathrm{a}_{1} \mathrm{~L}_{2}$ | Move Field | 2-126 |
| :---: | :---: | :---: | :---: | :---: |
|  | MVCF | $\mathrm{a}_{1} \mathrm{~L}^{\text {a }} 2$ | Move the One's Complement of a Field | 2-128 |
|  | MVNF | $\mathrm{a}_{1} \underline{\mathrm{a}}^{\text {a }}$ | Move the Negative of a Field | 2-130 |
|  | MVAF | $\mathrm{a}_{1} \mathrm{~L}^{\text {a }} 2$ | Move the Absolute Value of a Field | 2-132 |
|  | INCF | $\underline{a}_{1}{ }^{\text {a }}{ }_{2}$ | Move Field with Increment | 2-134 |
|  | DECF | $\underline{a}_{1}{ }^{\text {, }}{ }_{2}$ | Move Field with Decrement | 2-136 |
| ARITHMETICS | ADC | $\mathrm{a}_{1}, \mathrm{a}_{2}, \mathrm{a}_{3}$ | Add Common Register to Field | 2-139 |
|  | ADF | $\mathrm{a}_{1}, \mathrm{a}_{2} \stackrel{a}{a}^{2}$ | Add Field to Field | 2-141 |
|  | SBC | $\underline{a}_{1}, \mathrm{a}_{2} \stackrel{\mathrm{a}}{2}$ | Subtract Common Register from Field | 2-143 |
|  | SBF | $\mathrm{a}_{1}, \mathrm{a}{ }_{2}, \mathrm{a}_{3}$ | Subtract Field from Field | 2-145 |
|  | MPC | $a_{1}, a_{2}, a_{3}$ | Multiply Field by Common Register | 2-147 |
|  | MPF | $\underline{a}_{1}, a_{2}, a_{3}$ | Multiply Field by Field | 2-149 |
|  | DVF | $\underline{a}_{1} \underline{a}_{2} \underline{a}_{3}$ | Divide Field by Field | 2-151 |
|  |  |  |  |  |
| CONTROL AND TEST | $\mathrm{INT}^{\left(\mathrm{a}_{1}\right.}{ }^{ \pm \mathrm{k}_{1}}$ | $\underline{a}_{2}, \pm \mathrm{k}_{2}$ | Interrupt Control and Test | 2-155 |
|  |  | $\mathrm{a}_{2}, \pm \mathrm{k}_{2}$ | Interlock Control and Test | 2-157 |
|  | WAIT |  | Deactivate the AP | 2-158 |
|  |  |  |  |  |
| PAGER INSTR UCTIONS | STRTSG, $\mathrm{a} \pm \mathrm{k}$ |  | Start Segment | 2-160 |
|  | ENDSG |  | End Segment | 2-160 |
|  | $\mathrm{MVSG}_{2} \mathrm{a}_{1}{ }^{ \pm \mathrm{k}_{1}}$ | $\mathrm{a}_{2}{ }^{ \pm k}{ }_{2}$ | Move a Page Segment | 2-161 |
|  | $\mathrm{MVSGI}_{2} \mathrm{a}_{1}{ }^{ \pm \mathrm{k}_{1}}$ | $\underline{a}_{2}{ }^{ \pm k}{ }_{2}$ | Move a Page Segment Immediate | 2-162 |
|  | PAGER | - ${ }^{\text {a }}$, | Pager Control | 2-163 |


| Mnemonic <br> (Command) <br> APPLE I/O <br> Statements | Arguments | Instruction | Page |
| :--- | :--- | :--- | :--- |
| BUFFER | Maxsize, mode, byte-count | Buffer-header Pseudo-op | $3-17$ |
| SVC | 1, slot_number, device-code-address | Attach Device to Slot | $3-5$ |
| SVC | 2 | Reset Peripherals | $3-22$ |
| SVC | 5, slot-number | Free a Device for I/O | $3-23$ |
| SVC | 7 | Exit From Program | $3-24$ |
| SVC | 8 | Restart Program | $3-21$ |
| SVC | 9, slot-number, buffer-address | Read Into Buffer | $3-15$ |
| SVC | 10, slot-number, buffer-address | Write From Buffer | $3-16$ |
| SVC | 13, timer-number, interrupt-number, time-value | Start a Timer | $3-25$ |
| SVC | 14, interrupt-number | Int-Signal Interrupt | $3-26$ |
| SVC | 15, interrupt-number, status, done-address | I Setup-Interrupt | $3-27$ |
| SVC | 18, operation, start-address | Pager Control | $3-28$ |
| SVC | 19, operation, start-address | PI/O Unit Control | $3-29$ |

APPENDIX B

ERROR CODES

ERROR CODES | When APPLE scans source statements to produce the object code, it |
| :--- |
| checks for improper use of the defined grammar. Up to two error codes |
| can be printed in the left hand margin for each statement in error. |
| Error code meanings are listed below. |

APPENDIX C

TERMS AND SYMBOLS

| AP | Associative Processor |
| :---: | :---: |
| Associative Memory | An associative array memory module consists of two basic components: array storage and response store. Each array contains 65,536 bits, organized as a square 256 words by 256 bits of solid state storage. Array input and output may be either 32 bits or 256 bits in parallel. Input data may be stored into the array through a mask contained in the response store. |
| Array <br> Selector | The Array Select register establishes those associative array memory modules that are to be active for an associative operation. The Array Select register is 32 bits wide. Each bit position controls one array, i. e., bit 0 corresponds to array 0 , bit 1 corresponds to array l, etc. A value of one in an Array Select register bit position will enable the corresponding array number. |
| AS | Array Select register ( 32 bits ) |
| ASH | Array Select register, High half (bits 0-15) |
| ASL | Array Select register, Low half (bits 16-31) |
| Associative Array | See Associative Memory |
| BL | Block length counter (16 bits) |
| Block <br> Length counter | The block length counter is a 16 -bit decrementing counter. The block length counter may be sued to control the length of a data block transfer. |
| Branch <br> and <br> Link <br> registers | A group of registers that occupies dedicated memory locations in the HSDB (addresses $600{ }_{16}$ to $607_{16}$ ). They are used as linkages to subroutines. |
| Bulk <br> Core | The bulk core memory is a section of AP control memory used to store instructions or data. In the standard STARAN S configuration it contains 16,384 words ( 32 bits each). Bulk core addresses range from $8000_{16}$ to $\mathrm{BFFF}_{16}$. |
| C | Common register ( 32 bits ) |
| cd | Control Digit |


| CDR | Card Reader |
| :---: | :---: |
| CH | Common register, High half (bits 0-15) |
| CL | Common register, Low half (bits 16-31) |
| Common <br> Register | The Common register is an AP register that contains 32 bits numbered 0 to 31 . Bit 0 is the left-most (most-significant) bit. Bit 31 is the rightmost (least-significant) bit. The Common register may contain the argument for a search operation performed upon the associative memory, the input data stored into an associative memory, or the input data received from an associative memory in a load operation. Data from an associative memory is loaded into the Common register through a mask generated by the mask generator. |
| Control <br> Digit | A control digit permits post-incrementing or post-decrementing of the DP register and/or post-decrementing the BL register. It is implemented in instructions with a Control Memory address, using the DP register as a base register. |
| Control <br> Memory <br> Address | The Control memory address is a symbolic or absolute address in Bulk Core, Page Memory, or the High Speed Data buffer. Valid address ranges are $000_{16}$ to $7 \mathrm{FF}_{16}$ and $8000_{16}$ to $\mathrm{BFF}{ }_{16}$. |
| Data <br> Pointer | The data pointer is a 16 -bit register in AP control that may contain the control memory address for block transfers. The data pointer can be stepped with each transfer within a data block. |
| DMA | Direct Memory Access |
| DP | Data Pointer ( 16 bits) |
| DP0 | Data Pointer, byte 0 (bits 0-7) |
| DP 1 | Data Pointer, byte 1 (bits 8-15) |
| EOM | End of Medium |
| EOT | End of Tape |
| Execution Location Counter | The Execution Location counter indicates the address of the instruction when it is executed. This will differ from the Load Location Counter only when program segments are moved to a Page Memory for execution. |


| FASCII | Formatted ASCII Code |
| :--- | :--- |
| FBIN | Formatted Binary Code |
| Field | There are two ways of denoting a field expression: |
| Expression | 1) $b \pm i$ |

where b must be a symbol, and i is an optional constant modifier. b should have been previously defined in a DF instruction. b represents the most-significant bit position and the number of contiguous bits occupied by a field in either the Common register or associative memory. The optional constant modifier, i, modifies only the mostsignificant bit position.
2) $(b, i) \pm j$
where b may be a constant or a symbol and represents the most significant bit position of a field. If $b$ was defined as a field via $a$ previous DF instruction, the most-significant bit position is the value used. i must be a constant and represents the number of contiguous bits occupied by the field. j is an optional constant modifying only the mostsignificant bit position of the field.

Field
Lengh Counter

Field
Pointers

FLI
FL2
FPE
FPl
FP2
FP3

Field length counters are 8-bit AP control registers used to contain the length of data fields. They may be decremented to allow stepping through the bits of a data field. When the counter's contents equal zero, an indication is sent to the AP control for test purposes. There are two field length counters: FLl and FL2.

A field pointer is an 8-bit AP control register that generally contains an array bit column or word address. Field pointers may be incremented or decremented to facilitate stepping through data fields. There are four field pointers: FP1, FP2, FP3, and FPE.

Field Length counter 1 (8 bits)
Field Length counter 2 ( 8 bits)
Field Pointer E (8 bits)
Field Pointer 1 (8 bits)
Field Pointer $2(8$ bits)
Field Pointer 3 ( 8 bits)


Interlocks

Interrupt MASK

Link
Pointer

Load
Location Counter

LSB

M

M
Response Store register

The High-Speed Data Buffer is a section of AP Control memory consisting of fast solid state elements. In the standard configuration of STARAN S it contains 512 words with addresses from $60{ }_{16}$ to $7 \mathrm{FF}_{16}$. Since the HSDB can be accessed faster than bulk core, it is a convenient place to store data and instructions that require quick access.

The EXF logic contains 64 stored bits called interlocks. These bits have no predetermined meaning. Software may assign a meaning to an interlock and use it for any purpose. Sixteen interlocks (hex addresses 00 through $0 F$ ) can be controlled and sensed manually be panel switches and lights to facilitate communication with an operator. The other 48 interlocks (hex addresses 10 through $3 F$ ) can only be sensed and controlled by function codes.

The program status word in the program control logic contains the interrupt mask for the 15 AP control interrupts. All interrupts with numbers greater than the mask are accepted. The interrupt mask is contained in bits 28 through 31 of the program status word.

The link pointer is registers FP1 and FP2 concatenated together. FP1 contains the address of the selected associative array memory module and FP2 contains the array word or bit column address. The link pointer is commonly used to store the address of the first responder of a search operation.

The load location keeps track of the addresses associated with instructions when they are loaded.

Least Significant Bit (bit 31 of 32 -bit word); right-most bit; low order bit.

M-Response Store Register; MASK (256 bits)

The $M$ response store register (MASK) is a 256-bit register contained in the response store element of each associative array memory module. Its special use is to select associative memory words participating in an associative operation.

| Masked Store | Data being stored into associative memory may be stored through a mask which is contained in the $M$ response store register. This is a masked store. Data will be stored only into words that have the corresponding $M$ register bit set. Other words are unchanged. |
| :---: | :---: |
| MDA | Multi-Dimensional Access memory; associative memory |
| MSB | Most Significant Bit (bit 0 of word); left-most bit; high-order bit. |
| Page <br> Memory | Three page memories of 512 words each are included in the AP control memory of the standard STARAN S configuration. They are fast memories that should be used for program segments that require frequent usage and/or fast execution. The page memory address ranges are: Page 0 $001_{16}$ to $1 \mathrm{FF}_{16}$; Page $1-200_{16}$ to $3 \mathrm{FF}_{16}$; Page $2-400_{16}$ to $5 \mathrm{FF}_{16}$. |
| Page 0 | High-speed solid state memory; 51232 -bit words |
| Pagel | High-speed solid state memory; 51232 -bit words |
| Page2 | High-speed solid state memory; 51232 -bit words |
| PC | Program Counter (16 bits) |

PARALLEL INPUT/ OUTPUT (OPTIONAL FEATURE)

Program Counter

Each associative array in STARAN can have up to 256 inputs and 256 outputs into the custom I/O cabinet. The basic width of the parallel input/output ( $\mathrm{PI} / \mathrm{O}$ ) is 256 n where n is equal to the number of associative arrays in the system ( n can have a maximum value of 32 ). The custom I/O cabinet is capable of buffering and reformatting the data received from any peripheral device to match the width necessary to communicate with the STARAN associative array.

The program counter occupies bits 0-15 of the program status word in AP control. The program counter contains the address of the current instruction being executed. It is normally incremented sequentially through control memory. Its normal sequence may be altered by branch or loop instruction.

| Program <br> Status <br> Word | The Program Status Word (PSW) consists of the program counter (PC) (bits $0-15$ ), which contains the address of the current AP control instruction being executed, and the Interrupt Mask (IMASK) (bits 28-31), which contains the current interrupt status. |
| :---: | :---: |
| PSW | Program Status Word |
| Resolve | The resolver logic in AP control finds the associative array memory module address and word address of the first responder. The array address is loaded into FP1 and the word address into FP2 (see link pointer). This permits subsequent operations to only affect the first responder. |
| Responder | A responder is a response store element in an enabled associative array memory module whose $Y$ register bit is set. Generally, responders indicate words satisfying some search criteria. The Y register can be tested for a response or a no-response condition. |
| Response | See responder |
| RS | Response Store |
| R0 | Branch and Link Register (memory location 600 16 ) |
| R1 | Branch and Link Register (memory location 60116 ) |
| R2 | Branch and Link Register (memory location 601 ${ }_{16}$ ) |
| R3 | Branch and Link Register (memory location 60316) |
| R4 | Branch and Link Register (memory location 604 16) |
| R5 | Branch and Link Register (memory location 60516 ) |
| R6 | Branch and Link Register (memory location 60616) |
| R7 | Branch and Link Register (memory location 60716) |
| SPS | STARAN Program Supervisor |
| SVS | Supervisor call |
| UBIN | Unformatted Binary |
| UASCII | Unformatted ASCII |

Register

X Response Store Register (256 bits)
The X response store register is a 256 -bit register contained in the response store element of each associative array memory module. It may be used as temporary storage of data loaded from the array or stored into the array. It can be combined logically with data from the input network and/or the Y register. It is useful as temporary storage in parallel arithmetic operations or searches.

Y Response Store register (256 bits)
The Y response store register is a 256 -bit register contained in the response store element of each associative array memory module. It may be used as temporary storage of data loaded from the array or stored into the array. It can be combined logically with data from the input network. It is useful as temporary storage in parallel arithmetic operations and searches. It is also used as the responder in a resolve operation.

APPENDIX D

HEXADECIMAL/DECIMAL TABLE

## GENERAL

HEXADECIMALDECIMAL NUMBER CONVERSION

The table provides for direct conversion of hexadecimal and decimal numbers in these ranges:

| Hexadecimal | Decimal |
| :--- | :---: |
| 000 to FFF | 0000 to 4095 |

In the table, the decimal value appears at the intersection of the row representing the most significant hexadecimal digits ( $16^{2}$ and $16^{1}$ ) and the column representing the least significant hexadecimal digit ( $16^{\circ}$ ).

| $\mathrm{C}_{21}^{16}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| HEX |  |  | 2 |
| C0 | 3072 | 3073 | 3074 |
| Cl | 3088 | 3089 | 3090 |
| C2 | 3104 | (3105 | 3106 |
| C3 | 3120 | 3121 | 3122 |

For numbers outside the range of the table, add the following values to the table figures:

| Hexadecimal | Decimal |  | Hexadecimal | Decimal |
| :---: | ---: | :---: | :---: | :---: |
| 1000 | 4,096 |  | C000 | 49,152 |
| 2000 | 8,192 |  | D000 | 53,248 |
| 3000 | 12,288 |  | E000 | 57,344 |
| 4000 | 16,384 |  | F000 | 61,440 |
| 5000 | 20,480 |  | 10000 | 65,536 |
| 6000 | 24,576 |  | 20000 | 131,072 |
| 7000 | 28,672 |  | 30000 | 196,608 |
| 8000 | 32,768 |  | 40000 | 262,144 |
| 9000 | 36,864 |  | 50000 | 327,680 |
| A000 | 40,960 |  | 60000 | 393,216 |
| B000 | 45,056 |  | 70000 | 458,752 |

$$
1 \mathrm{C} 21_{16}=7201_{10}
$$

| Hexadecimal | Decimal |
| :---: | :---: |
| C21 | 3105 |
| +1000 | 4096 |
| 1 C 21 | 7201 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0000 | 0001 | 0002 | 0003 | 0004 | 0005 | 0006 | 0007 | 0008 | 0009 | 0 C 10 | 0011 | 0012 | 0013 | 0014 | 0015 |
| 01 | 0016 | 0017 | 0018 | 0019 | 0020 | 0021 | 0022 | 0023 | 0024 | 0025 | 0026 | 0027 | 0028 | 0029 | 0030 | 0031 |
| 02 | 0032 | 0033 | 0034 | 0035 | 0036 | 0037 | 0038 | 0039 | 0040 | 0041 | 0042 | 0043 | 0044 | 0045 | 0046 | 0047 |
| 03 | 0048 | 0049 | 0050 | 0051 | 0052 | 0053 | 0054 | 0055 | 0056 | 0057 | 0058 | 0059 | 0060 | 0061 | 0062 | 0063 |
| 04 | 0064 | 0065 | 0066 | 0067 | 0068 | 0069 | 0070 | 0071 | 0072 | 0073 | 0074 | 0075 | 0076 | 0077 | 0078 | 0079 |
| 05 | 0080 | 0081 | 0082 | 0083 | 0084 | 0085 | 0086 | 0087 | 0088 | 0089 | 0090 | 0091 | 0092 | 0093 | 0094 | 0095 |
| 06 | 0096 | 0097 | 0098 | 0099 | 0100 | 0101 | 0102 | 0103 | 0104 | 0105 | 0122 | 0123 | 0124 | 0125 | 0126 | 0127 |
| 07 | 0112 | 0113 | 0114 | 0115 | 0116 | 0117 | 0118 | 0119 | 0120 | 0121 | 0122 | 0139 | 0140 | 0141 | 0142 | 0143 |
| 08 | 0128 | 0129 | 0130 | 0131 | 0132 | 0133 | 0134 | 0135 | 0136 | 0153 | 0154 | 0155 | 0156 | 0157 | 0158 | 0159 |
| 09 | 0144 | 0145 | 0146 | 0147 | 0148 | 0149 | 0150 | 0167 | 0168 | 0169 | 0170 | 0171 | 0172 | 0173 | 0174 | 0175 |
| OA | 0160 | 0161 | 0162 | 0163 | 0164 | 0165 | 0166 | 0183 | 0184 | 0185 | 0186 | 0187 | 0188 | 0189 | 0190 | 0191 |
| OB | 0176 | 0177 | 0178 | 0179 | 0196 | 0181 | 0198 | 0199 | 0200 | 0201 | 0202 | 0203 | 0204 | 0205 | 0206 | 0267 |
| ${ }^{\circ}$ | 0192 | 0209 | 0210 | 0211 | 0212 | 0213 | 0214 | 0215 | 0216 | 0217 | 0218 | 0219 | C220 | 0221 | 0222 | 0223 |
| OE | 0224 | 0225 | 0226 | 0227 | 0228 | 0229 | 0230 | 0231 | 0232 | 0233 | 0234 | 0235 | 0236 | 0237 | 0238 | 0239 |
| 0 F | 0240 | 0241 | 0242 | 0243 | 0244 | 0245 | 0246 | 0247 | 0248 | 0249 | 0250 | 0251 | 0252 | 0253 | 0254 | 0255 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | $\epsilon$ | 7 | 8 | 9 | A | B | C | D | E | F |
| 10 | 0256 | 0257 | 0258 | 0259 | 0260 | 0261 | 0262 | 0263 | 0264 | 0265 | 026 | 026 | 0268 | 0269 | 0270 | C271 |
| 11 | 0272 | 0273 | 0274 | 0275 | 0276 | 0277 | 0278 | 0279 | 0280 | 0281 | 0282 | 0283 | 0284 | 0285 | 0286 |  |
| 12 | 0288 | 0289 | 0290 | 0291 | 0292 | 0293 | 0294 | 0295 | 0296 | 0297 | 0298 | 0299 | 0300 | 0301 | 0318 | 0319 |
| 13 | 0304 | 0305 | 0306 | 0307 | 0308 | 0309 | 0310 | 0311 | 0312 | 0313 | 03 | 03 | 0316 | 0333 | 0334 | C335 |
| 14 | 0320 | 0321 | 0322 | 0323 | 0324 | 325 | 326 | 32 | 0328 | 0329 | 0330 | 0347 | 0348 | 0349 | 0350 | 0351 |
| 15 | 0336 | 0337 | 0338 | 0339 | . 03350 | 0341 |  |  | 0344 | $03+5$ 0361 | 0362 | 0363 | 0364 | 0365 | 0366 | 0367 |
| 16 | 0352 | 0353 | 0354 | 0355 0371 | . 03372 | 0373 | 0374 | 0375 | 0376 | 0377 | 0378 | 0379 | 0380 | 0381 | 0382 | 0383 |
| 17 18 | 0368 0384 | 0369 | 0370 | 0387 | 0388 | 0389 | 0390 | 0391 | 0392 | 0393 | 0394 | 0395 | 0396 | 0397 | 0398 |  |
| 19 | 0400 | 0401 | 0402 | 0403 | 0404 | 0405 | 0406 | 0407 | 0408 | 0409 | 0410 | 0411 | 0412 | 0413 | 0414 | C413 |
| 1A | 0416 | 0417 | 0418 | 0419 | 0420 | 0421 | 0422 | 0423 | 0424 | 0425 | 0426 | 0427 | 0428 | 0445 | 0446 | 0447 |
| 1 B | 0432 | 0433 | 0434 | 0435 | 0435 | 0437 | 0438 |  | 045 |  | 0458 | 0459 | 0460 | 0461 | 0462 | 0463 |
| 1 C | 0448 | 0449 | 0450 | 0451 | 0452 | 0453 | 0454 | 0455 | 0456 | 0457 | 0474 | 0475 | 0476 | 0477 | 0478 | 0479 |
| 1 D | 0464 | 0465 | 0466 | 467 | 0468 | 5 | 0470 | 0487 | 0488 | 0489 | 0490 | 0491 | 0492 | 0493 | 0494 | 0495 |
| 1 l | 480 | 0481 | 0482 | 0489 | 0584 | 0501 | 0502 | 0503 | 0504 | 0505 | 0506 | 0507 | 0508 | 9 | 10 | (i511 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 20 | 0512 | 05 | 0514 | 0515 | 0516 | 0517 | 0518 | 0519 | 0520 | 0521 | 0522 | 0523 | 0524 | 0525 | 0526 | 0527 |
| 21 | 0528 | 0529 | 0530 | 0531 | 0532 | 0533 | 0534 | 0535 | 0536 | 0537 | 0538 | 0539 | 0540 | 0541 | 0542 | 0543 |
| 22 | 0544 | 0545 | 0546 | 0547 | 0548 | 0549 | 0550 | 0551 | 0552 | 0553 | 0554 | 0555 | 0556 | 0557 | 0558 | 0559 |
| 23 | 0560 | 0561 | 0562 | 0563 | 0564 | 0565 | 0566 | 0567 | 0568 | 0569 | 0570 | 0571 | 0572 | 0573 | 74 | 0575 |
| 24 | 0576 | 0577 | 0578 | 0579 | 0580 | 0581 | 0582 | 0583 | 0584 | 0585 | 0586 | 0587 | 0588 | 0589 | 0590 | 0591 |
| 25 | 0592 | 0593 | 0594 | 0595 | 0596 | 0597 | 0598 | 0599 | 0600 | 0601 | 0602 | 0603 | 0604 | 0605 | 0606 | 0607 |
| 26 | 0608 | 0609 | 0610 | 0611 | 0612 | 0613 | 0614 | 0615 | 0616 | 0617 | 0618 | 0619 | 0620 | 0621 | 0622 | 0623 |
| 27 | 0624 | 0625 | 0676 | 0627 | 0628 | 0679 | 0630 | 0631 | 0632 | 0633 | 0634 | 0635 | 0636 | 0637 | 0638 | 0639 |
| 28 | 0640 | 0641 | 0642 | 0643 | 0644 | 0645 | 0646 | 0647 | 0648 | 0649 | 0650 | 0651 | 0652 | 0653 | 0654 | 0655 |
| 29 | 0656 | 0657 | 0658 | 0659 | 0660 | 0661 | 0662 | 0663 | 0664 | 0665 | 0666 | 0667 | 0668 | 0669 | 0670 | 0671 |
| 2A | 0672 | 0673 | 0674 | 0675 | 0676 | 0677 | 0678 | 0679 | 0680 | 0681 | 0682 | 0683 | 0684 | 0685 | 0686 | 0687 |
| 2B | 0688 | 0689 | 0690 | 0691 | 0692 | 0693 | 0694 | 0695 | 0696 | 0697 | 0698 | 0699 | 0700 | 0701 | 0702 | 0703 |
| 2C | 0704. | 0705 | 0706 | 0707 | 0708 | 0709 | 0710 | 0711 | 0712 | 0713 | 0714 | 0715 | 0716 | 0717 | 0718 | 0719 |
| 2D | 0720 | 0721 | 0722 | 0723 | 0724 | 0725 | 0726 | 0727 | 0728 | 0729 | 0730 | 0731 | 0732 | 0733 | 0734 | 6735 |
| 2E | 0736 | 0737 | 0738 | 0739 | 0740 | 0741 | 0742 | 0743 | 0744 | 0745 | 0746 | 0747 | 0748 | 0749 | 0750 | 0751 |
| 2F | 0752 | 0753 | 0754 | 0755 | 0756 | 0757 | 0758 | 0759 | 0760 | 0761 | 0762 | 0763 | 0764 | 0765 | 0766 | 0767 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | y | A | B | C | D | E | F |
| 30 | U768 | 0769 | 0770 | 0771 | 077 | 0773 | 0774 | 0775 | 0776 | 0777 | 0778 | 0779 | 0780 | 0781 | 0782 | 0783 |
| 31 | 0784 | 0785 | 0786 | 0787 | 0788 | 0789 | 0790 | 0791 | 0792 | 0793 | 0794 | 0795 | 0796 | 0797 | 0798 | 0799 |
| 32 | 0800 | 0801 | 0802 | 0803 | 0804 | 0805 | 0806 | 0807 | 0808 | 0809 | 0810 | 0811 | 0812 | 0813 | 0814 | 0815 |
| 33 | 0816 | 0817 | 0818 | 0819 | 0820 | 0821 | 0822 | 0823 | 0824 | 0825 | . 0826 | 0827 | 0828 | 0829 | 0830 | 0831 |
| 34 | C832 | 0833 | 0834 | 0835 | 0836 | 0837 | 0838 | 0839 | 0840 | 0841 | 0842 | 0843 | 0844 | 0845 | 0846 | 0847 |
| 35 | 0848 | 0849 | 0850 | 0851 | 0852 | 0853 | 0854 | 0855 | 0856 | 0857 | 0858 | 0859 | 0860 | 0861 | 0862 | 0863 |
| 36 | 0864 | 0865 | 0866 | 0867 | 0868 | 0869 | 0870 | 0871 | 0872 | 0873 | 0874 | 0875 | 0876 | 0877 | 0878 | 0879 |
| 37 | 0880 | 0881 | 0882 | 0883 | 0884 | 0885 | 0886 | 0887 | 0888 | 0889 | 0890 | 0891 | 0892 | 0893 | 0894 | 0895 |
| 38 | 0896 | 0897 | 0898 | 0899 | 0900 | 0901 | 0902 | 0903 | 0904 | 0905 | 0906 | 0907 | 0908 | 0909 | $1) 910$ | 0911 |
| 39 | 0912 | 0913 | 0914 | 0915 | 0916 | 0917 | 0918 | 0919 | 0920. | 0921 | 0922 | 0923 | 0924 | 0925 | 0926 | 0927 |
| 3A | 0928 | 0929 | 0930 | 0931 | 0932 | 0933 | 0934 | 0935 | 0936 | 0937 | 0938 | 0939 | 0940 | 0941 | 0942 | 0943 |
| 3B | 0944 | 0945 | 0946 | 0947 | 0948 | 0949 | 0950 | 0951 | 0952 | 0953 | 0954 | 0955 | 0956 | 0957 | 0958 | 0959 |
| 3 C | 0960 | 0961 | 0962 | 0963 | 0964 | 0965 | 0966 | 0967 | 0968 | 0969 | 0970 | 0971 | 0972 | 0973 | 0974 | 0975 |
| 3D | 0976 | 0977 | 0978 | 0979 | 0980 | 0981 | 0982 | 0983 | 0984 | 0985 | 0986 | 0987 | 0988 | 0989 | 0990 | 0991 |
| 3E | 0992 | 0993 | 0994 | 0995 | 0996 | 0997 | 0998 | 0999 | 1000 | 1001 | 1002 | 1003 | 1004 | 1005 | 1006 | 1007 |
| 3 F | 1008 | 1009 | 1010 | 1011 | 1012 | 1013 | 1014 | 1015 | 1016 | 1017 | 1018 | 1019 | 1020 | 1021 | 1022 | 1023 |


| 40 | 1024 | 1025 | 1026 | 1027 | 1028 | 1029 | 1030 | 1031 | 1032 | 1033 | 1034 | 1035 | 1035 | 1037 | 1038 | 1039 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 41 | 1040 | 1041 | 1042 | 1043 | 1044 | 1045 | 1046 | 1047 | 1048 | 1049 | 1050 | 1051 | 1052 | 1053 | 1054 | 1055 |
| 42 | 1056 | 1057 | 1058 | 1059 | 1060 | 1061 | 1062 | 1063 | 1064 | 1065 | 1066 | 1067 | 1068 | 1069 | 1070 | 1071 |
| 43 | 1072 | 1073 | 1074 | 1075 | 1076 | 1077 | 1078 | 1079 | 1080 | 1081 | 1082 | 1083 | 1084 | 1085 | 1085 | 1087 |
| 44 | 1088 | 1089 | 1090 | 1091 | 1092 | 1093 | 1094 | 1095 | 1096 | 1097 | 1098 | 1099 | 1100 | 1101 | 1102 | 1103 |
| 45 | 1104 | 1105 | 1106 | 1107 | 1108 | 1109 | 1110 | 1111 | 1112 | 1113 | 1114 | 1115 | 1116 | 1117 | 1118 | 1119 |
| 46 | 1120 | 1121 | 1122 | 1123 | 1124 | 1125 | 1126 | 1127 | 1128 | 1129 | 1130 | 1131 | 1132 | 1133 | 1134 | 1135 |
| 47 | 1136 | 1137 | 1138 | 1139 | 1140 | 1141 | 1142 | 1143 | 1144 | 1145 | 1146 | 1147 | 1148 | 1149 | 1150 | 1151 |
| 48 | 1152 | 1153 | 1154 | 1155 | 1156 | 1157 | 1158 | 1159 | 1160 | 1161 | 1162 | 1163 | 1164 | 1165 | 1166 | 1167 |
| 49 | 1168 | 1169 | 1170 | 1171 | 1172 | 1173 | 1174 | 1175 | 1176 | 1177 | 1178 | 1179 | 1180 | 1181 | 1182 | 1183 |
| 4 A | 1184 | 1185 | 1186 | 1187 | 1188 | 1189 | 1190 | 1191 | 1192 | 1193 | 1194 | 1195 | 1196 | 1197 | 1198 | 1199 |
| 4 B | 1200 | 1201 | 1202 | 1203 | 1204 | 1205 | 1206 | 1207 | 1208 | 1209 | 1210 | 1211 | 1212 | 1213 | 1214 | 1215 |
| 4C | 1216 | 1217 | 1218 | 1219 | 1220 | 1221 | 1222 | 1223 | 1224 | 1225 | 1226 | 1227 | 1228 | 1229 | 1230 | 1231 |
| 4D | 1232 | 1233 | 1234 | 1235 | 1236 | 1237 | 1238 | 1239 | 1240 | 1241 | 1242 | 1243 | 1244 | 1245 | 1246 | 1247 |
| 4E | 1248 | 1249 | 1250 | 1251 | 1252 | 1253 | 1254 | 1255 | 1256 | 1257 | 1258 | 1259 | 1260 | 1261 | 1262 | 1263 |
| 4 F | 1264 | 1265 | 1266 | 1267 | 1268 | 1269 | 1270 | 1271 | 1272 | 1273 | 1274 | 1275 | 1276 | 1277 | 1278 | 1279 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | $\lambda$ | B | C | D | E | F |
| 50 | 1280 | 1281 | 1282 | 1283 | 1284 | 1285 | 1286 | 1287 | 1288 | 1289 | 1290 | 1291 | 1292 | 1293 | 1294 | 1295 |
| 51 | 1296 | 1297 | 1298 | 1299 | 1300 | 1301 | 1302 | 1303 | 1304 | 1305 | 1306 | 1307 | 1308 | 1309 | 1310 | 1311 |
| 52 | 1312 | 1313 | 1314 | 1315 | 1316 | 1317 | 1318 | 1319 | 1320. | 1321 | 1322 | 1323 | 1324 | 1325 | 1326 | 1327 |
| 53 | 1328 | 1329 | 1330 | 1331 | 1332 | 1333 | 1334 | 1335 | 1336 | 1337 | 1338 | 1339 | 1340 | 1341 | 1342 | 1343 |
| 54 | 1344 | 1345 | 1346 | 1347 | 1348 | 1349 | 1350 | 1351 | 1352 | 1353 | 1354 | 1355 | 1356 | 1357 | 1358 | 1359 |
| 55 | 1360 | 1361 | 1362 | 1363 | 1364 | 1365 | 1366 | 1367 | 1368 | 1369 | 1370 | 1371 | 1372 | 1373 | 1374 | 1375 |
| 56 | 1376 | 1377 | 1378 | 1379 | 1380 | 1381 | 1382 | 1383 | 1384 | 1385 | 1386 | 1387 | 1388 | 1389 | 1390 | 1391 |
| 57 | 1392 | 1393 | 1394 | 1395 | 1396 | 1397 | 1398 | 1399 | 1400 | 1401 | 1402 | 1403 | 1404 | 1405 | 1406 | 1407 |
| 58 | 1408 | 1409 | 1410 | 1411 | 1412 | 1413 | 1414 | 1415 | 1416 | 1417 | 1418 | 1419 | 1420 | 1421 | 1422 | 1423 |
| 59 | 1424 | 1425 | 1426 | 1427 | 1428 | 1429 | 1430 | 1431 | 1432 | 1433 | 1434 | 1435 | 1436 | 1437 | 1438 | 1439 |
| 5A | 1440 | 1441 | 1442 | 1443 | 1444 | 1445 | 1446 | 1447 | 1448 | 1449 | 1450 | 1451 | 1452 | 1453 | 1454 | 1455 |
| 5B | 1456 | 1457 | 1458 | 1459 | 1460 | 1461 | 1462 | 1463 | 1464 | 1465 | 1466 | 1467 | 1468 | 1469 | 1470 | 1471 |
| 5 C | 1472 | 1473 | 1474 | 1475 | 1476 | 1477 | 1478 | 1479 | 1480 | 1481 | 1482 | 1483 | 1484 | 1485 | 1486 | 1487 |
| 5D | 1488 | 1489 | 1490 | 1491 | 1492 | 1493 | 1494 | 1495 | 1496 | 1497 | 1498 | 1499 | 1500 | 1501 | 1502 | 1503 |
| 5 E | 1504 | 1505 | 1506 | 1507 | 1508 | 1509 | 1510 | 1511 | 1512 | 1513 | 1514 | 1515 | 1516 | 1517 | 1518 | 1519 |
| SF | 1520 | 1521 | 1522 | 1523 | 1524 | 1525 | 1526 | 1527 | 1528 | 1529 | 1530 | 1531 | 1532 | 1533 | 1534 | 1535 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |
| 60 | 1536 | 1537 | 1538 | 1539 | 1540 | 1541 | 1542 | 1543 | 1544 | 1545 | 1546 | 1547 | 1548 | 1549 | 1550 | 1551 |
| 61 | 1552 | 1553 | 1554 | 1555 | 1556 | 1557 | 1558 | 1559 | 1560 | 1561 | 1562 | 1563 | 1564 | 1565 | 1566 | 1567 |
| 62 | 1568 | 1569 | 1570 | 1571 | 1572 | 1573 | 1574 | 1575 | 1576 | 1577 | 1578 | 1579 | 1580 | 1581 | 1582 | 1583 |
| 63 | 1584 | 1585 | 1586 | 1587 | 1588 | 1589 | 1590 | 1591 | 1592 | 1593 | 1594 | 1595 | 1596 | 1597 | 1598 | 1599 |
| 64 | 1600 | 1601 | 1602 | 1603 | 1604 | 1605 | 1606 | 1607 | 1608 | 1609 | 1610 | 1611 | 1612 | 1613 | 1614 | 1615 |
| 65 | 1616 | 1617 | 1618 | 1619 | 1620 | 1621 | 1622 | 1623 | 1624 | 1625 | 1626 | 1627 | 1628 | 1629 | 1630 | 1631 |
| 66 | 1632 | 1633 | 1634 | 1635 | 1636 | 1637 | 1638 | 1639 | 1640 | 1641 | 1642 | 1643 | 1644 | 1645 | 1646 | 1647 |
| 67 | 1648 | 1649 | 1650 | 1651 | 1652 | 1653 | 1654 | 1655 | 1656 | 1657 | 1658 | 1659 | 1660 | 1661 | 1662 | 1663 |
| 68 | 1664 | 1665 | 1666 | 1667 | 1668 | 1669 | 1670 | 1671 | 1672 | 1673 | 1674 | 1675 | 1676 | 1677 | 1678 | 1679 |
| 69 | 1680 | 1681 | 1682 | 1683 | 1684 | 1685 | 1686 | 1687 | 1688 | 1689 | 1690 | 1691. | 1692 | 1693 | 1694 | 1695 |
| 6A | 1696 | 1697 | 1698 | 1699 | 1700 | 1701 | 1702 | 1703 | 1704 | 1705 | 1706 | 1707 | 1708 | 1709 | 1710 | 1711 |
| 6B | 1712 | 1713 | 1714 | 1715 | 1716 | 1717 | 1718 | 1719 | 1720 | 1721 | 1722 | 1723 | 1724 | 1725 | 1726 | 1727 |
| 6 C | 1728 | 1729 | 1730 | 1731 | 1732 | 1733 | 1734 | 1735 | 1736 | 1737 | 1738 | 1739 | 1740 | 1741 | 1742 | 1743 |
| 6 D | 1744 | 1745 | 1746 | 1747 | 1748 | 1749 | 1750 | 1751 | 1752 | 1753 | 1754 | 1755 | 1756 | 1757 | 1758 | 1759 |
| 6 E | 1760 | 1761 | 1762 | 1763 | 1764 | 1765 | 1766 | 1767 | 1768 | 1769 | 1770 | 1771 | 1772 | 1773 | 1774 | 1775 |
| 6 F | 1776 | 1777 | 1778. | 1779 | 1780 | 1781 | 1782 | 1783 | 1784 | 1785 | 1786 | 1787 | 1788 | 1789 | 1790 | 1791 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | $A$ | B | C | D | $E$ | F |
| 70 | 1792 | 1793 | 1794 | 1795 | 1796 | 1797 | 1798 | 1799 | 1800 | 1801 | 1802 | 1803 | 1804 | 1805 | 1846 | 1807 |
| 71 | 1808 | 1809 | 1810 | 1811 | 1812 | 1813 | 1814 | 1815 | 1816 | 1817 | 1818 | 1819 | 1820 | 1821 | 1822 | 1823 |
| 72 | 1824 | 1825 | 1826 | 1827 | 1828 | 1829 | 1830 | 1831 | 1832 | 1833 | 1834 | 1835 | 1836 | 1837 | 1838 | 1839 |
| 73 | 1840 | 1841 | 1842 | 1843 | 1844 | 1845 | 1846 | 1847 | 1848 | 1849 | 1850 | 1851 | 1852 | 1853 | 1854 | 1855 |
| 74 | 1856 | 1857 | 1858 | 1859 | 1860 | 1861 | 1862 | 1863 | 1864 | 1865 | 1866 | 1867 | 1868 | 1869 | 1870 | 1871 |
| 75 | 1872 | 1873 | 1874 | 1875 | 1876 | 1877 | 1878 | 1879 | 1880 | 1881 | 1882 | 1883 | 1884 | 1885 | 1886 | 1887 |
| 76 | 1888 | 1889 | 1890 | i891 | 1892 | 1893 | 1894 | 1895 | 1896 | 1897 | 1898 | 1899 | 1900 | 1901 | 1902 | 1903 |
| 77 | 1904 | 1905 | 1906 | 1907 | 1908 | 1909 | 1910 | 1911 | 1912 | 1913 | 1914 | 1915 | 1916 | 1917 | 1918 | 1919 |
| 78 | 1920 | 1921 | 1922 | 1923 | 1924 | 1925 | 1926 | 1927 | 1928 | 1929 | 1930 | 1931 | 1932 | 1933 | 1934 | 1935 |
| 79 | 1936 | 1937 | 1938 | 1939 | 1940 | 1941 | 1942 | 1943 | 1944 | 1945 | 1946 | 1947 | 1948 | 1949 | 1950 | 1951 |
| 7A | 1952 | 1953 | 1954 | 1955 | 1956 | 1957 | 1958 | 1959 | 1960 | 1961 | 1962 | 1963 | 1964 | 1965 | 1966 1982 | 1967 |
| 7 B | 1968 | 1969 | 1970 | 1971 | 1972 | 1973 | 1974 | 1975 | 1976 | 1977 | 1978 | 1979 | 1980 | 1981 | 1982 | 1983 |
| 7 C | 1984 | 1985 | 1985 | 1987 | 1988 | 1989 | 1990 | 1991 | 1992 | 1993 | 1994 | 1995 | 1996 | 1997 | 1998 | 1999 |
| 7D | 2000 | 2001 | 2002 | 2003 | 2004 | 2005 | 2006 | 2007 | 2008 | 2009 | 2010 | 2011 | 2012 | 2013 | 2014 | 2015 |
| 7 E | 2016 | 2017 | 2018 | 2019 | 2020 | 2021 | 2022 | 2023 | 2024 | 2025 | 2026 | 2027 | 2028 | 2029 | 2030 | 2031 |
| 7F | 2032 | 2033 | 2034 | 2035 | 2036 | 2037 | 2038 | 2039 | 2040 | 2041 | 2042 | 2043 | 2044 | 2045 | 2046 | 2047 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | ४ | 9 | A | B | C | D | $E$ | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | 2048 | 2049 | 2050 | 2051 | 2052 | 2053 | 2054 | 2055 | 2056 | 2057 | 2058 | 2059 | 2060 | 2061 | 2062 | 2063 |
| 81 | 2064 | 2065 | 2066 | 2067 | 2068 | 2069 | 2070 | 2071 | 2072 | 2073 | 2074 | 2075 | 2076 | 2077 | 2078 | 2079 |
| 82 | 2080 | 2081 | 2082 | 2083 | 2084 | 2085 | 2086 | 2087 | 2088 | 2089 | 2090 | 2091 | 2092 | 2093 | 2094 | 2095 |
| 83 | 2096 | 2097 | 2098 | 2099 | 2100 | 2101 | 2102 | 2103 | 2104 | 2105 | 2106 | 2107 | 2108 | 2109 | 2110 | 2111 |
| 84 | 2112 | 2113 | 2114 | 2115 | 2116 | 2117 | 2118 | 2119 | 2120 | 2121 | 2122 | 2123 | 2124 | 2125 | 2126 | 2127 |
| 85 | 2128 | 2129 | 2130 | 2131 | 2132 | 2133 | 2134 | 2135 | 2136 | 2137 | 2138 | 2139 | 2140 | 2141 | 2142 | 2143 |
| 86 | 2144 | 2145 | 2146 | 2147 | 2148 | 2149 | 2150 | 2151 | 2152 | 2153 | 2154 | 2155 | 2156 | 2157 | 2158 | 2159 |
| 87 | 2160 | 2161 | 2162 | 2163 | 2164 | 2165 | 2166 | 2167 | 2168 | 2169 | 2170 | 2171 | 2172 | 2173 | 2174 | 2175 |
| 88 | 2176 | 2177 | 2178 | 2179 | 2180 | 2181 | 2182 | 2183 | 2184 | 2185 | 2186 | 2187 | 2188 | 2189 | 2190 | 2191 |
| 89 | 2192 | 2193 | 2194 | 2195 | 2196 | 2197 | 2198 | 2199 | 2200 | 2201 | 2202 | 2203 | 2204 | 2205 | 2206 | 2207 |
| 8A | 2208 | 2209 | 2210 | 2211 | 2212 | 2213 | 2214 | 2215 | 2216 | 2217 | 2218 | 2219 | 2220 | 2221 | 2222 | 2223 |
| 8B | 2224 | 2225 | 2226 | 2227 | 2228 | 2229 | 2230 | 2231 | 2232 | 2233 | 2234 | 2235 | 2236 | 2237 | 2238 | 2239 |
| 8C | 2240 | 2241 | 2242 | 2243 | 2244 | 2245 | 2246 | 2247 | 2248 | 2249 | 2250 | 2251 | 2252 | 2253 | 2254 | 2255 |
| 8D | 2256 | 2257 | 2258 | 2259 | 2260 | 2261 | 2262 | 2263 | 2264 | 2265 | 2266 | 2267 | 2268 | 2269 | 2270 | 2271 |
| 8E | 2272 | 2273 | 2274 | 2275 | 2276 | 2277 | 2278 | 2279 | 2280 | 2281 | 2282 | 2283 | 2284 | 2285 | 2286 | 2287 |
| 8 F | 2288 | 2289 | 2290 | 2291 | 2292 | 2293 | 2294 | 2295 | 2296 | 2297 | 2298 | 2299 | 2300 | 2301 | 2302 | 2303 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 4 | A | B | C | D | E | F |
| 90 | 2304 | 2305 | 2306 | 2307 | 2308 | 2309 | 2310 | 2311 | 2312 | 2313 | 2314 | 2315 | 2316 | 2317 | 2318 | 2319 |
| 91 | 2320 | 2321 | 2322 | 2323 | 2324 | 2325 | 2326 | 2327 | 2328 | 2329 | 2330 | 2331 | 2332 | 2333 | 2334 | 2335 |
| 92 | 2336 | 2337 | 2338 | 2339 | 2340 | 2341 | 2342 | 2343 | 2344 | 2345 | 2346 | 2347 | 2348 | 2349 | 2350 | 2351 |
| 93 | 2352 | 2353 | 2354 | 2355 | 2356 | 2357 | 2358 | 2359 | 2360 | 2361 | 2362 | 2363 | 2364 | 2365 | 2366 | 2367 |
| 94 | 2368 | 2369 | 2370 | 2371 | 2372 | 2373 | 2374 | 2375 | 2376 | 2377 | 2378 | 2379 | 2380 | 2381 | 2382 | 2383 |
| 95 | 2384 | 2385 | 2386 | 2387 | 2388 | 2389 | 2390 | 2391 | 2392 | 2393 | 2394 | 2395 | 2396 | 2397 | 2398 | 2399 |
| 96 | 2400 | 2401 | 2402 | 2403 | 2404 | 2405 | 2406 | 2407 | 2408 | 2409 | 2410 | 2411 | 2412 | 2413 | 2414 | 2415 |
| 97 | 2416 | 2417 | 2418 | 2419 | 2420 | 2421 | 2422 | 2423 | 2424 | 2425 | 2426 | 2427 | 2428 | 2429 | 2430 | 2431 |
| 98 | 2432 | 2433 | 2434 | 2435 | 2436 | 2437 | 2438 | 2439 | 2440 | 2441 | 2442 | 2443 | 2444 | 2445 | 2446 | 2447 |
| 99 | 2448 | 2449 | 2450 | 2451 | 2452 | 2453 | 2454 | 2455 | 2456 | 2457 | 2458 | 2459 | 2460 | 2461 | 2462 | 2463 |
| 9A | 2464 | 2465 | 2466 | 2467 | 2468 | 2469 | 2470 | 2471 | 2472 | 2473 | 2474 | 2475 | 2476 | 2477 | 2478 | 2479 |
| 9 B | 2480 | 2481 | 2482 | 2483 | 2484 | 2485 | 2486 | 2487 | 2488 | 2489 | 2490 | 2491 | 2492 | 2493 | 2494 | 2495 |
| 9 C | 2496 | 2497 | 2498 | 2499 | 2500 | 2501 | 2502 | 2503 | 2504 | 2505 | 2506 | 2507 | 2508 | 2509 | 2510 | 2511 |
| 9 D | 2512 | 2513 | 2514 | 2515 | 2516 | 2517 | 2518 | 2519 | 2520 | 2521 | 2522 | 2523 | 2524 | 2525 | 2526 | 2527 |
| 9 E | 2528 | 2529 | 2530 | 2531 | 2532 | 2533 | 2534 | 2535 | 2536 | 2537 | 2538 | 2539 | 2540 | 2541 | 2542 | 2543 |
| 9 F | 2544 | 2545 | 2546 | 2547 | 2548 | 2549 | 2550 | 2551 | 2552 | 2553 | 2554 | 2555 | 2556 | 2557 | 2558 | 2559 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| A0 | 2560 | 2561 | 2562 | 2563 | 2564 | 2565 | 2566 | 2567 | 2568 | 2569 | 2570 | 2571 | 2572 | 2573 | 2574 | 2575 |
| Al | 2576 | 2577 | 2578 | 2579 | 2580 | 2581 | 2582 | 2583 | 2584 | 2585 | 2586 | 2587 | 2588 | 2589 | 2590 | 2591 |
| A2 | 2592 | 2593 | 2594 | 2595 | 2596 | 2597 | 2598 | 2599 | 2600 | 2601 | 2602 | 2603 | 2604 | 2605 | 2606 | 2607 |
| A3 | 2608 | 2609 | 2610 | 2611 | 2612 | 2613 | 2614 | 2615 | 2616 | 2617 | 2618 | 2619 | 2620 | 2621 | 2622 | 2623 |
| A4 | 2624 | 2625. | 2626 | 2627 | 2628 | 2629 | 2630 | 2631 | 2632 | 2633 | 2634 | 2635 | 2636 | 2637 | 2638 | 2639 |
| AS | 2640 | 2641 | 2642 | 2643 | 2644 | 2645 | 2646 | 2647 | 2648 | 2649 | 2650 | 2651 | 2652 | 2653 | 2654 | 2655 |
| A6 | 2656 | 2657 | 2658 | 2659 | 2660 | 2661 | 2662 | 2663 | 2664 | 2665 | 2666 | 2667 | 2668 | 2669 | 2670 | 2671 |
| A7 | 2672 | 2673 | 2674 | 2675 | 2676 | 2677 | 2678 | 2679 | 2680 | 2681 | 2682 | 2683 | 2684 | 2685 | 2686 | 2687 |
| A8 | 2688 | 2689 | 2690 | 2691 | 2692 | 2693 | 2694 | 2695 | 2696 | 2697 | 2698 | 2699 | 2700 | 2701 | 2702 | 2703 |
| A9 | 2704 | 2705 | 2706 | 2707 | 2708 | 2709 | 2710 | 2711 | 2712 | 2713 | 2714 | 2715 | 2716 | 2717 | 2718 | 2719 |
| AA | 2720 | 2721 | 2722 | 2723 | 2724 | 2725 | 2726 | 2727 | 2728 | 2729 | 2730 | 2731 | 2732 | 2733 | 2734 | 2735 |
| AB | 2736 | 2737 | 2738 | 2739 | 2740 | 2741 | 2742 | 2743 | 2744 | 2745 | 2746 | 2747 | 2748 | 2749 | 2750 | 2751 |
| ACO | 2752 | 2753 | 2754 | 2755 | 2756 | 2757 | 2758 | 2759 | 2760 | 2761 | 2762 | 2763 | 2764 | 2765 | 2766 | 2767 |
| ADO | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | 2774 | 2775 | 2776 | 2777 | 2778 | 2779 | 2780 | 2781 | 2782 | 2783 |
| AE0 | 2784 | 2785 | 2786 | 2787 | 2788 | 2789 | 2790 | 2791 | 2792 | 2793 | 2794 | 2795 | 2796 | 2797 | 2798 | 2799 |
| AF0 | 2800 | 2801 | 2802 | 2803 | 2804 | 2805 | 2806 | 2807 | 2808 | 2809 | 2810 | 2811 | 2812 | 2813 | 2814 | 2815 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| B0 | 2816 | 2817 | 2818 | 2819 | 2820 | 2821 | 2822 | 2823 | 2824 | 2825 | 2826 | 2827 | 2828 | 2829 | 2830 | 2831 |
| B1 | 2832 | 2833 | 2834 | 2835 | 2836 | 2837 | 2838 | 2839 | 2840 | 2841 | 2842 | 2843 | 2844 | 2845 | 2846 | 2847 |
| B2 | 2848 | 2849 | 2850 | 2851 | 2852 | 2853 | 2854 | 2855 | 2856 | 2857 | 2858 | 2859 | 2860 | 2861 | 2862 | 2863 |
| B3 | 2864 | 2865 | 2866 | 2867 | 2868 | 2869 | 2870 | 2871 | 2872 | 2873 | 2874 | 2875 | 2876 | 2877 | 2878 | 2879 |
| B4 | 2880 | 2881 | 2882 | 2883 | 2884 | 2885 | 2886 | 2887 | 2888 | 2889 | 2890 | 2891 | 2892 | 2893 | 2894 | 2895 |
| B5 | 2896 | 2897 | 2898 | 2899 | 2900 | 2901 | 2902 | 2903 | 2904 | 2905 | 2906 | 2907 | 2908 | 2909 | 2910 | 2911 |
| B6 | 2912 | 2913 | 2914 | 2915 | 2916 | 2917 | 2918 | 2919 | 2920 | 2921 | 2922 | 2923 | 2924 | 2925 | 2926 | 2927 |
| B7 | 2928 | 2929 | 2930 | 2931 | 2932 | 2933 | 2934 | 2935 | 2936 | 2937 | 2938 | 2939 | 2940 | 2941 | 2942 | 2943 |
| B8 | 2944 | 2945 | 2946 | 2947 | 2948 | 2949 | 2950 | 2951 | 2952 | 2953 | 2954 | 2955 | 2956 | 2957 | 2958 | 2959 |
| B9 | 2960 | 2961 | 2962 | 2963 | 2964 | 2965 | 2966 | 2967 | 2968 | 2969 | 2970 | 2971 | 2972 | 2973 | 2974 | 2975 |
| BA | 2976 | 2977 | 2978 | 2979 | 2980 | 2981 | 2982 | 2983 | 2984 | 2985 | 2986 | 2987 | 2988 | 2989 | 2990 | 2991 |
| BB | 2992 | 2993 | 2994 | 2995 | 2996 | 2997 | 2998 | 2999 | 3000 | 3001 | 3002 | 3003 | 3004 | 3005 | 3006 | 3007 |
| BC | 3008 | 3009 | 3010 | 3011 | 3012 | 3013 | 3014 | 3015 | 3016 | 3017 | 3018 | 3019 | 3020 | 3021 | 3022 | 3023 |
| BD | 3024 | 3025 | 3026 | 3027 | 3028 | 3029 | 3030 | 3031 | 3032 | 3033 | 3034 | 3035 | 3036 | 3037 | 3038 | 3039 |
| BE | 3040 | 3041 | 3042 | 3043 | 3044 | 3045 | 3046 | 3047 | 3048 | 3049 | 3050 | 3051 | 3052 | 3053 | 3054 | 3055 |
| BF | 3056 | 3057 | 3058 | 3059 | 3060 | 3061 | 3062 | 3063 | 3064 | 3065 | 3066 | 3067 | 3068 | 3069 | 3070 | 3071 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CO | 3072 | 3073 | 3074 | 3075 | 3076 | 3077 | 3078 | 3079 | 3080 | 3081 | 3082 | 3083 | 3084 | 3085 | 3086 | 3087 |
| C1 | 3088 | 3089 | 3090 | 3091 | 3092 | 3093 | 3094 | 3095 | 3096 | 3097 | ? 398 | 3099 | 3100 | 3101 | 3102 | 3103 |
| C2 | 3104 | 3105 | 3196 | 3107 | 3108 | 3109 | 3110 | 3111 | 3112 | 3113 | 3114 | 3115 | 3116 | 3117 | 3118 | 3119 |
| C3 | 3120 | 3121 | 3122 | 3123 | 3124 | 3125 | 3126 | 3127 | 3128 | 3129 | 3130 | 3131 | 3132 | 3133 | 3134 | 3135 |
| C4 | 3136 | 3137 | 3138 | 3139 | 3140 | 3141 | 3142 | 3143 | 3144 | 3145 | 3146 | 3147 | 3148 | 3149 | 3150 | 3151 |
| C5 | 3152 | 3153 | 3154 | 3155 | 3156 | 3157 | 3158 | 3159 | 3160 | 3161 | 3162 | 3163 | 3164 | 3165 | 3166 | 3167 |
| C6 | 3168 | 3169 | 3170 | 3171 | 3172 | 3173 | 3174 | 3175 | 3176 | 3177 | 3178 | 3179 | 3180 | 3181 | 3182 | 3183 |
| C 7 | 3184 | 3185 | 3186 | 3187 | 3188 | 3189 | 3190 | 3191 | 3192 | 3193 | 3194 | 3195 | 3196 | 3197 | 3198 | 3199 |
| C8. | 3200 | 3201 | 3202 | 3203 | 3204 | 3205 | 3206 | 3207 | 3208 | 3209 | 3210 | 3211 | 3212 | 3213 | 3214 | 3215 |
| C9 | 3216 | 3217 | 3218 | 3219 | 3220 | 3221 | 3222 | 3223 | 3224 | 3225 | 3226 | 3227 | 3228 | 3229 | 3230 | 3231 |
| CA | 3232 | 3233 | 3234 | 3235 | 3236 | 3237 | 3238 | 3239 | 3240 | 3241 | 3242 | 3243 | 3244 | 3245 | 3246 | 3247 |
| CB | 3248 | 3249 | 3250 | 3251 | 3252 | 3253 | 3254 | 3255 | 3256 | 3257 | 3258 | 3259 | 3260 | 3261 | 3262 | 3263 |
| CC | 3264 | 3265 | 3266 | 3267 | 3268 | 3269 | 3270 | 3271 | 3272 | 3273 | 3274 | 3275 | 3276 | 3277 | 3278 | 3279 |
| CD | 3280 | 3281 | 3282 | 3283 | 3284 | 3285 | 3286 | 3287 | 3288 | 3289 | 3290 | 3291 | 3292 | 3293 | 3294 | 3295 |
| CE | 3296 | 3297 | 3298 | 3299 | 3300 | 3301 | 3302 | 3303 | 3304 | 3305 | 3306 | 3307 | 3308 | 3309 | 3310 | 3311 |
| CF | 3312 | 3313 | 3314 | 3315 | 3316 | 3317 | 3318 | 3319 | 3320 | 3321 | 3322 | 3323 | 3324 | 3325 | 3326 | 3327 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| D0 | 3328 | 3329 | 3330 | 3331 | 3332 | 3333 | 3334 | 3335 | 3336 | 3337 | 3338 | 3339 | 3340 | 3341 | 3342 | 3343 |
| D1 | 3344 | 3345 | 3346 | 3347 | 3348 | 3349 | 3350 | 3351 | 3352 | 3353 | 3354 | 3355 | 3356 | 3357 | 3358 | 3359 |
| D2 | 3360 | 3361 | 3362 | 3363 | 3364 | 3365 | 3366 | 3367 | 3368 | 3369 | 3370 | 3371 | 3372 | 3373 | 3374 | 3375 |
| D3 | 3376 | 3377 | 3378 | 3379 | 3380 | 3381 | 3382 | 3383 | 3384 | 3385 | 3386 | 3387 | 3388 | 3389 | 3390 | 3391 |
| D4 | 3392 | 3393 | 3394 | 3395 | 3396 | 3397 | 3398 | 3399 | 3400 | 3401 | 3402 | 3403 | 3404 | 3405 | 3406 | 3407 |
| D5 | 3408 | 3409 | 3410 | 3411 | 3412 | 3413 | 3414 | 3415 | 3416 | 3417 | 3418 | 3419 | 3420 | 3421 | 3422 | 3423 |
| D6 | 3424 | 3425 | 3426 | 3427 | 3428 | 3429 | 3430 | 3431 | 3432 | 3433 | 3434 | 3435 | 3436 | 3437 | 3438 | 3439 |
| D7 | 3440 | 3441 | 3442 | 3443 | 3444 | 3445 | 3446 | 3447 | 3448 | 3449 | 3450 | 3451 | 3452 | 3453 | 3454 | 3455 |
| D8 | 3456 | 3457 | 3458 | 3459 | 3460 | 3461 | 3462 | 3463 | 3464 | 3465 | 3466 | 3467 | 3468 | 3469 | 3470 | 3471 |
| D9 | 3472 | 3473 | 3474 | 3475 | 3476 | 3477 | 3478 | 3479 | 3480 | 3481 | 3482 | 3483 | 3484 | 3485 | 3486 | 3487 |
| DA | 3488 | 3489 | 3490 | 3491 | 3492 | 3493 | 3494 | 3495 | 3496 | 3497 | 3498 | 3499 | 3500 | 3501 | 3502 | 3503 |
| DB | 3504 | 3505 | 3506 | 3507 | 3508 | 3509 | 3510 | 3511 | 3512 | 3513 | 3514 | 3515 | 3516 | 3517 | 3518 | 3519 |
| DC | 3520 | 3521 | 3522 | 3523 | 3524 | 3525 | 3526 | 3527 | 3528 | 3529 | 3530 | 3531 | 3532 | 3533 | 3534 | 3535 |
| DD | 3536 | 3537 | 3538 | 3539 | 3540 | 3541 | 3542 | 3543 | 3544 | 3545 | 3546 | 3547 | 3548 | 3549 | 3550 | 3551 |
| DE | 3552 | 3553 | 3554 | 3555 | 3556 | 3557 | 3558 | 3559 | 3560 | 3561 | 3562 | 3563 | 3564 | 3565 | 3566 | 3567 |
| DF | 3568 | 3569 | 3570 | 3571 | 3572 | 3573 | 3574 | 3575 | 3576 | 3577 | 3578 | 3579 | 3580 | 3581 | 3582 | 3583 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| E0 | 3584 | 3585 | 3586 | 3587 | 3588 | 3589 | 3590 | 3591 | 3592 | 3593 | 3594 | 3595 | 3596 | 3597 | 3598 | 3599 |
| E1 | 3600 | 3601 | 3602 | 3603 | 3604 | 3605 | 3606 | 3607 | 3608 | 3609 | 3610 | 3611 | 3612 | 3613 | 3614 | 3615 |
| E2 | 3616 | 3617 | 3618 | 3619 | 3620 | 3621 | 3622 | 3623 | 3624 | 3625 | 3626 | 3627 | 3628 | 3629 | 3630 | 3631 |
| E3 | 3632 | 3633 | 3634 | 3635 | 3636 | 3637 | 3638 | 3639 | 3640 | 3641 | 3642 | 3643 | 3644 | 3645 | 3646 | 3647 |
| E4 | 3648 | 3649 | 3650 | 3651 | 3652 | 3653 | 3654 | 3655 | 3656 | 3657 | 3658 | 3659 | 3660 | 3661 | 3662 | 3663 |
| ES | 3664 | 3665 | 3666 | 3667 | 3668 | 3669 | 3670 | 3671 | 3672 | 3673 | 3674 | 3675 | 3676 | 3677 | 3678 | 3679 |
| E6 | 3680 | 3681 | 3682 | 3683 | 3684 | 3685 | 3686 | 3687 | 3688 | 3689 | 3690 | 3691 | 3692 | 3693 | 3694 | 3695 |
| E7 | 3696 | 3697 | 3698 | 3699 | 3700 | 3701 | 3702 | 3703 | 3704 | 3705 | 3706 | 3707 | 3708 | 3709 | 3710 | 3711 |
| E8 | 3712 | 3713 | 3714 | 3715 | 3716 | 3717 | 3718 | 3719 | 3720 | 3721 | 3722 | 3723 | 3724 | 3725 | 3726 | 3727 |
| E9 | 3728 | 3729 | 3730 | 3731 | 3732 | 3733 | 3734 | 3735 | 3736 | 3737 | 3738 | 3739 | 3740 | 3741 | 3742 | 3743 |
| EA | 3744 | 3745 | 3746 | 3747 | 3748 | 3749 | 3750 | 3751 | 3752 | 3753 | 3754 | 3755 | 3756 | 3757 | 3758 | 3759 |
| EB | 3760 | 3761 | 3762 | 3763 | 3764 | 3765 | 3766 | 3767 | 3768 | 3769 | 3770 | 3771 | 3772 | 3773 | 3774 | 3775 |
| EC | 3776 | 3777 | 3778 | 3779 | 3780 | 3781 | 3782 | 3783 | 3784 | 3785 | 3786 | 3787 | 3788 | 3789 | 3790 | 3791 |
| ED | 3792 | 3793 | 3794 | 3795 | 3796 | 3797 | 3798 | 3799 | 3800 | 3801 | 3802 | 3803 | 3804 | 3805 | 3806 | 3807 |
| EE | 3808 | 3809 | 3810 | 3811 | 3812 | 3813 | 3814 | 3815 | 3816 | 3817 | 3818 | 3819 | 3820 | 3821 | 3822 | 3823 |
| EF | 3824 | 3825 | 3826 | 3827 | 3828 | 3829 | 3830 | 3831 | 3832 | 3833 | 3834 | 3835 | 3836 | 3837 | 3838 | 3839 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| FO | 3840 | 3841 | 3842 | 3843 | 3844 | 3845 | 3846 | 3847 | 3848 | 3849 | 3850 | 3851 | 3852 | 3853 | 3854 | 3855 |
| Fl | 3856 | 3857 | 3858 | 3859 | 3860 | 3861 | 3862 | 3863 | 3864 | 3865 | 3866 | 3867 | 3868 | 3869 | 3870 | 3871 |
| F2 | 3872 | 3873 | 3874 | 3875 | 3876 | 3877 | 3878 | 3879 | 3880 | 3881 | 3882 | 3883 | 3884 | 3885 | 3886 | 3887 |
| F3 | 3888 | 3889 | 3890 | 3891 | 3892 | 3893 | 3894 | 3895 | 3896 | 3897 | 3898 | 3899 | 3900 | 3901 | 3902 | 3903 |
| F4 | 3904 | 3905 | 3906 | 3907 | 3908 | 3909 | 3910 | 3911 | 3912 | 3913 | 3914 | 3915 | 3916 | 3917 | 3918 | 3919 |
| F5 | 3920 | 3921 | 3922 | 3923 | 3924 | 3925 | 3926 | 3927 | 3928 | 3929 | 3930 | 3931 | 3932 | 3933 . | 3934 | 3935 |
| F6 | 3936 | 3937 | 3938 | 3939 | 3940 | 3941 | 3942 | 3943 | 3944 | 3945 | 3946 | 3947 | 3948 | 3949 | 3950 | 3951 |
| F7 | 3952 | 3953. | 3954 | 3955 | 3956 | 3957 | 3958 | 3959 | 3960 | 3961 | 3962 | 3963 | 3964 | 3965 | 3966 | 3967 |
| F8 | 3968 | 3969 | 3970 | 3971 | 3972 | 3973 | 3974 | 3975 | 3976 | 3977 | 3978 | 3979 | 3980 | 3981 | 3982 | 3983 |
| F9 | 3984 | 3985 | 3986 | 3987 | 3988 | 3989 | 3990 | 3991 | 3992 | 3993 | 3994 | 3995 | 3996 | 3997 | 3998 | 3999 |
| FA | 4000 | 4001 | 4002 | 4003 | 4004 | 4005 | 4006 | 4007 | 4008 | 4009 | 4010 | 4011 | 4012 | 4013 | 4014 | 4015 |
| FB | 4016 | 4017 | 4018 | 4019 | 4020 | 4021 | 4022 | 4023 | 4024 | 4025 | 4026 | 4027 | 4028 | 4029 | 4030 | 4031 |
| FC | 4032 | 4033 | 4034 | 4035 | 4036 | 4037 | 4038 | 4039 | 4040 | 4041 | 4042 | 4043 | 4044 | 4045 | 4046 | 4047 |
| FD | 4048 | 4049 | 4050 | 4051 | 4052 | 4053 | 4054 | 4055 | 4056 | 4057 | 4058 | 4059 | 4060 | 4061 | 4062 | 4063 |
| FE | 4064 | 4065 | 4066 | 4067 | 4068 | 4069 | 4070 | 4071 | 4072 | 4073 | 4074 | 4075 | 4076 | 4077 | 4078 | 4079 |
| FF | 4080 | 4081 | 4082 | 4083 | 4084 | 4085 | 4086 | 4087 | 4088 | 4089 | 4090 | 4091 | 4092 | 4093 | 4094 | 4095 |

APPENDIX E
OCTAL/DECIMAL TABLE

|  |  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0000 \\ t 0 \\ 0777 \\ \text { (Octal) } \end{gathered}$ |  | 0000 | 0000 | 0001 | 0002 | 0003 | 0004 | 0005 | 0006 | 0007 | 0400 | 0256 | 0257 | 0258 | 0259 | 0260 | 0261 | 0262 | 0263 |
|  |  | 0010 | 0008 | 0009 | 0010 | 0011 | 0012 | 0013 | 0014 | 0015 | 0410 | 0264 | 0265 | 0266 | 0267 | 0268 | 0269 | 0270 | 0271 |
|  |  | 0020 | 0016 | 0017 | 0018 | 0019 | 0020 | 0021 | 0022 | 0023 | 0420 | 0272 | 0273 | 0274 | 0275 | 0276 | 0277 | 0278 | 0279 |
|  |  | 0030 | 0024 | 0025 | 0026 | 0027 | 0028 | 0029 | 0030 | 0031 | 0430 | 0280 | 0281 | 0282 | 0283 | 0284 | 0285 | 0286 | 0287 |
|  |  | 0040 | 0032 | 0033 | 0034 | 0035 | 0036 | 0037 | 0038 | 0039 | 0440 | 0288 | 0289 | 0290 | 0291 | 0232 | 0293 | 0294 | 0295 |
|  |  | 0050 | 0040 | 0041 | 0042 | 0043 | 0044 | 0045 | 0046 | 0047 | 0450 | 0296 | 0297 | 0298 | 0299 | 0300 | 0301 | 0302 | 0303 |
|  |  | 0080 | 0048 | 0049 | 0050 | 0051 | 0052 | 0053 | 0054 | 0055 | 0460 | 0304 | 0305 | 0306 | 0307 | 0308 | 0309 | 0310 | 0311 |
| $\begin{aligned} & \text { Octal } \text { Decimal } \\ & 10000 \cdot 4096 \\ & 20000 \cdot 8192 \\ & 30000 \cdot 12288 \\ & 40000 \cdot 16384 \\ & 50000 \cdot 20480 \\ & 60000 \cdot 24576 \\ & 70000 \cdot 28672 \end{aligned}$ |  | 0070 | 0056 | 0057 | 0058 | 0059 | 0060 | 0061 | 0062 | 0063 | 0470 | 0312 | 0313 | 0314 | 0315 | 0316 | 031: | 0318 | 0319 |
|  |  | 0100 | 0064 | 0065 | 0066 | 0067 | 0068 | 0069 | 0070 | 0071 | 0500 | 0320 | 0321 | 0322 | 0323 | 0324 | 0325 | 0326 | 0327 |
|  |  | 0110 | 0072 | 0073 | 0074 | 0075 | 0076 | 0077 | 0078 | 0079 | 0510 | 0328 | 0329 | 0330 | 0331 | 0332 | 0333 | 0334 | 0339 |
|  |  | 0120 | 0080 | 0081 | 0082 | 0083 | 0084 | 0085 | 0086 | 0087 | 05<0 | 0336 | 0337 | 0338 | 0339 | 0340 | 0341 | 0342 | 0343 |
|  |  | 0130 | 0088 | 0089 | 0090 | 0091 | 0092 | 0093 | 0094 | 0095 | 0530 | 0344 | 0345 | 0346 | 0347 | 0348 | 0349 | 0350 | 0351 |
|  |  | 0140 | 0096 | 0097 | 0098 | 0099 | 0100 | 0101 | 0102 | 0103 | 0540 | 0352 | 0353 | 0354 | 0355 | 0356 | 0357 | 0358 | 0359 |
|  |  | 0150 | 0104 | 0105 | 0106 | 0107 | 0108 | 0109 | 0110 | 0111 | 0550 | 0360 | 0361 | 0362 | 0363 | 0364 | 0365 | 0366 | 0357 |
|  |  | 0160 | 0112 | 0113 | 0114 | 0115 | 0116 | 0117 | 0118 | 0119 | 0560 | 0368 | 0369 | 0370 | 0371 | 0372 | 0373 | 0374 | 0375 |
|  |  | 0170 | 0120 | 0121 | 0122 | 0123 | 0124 | 0125 | 0126 | 0127 | 0570 | 0376 | 0377 | 0378 | 0379 | 0380 | 0381 | 0382 | 0383 |
|  |  | 0200 | 0128 | 0129 | 0130 | 0131 | 0132 | 0133 | 0134 | 0135 | 0600 | 0384 | 0385 | 0386 | 0387 | 0388 | 0389 | 0390 | 0391 |
|  |  | 0210 | 0:36 | 0137 | 0138 | 0139 | 0140 | 0141 | 0142 | 0143 | 0610 | 0392 | 0393 | 0394 | 0395 | 0396 | 0397 | 0398 | 0399 |
|  |  | 0220 | 0144 | 0145 | 0146 | 0147 | 0148 | 0149 | olso | 0151 | 0620 | 0400 | 0401 | 0402 | 0403 | 0404 | 0405 | 0406 | 0407 |
|  |  | 0230 | 0152 | 0153 | 0154 | 0155 | 0156 | 0157 | 0158 | 0159 | 0630 | 0408 | 0409 | 0410 | 0411 | 0412 | 0413 | 0414 | 0415 |
|  |  | 0240 | 0160 | 0161 | 0162 | 0163 | 0164 | 0165 | 0166 | 0167 | 0640 | 0416 | 0417 | 0418 | 0419 | 0420 | 0421 | 0422 | 0423 |
|  |  | 0250 | C168 | 0169 | 0170 | 0171 | 0172 | 0173 | 0174 | 0175 | 0650 | 0424 | 0425 | 0426 | 0427 | 0428 | 0429 | 0430 | 0431 |
|  |  | 0260 | 0176 | 0177 | 0178 | 0179 | 0180 | 0181 | 0182 | 0183 | 0660 | 0432 | 0433 | 0434 | 0435 | 0436 | 0437 | 0438 | 0439 |
|  |  | 0270 | 0184 | 0185 | 0186 | 0187 | 0188 | 0189 | 0190 | 0191 | 0670 | 0440 | 0441 | 0442 | 0443 | 0444 | 0445 | 0446 | 0447 |
|  |  | 0300 | 0192 | 0193 | 0194 | 0195 | 0198 | 0197 | 0198 | 0199 | 0700 | 0448 | 0449 | 0450 | 0451 | 0452 | 0453 | 0454 | 0455 |
|  |  | 0310 | 0200 | 0201 | 0202 | 0203 | 0204 | 0205 | 0206 | 0207 | 0710 | 0456 | 045? | 0458 | 0459 | 0460 | 0461 | 0462 | 0463 |
|  |  | 0320 | 0208 | 0209 | 0210 | 0211 | 0212 | 0213 | 0214 | 0215 | 0720 | 0464 | 0465 | 0466 | 0467 | 0468 | 0469 | 0470 | 0471 |
|  |  | 0330 | 0216 | 0217 | 0218 | 0219 | 0220 | 0221 | 0222 | 0223 | 0730 | 0472 | 0473 | 0474 | 0475 | 0476 | 0477 | 0478 | 0479 |
|  |  | 0340 | 0224 | 0225 | 0226 | 0227 | 0228 | 0229 | 0230 | 0231 | 0740 | 0480 | 0481 | 0482 | 0483 | 0484 | 0485 | 0486 | 0487 |
|  |  | 0350 | 0232 | 0233 | 0234 | 0235 | 0236 | 0237 | 0238 | 0239 | 0750 | 0488 | 0489 | 0490 | 0491 | 0492 | 0493 | 0494 | 0495 |
|  |  | 0360 | 0240 | 0241 | 0242 | 0243 | 0244 | 0245 | 0246 | 0247 | 0760 | 0496 | 0497 | 0498 | 0499 | 0500 | 0501 | 0502 | 0503 |
|  |  | 0370 | 0248 | 0249 | 0250 | 0251 | 0252 | 0253 | 0254 | 0255 | 0770 | 0504 | 0505 | 0508 | 0507 | 0508 | n509 | 0510 | 0511 |
|  |  |  | 0 | 1 | 2 | 〕 | 4 | 5 | 6 | 7 |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| $\begin{gathered} 1000 \\ 10 \\ 1777 \\ \text { (Octal) } \end{gathered}$ | $\begin{gathered} 0512 \\ t 0 \\ 1023 \\ \text { (Decimal) } \end{gathered}$ | 1000 | 0512 | 0513 | 0514 | 0515 | 0516 | 0517 | 0518 | 0519 | 1400 | 0768 | 0769 | 0770 | 0771 | $0: 72$ | 0773 | $0: 74$ | 0775 |
|  |  | 1010 | 0520 | 0521 | 0522 | 0523 | 0524 | 0525 | 0526 | 0527 | 1410 | 0776 | 0777 | 0778 | 0779 | 0780 | 0781 | 0782 | 0783 |
|  |  | 1020 | 0528 | 0529 | 0530 | 0531 | 0532 | 0533 | 0534 | 0535 | 1420 | 0784 | 0785 | 0786 | 0787 | 0788 | 0789 | 0790 | 0791 |
|  |  | 1030 | 0536 | 0537 | 0538 | 0539 | 0540 | 054! | 0542 | 0543 | 1430 | 0792 | 0793 | 0794 | 0795 | 0796 | 0797 | 0798 | 0799 |
|  |  | 1040 | 0544 | 0545 | 0546 | 0547 | 0548 | 0549 | 0550 | 0551 | 1443 | 0830 | 0801 | 0802 | 0803 | 0804 | 0805 | 0806 | 0807 |
|  |  | 1050 | 0552 | 0553 | 0554 | 0555 | 0556 | 0557 | 0558 | 0559 | 1450 | 0808 | 0809 | 0810 | 0811 | 0812 | 0813 | 0814 | 0815 |
|  |  | 1060 | 0560 | US61 | 0562 | 0563 | 0564 | 0565 | 0566 | 0567 | 1460 | 0816 | 0817 | 0818 | 0819 | 0820 | 0821 | 0822 | 0823 |
|  |  | 1070 | 0568 | 0569 | 0570 | 0571 | 0572 | 0573 | 0574 | 0575 | 1470 | 0824 | 0825 | 0826 | 0827 | 0828 | 0829 | 0830 | 0831 |
|  |  | 1100 | 0576 | 0577 | 0578 | 0579 | 0580 | 0581 | 0582 | 0583 | 1500 | 0832 | 0833 | 0834 | 0835 | 0836 | 0837 | 0838 | 0819 |
|  |  | 1110 | 0584 | 0585 | 0586 | $0 \leq 87$ | 0588 | 0589 | 0590 | 0591 | 1510 | 0840 | 0841 | 0842 | 0843 | 0844 | 0845 | 0846 | 0047 |
|  |  | 1120 | 0592 | 0593 | 0594 | 0595 | 0596 | 0597 | 0598 | 0599 | 1520 | 0848 | 0849 | 0850 | 0851 | 0852 | 0853 | 0854 | 0855 |
|  |  | 1130 | 0600 | 0601 | 0602 | 0603 | 0604 | 0605 | 0606 | 0607 | 1530 | 0856 | 0857 | 0858 | 0859 | 0860 | 0861 | 0852 | 086 |
|  |  | 1140 | 0608 | 0609 | 0610 | 0611 | 0612 | 0613 | 0814 | 0615 | 1540 | 0864 | 0865 | 0866 | 0867 | 0868 | 0869 | C870 | 0871 |
|  |  | 1150 | 0616 | 0617 | 0618 | 0619 | 0620 | 0621 | 0622 | 0623 | 1550 | 0872 | 0873 | 0874 | 0875 | 0878 | 0877 | 0878 | 0870 |
|  |  | 1160 | 0624 | 0625 | 0626 | 0627 | 0628 | 0629 | 0630 | 0631 | 1560 | 0880 | 0881 | 0882 | 0883 | 0884 | 0885 | 0886 | 0887 |
|  |  | 1170 | 0632 | 0633 | 0634 | 0635 | 0636 | 0637 | 0638 | 0639 | 1570 | 0888 | 0889 | 0890 | 0891 | 0892 | 0893 | 0894 | 0895 |
|  |  | 1200 | 0640 | 0641 | 0642 | 0643 | 0644 | 0645 | 0646 | 0847 | 1600 | 0896 | 0897 | 0898 | 0899 | 0900 | 0901 | 0902 | 0903 |
|  |  | 1210 | 0648 | 0649 | 0650 | 0651 | 0652 | 0653 | 0654 | 0655 | 1610 | 0904 | 0905 | 0906 | 0907 | 0908 | 0909 | 0910 | 0911 |
|  |  | 1220 | 0656 | 0657 | 0658 | 0659 | 0660 | 0661 | 0662 | 0663 | 1620 | 0912 | 0913 | 0914 | 0915 | 0916 | 0917 | 0918 | 0919 |
|  |  | 1230 | 0664 | 0665 | 0666 | 0667 | 0668 | 0669 | 0670 | 0671 | 1630 | 0920 | 092: | 0922 | 0923 | 0924 | C925 | 0926 | 0927 |
|  |  | 1240 | 0672 | 06:3 | 0674 | 0675 | 0676 | 0677 | 0678 | 0679 | 1640 | 0928 | 0929 | 0930 | 0931 | 0932 | 0933 | 0934 | 0935 |
|  |  | 1250 | 0880 | 0681 | 0582 | 0683 | 0684 | 0685 | 0686 | 0687 | 1650 | 0936 | 0937 | 0938 | 0939 | 0940 | 0941 | 0942 | 0943 |
|  |  | 1260 | 0688 | 0689 | 0690 | 0691 | 0692 | 0693 | 0694 | 0695 | 1660 | 0944 | 0945 | 0946 | 0947 | 0948 | 0949 | 0950 | 0951 |
|  |  | 1270 | 0696 | 0697 | 0698 | 0699 | 0700 | 0701 | 0702 | 0703 | 1670 | 0952 | 0953 | 0954 | 0955 | 0956 | 0957 | 0958 | c959 |
|  |  | 1300 | 0704 | 0705 | 0706 | 0707 | 0708 | 0709 | 0710 | 0711 | 1700 | 0960 | 0961 | 0962 | 0963 | 0964 | 0965 | 0966 | 0967 |
|  |  | 1310 | 0712 | 0713 | 0714 | 0715 | 0716 | 0717 | 0.18 | 0719 | 1710 | 0968 | 0969 | 0970 | 0971 | 0972 | 0973 | 0974 | 0975 |
|  |  | 1320 | 0720 | 0721 | 0722 | 0723 | 0724 | 0725 | 0:26 | 0727 | 1720 | 0976 | 0977 | 0978 | 0979 | 0980 | 0981 | 0982 | 0983 |
|  |  | 1330 | 0728 | 0729 | 0730 | 0731 | 0732 | 0733 | 0734 | 0735 | 1730 | 0984 | 0985 | 0986 | 0987 | 0988 | 0989 | 0990 | 0991 |
|  |  | 1340 | 0736 | 073: | 0738 | 0739 | 0740 | 0741 | 0742 | 0743 | 1740 | 0992 | 0993 | 0994 | 0995 | 0996 | 0997 | 0998 | 0999 |
|  |  | 1350 | 0744 | 0745 | 0746 | 0747 | 0748 | 0749 | 0750 | 0751 | 1750 | 1000 | 1001 | 1002 | 1003 | 1004 | 1005 | 1008 | 1007 |
|  |  | 1360 | 0752 | 0753 | 0754 | 0755 | 9755 | 0757 | 0758 | 0759 | 1760 | 1008 | 1009 | 1010 | 1011 | 1012 | 1013 | 1014 | 10:3 |
|  |  | 1370 | 0760 | 0761 | 0762 | 0763 | 0764 | 0765 | 0766 | 0767 | 1770 | 1016 | 1017 | 1018 | 1019 | 1020 | 1021 | 1022 | 1023 |


|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 2000 \\ 10 \\ 2777 \\ \text { (Octal) } \end{gathered}$ | 2000 | 1024 | 1025 | 1026 | 1027 | 1028 | 1029 | 1030 | 1031 | 2400 | 1200 | 1201 | 1282 | 1283 | 1284 | 1285 | 1286 | 1287 |
|  | 2010 | 1032 | 1033 | 1034 | 1035 | 1036 | 1037 | 1030 | 1039 | 2410 | 1208 | 1289 | 1290 | 1291 | 1292 | 1293 | 1294 | 1295 |
|  | 2020 | 1040 | 1041 | 1042 | 1043 | 1044 | 1045 | 1046 | 1047 | 2420 | 1298 | 1297 | 1298 | 1299 | 1300 | 1301 | 1302 | 1303 |
|  | 2030 | 1048 | 1049 | 1050 | 1051 | 1052 | 1053 | 1054 | 1055 | 2430 | 1304 | 1305 | 1306 | 1307 | 1308 | 1309 | 1310 | 1311 |
|  | 2040 | 1056 | 1057 | 105R | 1059 | 1080 | 1061 | 1062 | 1063 | 2440 | 1312 | 1313 | 1314 | 1315 | 1316 | 1317 | 1318 | 1319 |
|  | 2050 | 1084 | 1065 | 1066 | 1067 | 1068 | 1069 | 1070 | 1071 | 2450 | 1320 | 1321 | 1322 | 1323 | 1324 | 1325 | 1326 | 1327 |
|  | 2050 | 1072 | 1073 | 1074 | 1075 | 1076 | 1077 | 1078 | 1079 | 2460 | 1328 | 1329 | 1330 | 1331 | 1332 | 1333 | 1334 | 1335 |
| Octal Decimal$10000 \cdot 4096$$20000 \cdot 8192$$30000 \cdot 12288$$40000 \cdot 16384$$50000 \cdot 20480$$60000 \cdot 24576$$70000 \cdot 28672$ | 2070 | 1080 | 1081 | 1082 | 1083 | 1084 | 1085 | 1086 | 1087 | 2470 | 1338 | 1337 | 1338 | 1339 | 1340 | 1341 | 1342 | 1343 |
|  | 2100 | 10nA | 11499 | 1090 | 1091 | 1092 | 1093 | 1094 | 1095 | 2500 | 1344 | 1345 | 1346 | 1347 | 1348 | 1349 | 1350 | 1351 |
|  | 2110 | 1096 | 1097 | 1098 | 1099 | 1100 | 1101 | 1102 | 1103 | 2510 | 1352 | 1353 | 1354 | 1355 | 1356 | 135? | 1358 | 1359 |
|  | 2120 | 1104 | 1105 | 1106 | 1107 | 1108 | 1109 | 1110 | 1111 | 2520 | 1360 | 1361 | 1352 | 1363 | 1364 | 1365 | 1366 | 1367 |
|  | 2130 | 1112 | 1113 | 1114 | 1115 | 1116 | 1117 | 1118 | 1119 | 2530 | 1368 | 1369 | 1370 | 1371 | 1372 | 1373 | 1374 | 1375 |
|  | 2140 | 1120 | 1121 | 1122 | 1:23 | 1124 | 1125 | 1126 | 1127 | 2540 | 1376 | 1377 | 1378 | 1379 | 1380 | 1381 | 1382 | 1381 |
|  | 2150 | 1128 | 1129 | 1130 | 1131 | 1132 | 1133 | 1134 | 1135 | 2550 | 1384 | 1385 | 1386 | 1387 | 1388 | 1389 | 1390 | 1391 |
|  | 2160 | 1136 | 1137 | 1138 | 1139 | 1140 | 1141 | 1142 | 1143 | 2560 | 1392 | 1393 | 1394 | 1395 | 1396 | 1397 | 1398 | 1399 |
|  | 2170 | 1144 | 1145 | 1146 | 1147 | 1148 | 1149 | 1150 | 1151 | 2570 | 1400 | 1401 | 1402 | 1403 | 1404 | 1405 | 1406 | 1407 |
|  | 2200 | 1152 | 1153 | 1154 | 1155 | 1156 | 1157 | 1158 | 1159 | 2600 | 1408 | 1409 | 1410 | 1411 | 1412 | 1413 | 1414 | 1415 |
|  | 2210 | 1160 | 1161 | 1162 | 1163 | 1164 | 1165 | 1166 | 1167 | 2610 | 1416 | 1417 | 1418 | 1419 | 1420 | 1421 | 1422 | 1423 |
|  | 2220 | 1168 | 1159 | 1170 | 1171 | 1172 | 1173 | 1174 | 1175 | 2620 | 1424 | 1425 | 1426 | 1427 | 1428 | 1429 | 1430 | 1431 |
|  | 2239 | 1176 | 1177 | 1178 | 1179 | 1180 | 1181 | 1182 | 1183 | 2630 | 1432 | 1433 | 1434 | 1435 | 1436 | 1437 | 1438 | 1439 |
|  | 2240 | 1184 | 1185 | 1185 | 1187 | 1188 | 1189 | 1190 | 1191 | 2640 | 1440 | 1441 | 1442 | 1443 | 1444 | 1445 | 1446 | 1447 |
|  | 2250 | 1192 | 1193 | 1194 | 1195 | 1196 | 1197 | 1198 | 1199 | 2656 | 1448 | 1449 | 1450 | 1451 | 1452 | 1453 | 1454 | 1455 |
|  | 2280 | 1200 | 1201 | 1202 | 1203 | 1204 | 1205 | 1206 | 1207 | 2660 | 1456 | 1457 | 1458 | 1459 | 1460 | 1461 | 1462 | 1463 |
|  | 2270 | 1208 | 1209 | 1210 | 1211 | 1212 | 1213 | 1214 | 1215 | 2670 | 1464 | 1465 | 1466 | 1467 | 1468 | 1469 | 1470 | 1471 |
|  | 2300 | 1216 | 1217 | 1218 | 1219 | 1220 | 1221 | 1222 | 1223 | 2700 | 1472 | 1473 | 1474 | 1475 | 1476 | 1477 | 1478 | 1479 |
|  | 2310 | 1224 | 1225 | 1226 | 1227 | 1228 | 1229 | 1230 | 1231 | 2710 | 1480 | 1481 | 1482 | 1483 | 1484 | 1485 | 1486 | 1487 |
|  | 2320 | 1232 | 1233 | 1234 | 1235 | 1236 | 1237 | 1230 | 1239 | 2720 | 1488 | 1489 | 1490 | 1491 | 1492 | 1493 | 1494 | 1495 |
|  | 2330 | 1240 | 1241 | 1242 | 1243 | 1244 | 1245 | 1246 | 1247 | 2730 | 1496 | 1497 | 1498 | 1499 | 1500 | 1501 | 1502 | 1503 |
|  | 2340 | 174R | 1249 | 1250 | 1251 | 1252 | 1253 | 1254 | 1255 | 2740 | 1504 | 1505 | 1506 | 1507 | 1508 | 1509 | 1510 | 1511 |
|  | 2350 | 1255 | 1257 | 1258 | 1259 | 1280 | 1261 | 1262 | 1263 | 2750 | 1512 | 1513 | 1514 | 1515 | 1516 | $1517^{\circ}$ | 1518 | 1519 |
|  | 2360 | 1264 | 1265 | 1266 | 1267 | 1288 | 1269 | 1270 | 1271 | 2760 | 1520 | 1521 | 1522 | 1523 | 1524 | 1525 | 1526 | 1527 |
|  | 2370 | 1272 | 1273 | 1274 | 1275 | 1276 | 1277 | 1278 | 1279 | 2770 | 1528 | 1529 | 1530 | 1531 | 1532 | 1533 | 1534 | 1535 |


|  |  |
| :---: | :---: |
| 3000 | 1536 |
| 10 | 10 |
| 3777 | 2047 |
| (Octal) | (Decimal) |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  | 0 |  | 2 | 3 |  | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1536 | 15.17 | 1538 | 1539 | 1540 | 1 | 1542 | 15 | 3400 | 17 | 1793 | 1794 | 1795 | 1796 | 1797 | 1798 | 1799 |
|  | 1544 | 1545 | 1546 | 1547 | 1548 | 1549 | 1550 | 1551 | 3410 | 1800 | 1801 | 1802 | 1803 | 1804 | 1805 | 1806 | 1807 |
| 3020 | 1552 | 1553 | 1554 | 1555 | 1556 | 1557 | 1558 | 1559 | 3420 | 1808 | 1809 | 1810 | 1811 | 1812 | 1813 | 1814 | 1815 |
| 3030 | 1580 | 1561 | 1562 | 1563 | 1564 | 1565 | 1566 | 1567 | 3430 | 1816 | 1817 | 1818 | 1819 | 1820 | 1821 | 1822 | 1823 |
| 0 | 1568 | 1569 | 1570 | 1571 | 1572 | 1573 | 1574 | 1575 | 3440 | 1824 | 1825 | 1826 | 1827 | 1828 | 1829 | 1830 | 1831 |
| 30 | 1575 | 1577 | 1578 | 1579 | 1580 | 1581 | 1582 | 1503 | 3450 | 1832 | 1833 | 1834 | 1835 | 1836 | 1837 | 1838 | 1839 |
| 30 | 1584 | 1585 | 1586 | 1587 | 1588 | 1589 | 1590 | 1591 | 3460 | 1840 | 1841 | 1842 | 1843 | 1844 | 1845 | 846 | 47 |
| 3070 | 1592 | 1593 | 1594 | 1595 | 996 | 1597 | 1598 | 1599 | 3470 | 1848 | 1849 | 1850 | 1851 | 1852 | 1853 | 1854 | 5 |
| 0 | 1600 | 1601 | 1602 | 1603 | 1604 | 1605 | 1606 | 607 | 0 |  | 185 | 1858 | 1859 | 1860 | 1861 | 1862 |  |
| 3110 | 1608 | 1609 | 1610 | 1611 | 1612 | 13 | 614 | 1615 | 3510 | 1864 | 1865 | 1866 | 1867 | 1868 | 1869 | 1870 | 71 |
| 3120 | 1616 | 1617 | 1618 | 1619 | 1620 | 1621 | 1622 | 1623 | 3520 | 18 | 1873 | 1874 | 187 | 1876 | 1877 | 18 | 79 |
| 3130 | 1624 | 1625 | 1626 | 1627 | 1628 | 1629 | 1630 | 1631 | 3530 | 1880 | 1881 | 1882 | 1883 | 1884 | 1885 | 1836 | 1887 |
| 31 | 1632 | 1633 | 1634 | 1635 | 1636 | 1637 | 638 | 1639 | 40 | 1888 | 1889 | 1890 | 1891 | 1892 | 1893 | 1894 | 1895 |
| 31 | 1640 | 1641 | 1642 | 1643 | 1644 | 1645 | $16+6$ | 1647 | 3550 | 1896 | 1897 | 1898 | 1899 | 1900 | 1901 | 1902 | 1903 |
| 31 | 164 | 1649 | 1650 | 165 | 1652 | 1653 | 1634 | 1655 | 3560 | 1904 | 1905 | 1906 | 1907 | 1908 | 1909 | 1910 | 1911 |
| 3170 | 165 | 165 | 1658 | 165 | 60 | 1 | 166 | 1663 | 3570 | 1912 | 1913 | 1914 | 19 | 1916 | 1917 | 918 | 919 |
|  | 16 | 168s | 1666 | 1667 | 1668 | 1669 |  |  |  | 192 | 192 | 92 | 1923 | 192 | 1925 | 92 | 27 |
|  | 16 | 1673 | 1674 | 1675 | 1676 | 1677 | 76 | 1679 | 36 | 1928 | 1929 | 1930 | 1931 | 1932 | 1933 | 1934 | 1935 |
| 32 | 1580 | 1681 | 1682 | 1683 | 1684 | 1685 | 1686 | 1687 | 362 | 1936 | 1937 | 1938 | 1939 | 194 | 194 | 194 | 1943 |
| 3230 | 16 | 168 | 1690 | 1691 | 1692 | 1693 | 1694 | 1695 | 3630 | 1944 | 1945 | 1946 | 1947 | 1948 | 1949 | 1950 | 1951 |
| 3240 | 1696 | 1697 | 1698 | 699 | 1700 | 1701 | 1702 | 1703 | 3640 | 1952 | 1953 | 1954 | 1955 | 1956 | 1957 | 1958 | 1959 |
| 32 | 17 | 1705 | 1706 | 70 | 1708 | 1709 | 1710 | 1711 | 3650 | 1960 | 1961 | 1962 | 1963 | 1964 | 1965 | 1965 | 1967 |
| 3260 | 1712 | 1713 | 1714 | 1715 | 716 | 1717 | 1718 | 171 | 366 | 1968 | 1969 | 197 | 1971 | 1972 | 1973 | 1974 | 1975 |
| 3270 | 1720 | 1721 | 1722 |  |  | 1725 |  |  | 3670 | 1976 | 1977 | 1978 | 1979 | 1980 | 1981 | 198 | 1983 |
| 33 | 172R | 1729 | 1730 | 1731 | 1732 | 173] |  |  |  | 1984 | 1965 | 1986 | 㖪 | 1988 | 198 | 保 |  |
| 3.1 | 1736 | 1737 | 1738 | 1739 | 1740 | 1741 | 1742 | 1743 | 3710 | 1992 | 1993 | 1994 | 1995 | 1996 | 1997 | 199 | 999 |
| 3320 | 1744 | 1745 | 1746 | 1747 | 1748 | 1749 | 1750 | 1751 | 37 | 2000 | 2001 | 2002 | 2003 | 200 | 2005 | 200 | 20 |
| 33 | 175 | 1753 | 1754 | 1755 | 1756 | 1757 | 1758 | 1759 | 3730 | 2008 | 2009 | 2010 | 201 | 2012 | 2013 | 201 | 2015 |
| 3340 | 1760 | 1761 | 1762 | 1763 | 1764 | 1765 | 1766 | 1767 |  | 2016 | 2017 | 2018 | 2019 | 2020 | 2021 | 2022 | 2023 |
| J350 | 1768 | 1763 | 1770 | 1771 | 1772 | 1773 | 1774 | 1775 | 95 | 2024 | 2025 | 2026 | 2027 | 2028 | 2029 | 030 | 2031 |
| 3390 | 1776 | 1777 | 1778 | 1779 | 1780 | 1781 | 1782 | 1783 | 3760 | 2032 | 2033 | 2034 | 2035 | 2036 | 2037 | 2038 | 2039 |
| 33 | 1784 | 1785 | 178 | 17 | 178 | 17 | 1790 | 179 |  | 20 | 204 | 20 | 20 | 2044 | 2045 | 2046 |  |


|  |  |  | 0 | 1 | 2 | 3 | 4 | $s$ | 6 | 7 |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 4000 \\ t 0 \\ 4777 \\ \text { (Octal) } \end{gathered}$ | 2048 | 400 | 2048 | $20+9$ | 2050 | 2051 | 2052 | 2053 | 2054 | 2055 | 4400 | 2304 | 2305 | 2306 | 2307 | 2308 | 2309 |  | 2311 |
|  |  | 4010 | 2056 | 2057 | 2058 | 2059 | 2060 | 2061 | 2052 | 2063 | 4410 | 2312 | 2313 | 2314 | 2315 | 2316 | 2317 | 2318 | 2319 |
|  | 2559 | 4020 | 2064 | 2065 | 2066 | 2067 | 2068 | 2069 | 2070 | 2071 | 4420 | 2320 | 2321 | 2322 | 2323 | 2324 | 2325 | 2326 | 2327 |
|  | (Decimal) | 4030 | 2072 | 2073 | 2074 | 2075 | 2076 | 2077 | 2078 | 2079 | 1430 | 2328 | 2329 | 2330 | 2331 | 2332 | 2333 | 2334 | 2335 |
|  |  | 4040 | 2080 | 2081 | 2082 | 2083 | 2084 | 2085 | 2086 | 2087 | 4440 | 2336 | 2337 | 2338 | 2339 | 2340 | 2341 | 2342 | 2343 |
| Octal <br> 10000 <br> 30000 <br> 40000 <br> 50000 <br> 70000 |  | 4050 | 2088 | 2089 | 2090 | 2091 | 2092 | 2093 | 2094 | 2095 | 4450 | 2344 | 2345 | 2346 | 2347 | 2348 | 2349 | 2350 | 2351 |
|  | Decimal | 4060 | 2096 | 2097 | 2098 | 2099 | 2100 | 2101 | 2102 | 2103 | 1460 | 2352 | 23;3 | 2354 | 2355 | 2356 | 2357 | 2358 | 2359 |
|  |  | 4070 | 2104 | 2105 | 2106 | 2107 | 2108 | 2109 | 2110 | 2111 | 4470 | 2360 | 2361 | 2362 | 2363 | 2364 | 2365 | 2366 | 236 |
|  | . 12288 | 4100 | 2112 | 2113 | 2114 | 2115 | 2116 | 2117 | 2118 | 2119 | 4500 | 2368 | 2369 | 2370 | 2371 | 2372 | 2373 | 2374 | 2375 |
|  | . 16384 | 4110 | 2120 | 2121 | 2122 | 2123 | 2124 | 2125 | 2126 | 2127 | 4510 | 2376 | 2377 | 2378 | 2379 | 2380 | 2381 | 2382 | 2393 |
|  | . 24576 | 4120 | 2128 | 2129 | 2130 | 2131 | 2132 | 2133 | 2134 | 2135 | 4520 | 2384 | 2385 | 2386 | 2387 | 2388 | 2389 | 2390 | 2391 |
|  | . 28672 | 4130 | 2136 | 2137 | 2138 | 2139 | 2140 | 2141 | 2142 | 2143 | 4530 | 2392 | 2393 | 2394 | 2395 | 2396 | 2397 | 2398 | 239 |
|  | . 24672 | 4140 | 2144 | 2145 | 2146 | 2147 | 2148 | 2149 | 2150 | 2151 | 4540 | 2400 | 2401 | 2402 | 2403 | 2404 | 2405 | 2406 | 240 |
|  |  | 4150 | 2152 | 2153 | 2154 | 2155 | 2156 | 2157 | 2158 | 2159 | 4550 | 2408 | 2409 | 2410 | 2411 | 2412 | 2413 | 2414 | 2415 |
|  |  | 4160 | 2160 | 2161 | 2162 | 2163 | 2164 | 2165 | 2166 | 2167 | 4560 | 2416 | 2417 | 2418 | 2419 | $2+20$ | 2421 | 2422 | 2423 |
|  |  | 4170 | 2168 | 2169 | 2170 | 2171 | 2172 | 2173 | 2174 | 2175 | 4570 | 2424 | 2425 | 2426 | 2427 | 2428 | 2429 | 2430 | 2431 |
|  |  | 4200 | 2176 | 2177 | 2178 | 2179 | 2180 | 2181 | 2182 | 2183 | 4600 | 2432 | 2433 | $2+34$ | 2435 | 2436 | 2437 | 2438 | 2439 |
|  |  | 4210 | 2184 | 2185 | 2186 | 2187 | 2188 | 2189 | 2190 | 2191 | 4610 | 2440 | 2441 | 2442 | 2443 | 2444 | 2445 | 2446 | 2447 |
|  |  | 4220 | 2192 | 2193 | 2194 | 2195 | 2196 | 219: | 2198 | 2199 | 4620 | 2448 | 2449 | 2450 | 2451 | 2452 | 2453 | 2454 | 2455 |
|  |  | 4230 | 2200 | 2201 | 2202 | 2203 | 2204 | 2205 | 2206 | 2207 | 4630 | 2456 | 2457 | 2458 | 2459 | 2460 | 2461 | 2462 | 2463 |
|  |  | 4240 | 2208 | 2209 | 2210 | 2211 | 2212 | 2213 | 2214 | 2215 | 4640 | 2464 | 2465 | 2466 | 2467 | 2468 | 2469 | 2470 | 2471 |
|  |  | 4250 | 2216 | 2217 | 2218 | 2219 | 2220 | 2221 | 2222 | 2223 | 4650 | 2472 | 2473 | 2474 | 2475 | 2476 | 2477 | 2478 | 2479 |
|  |  | 4260 | 2224 | 2225 | 2226 | 2227 | 2228 | 2229 | 2230 | 2231 | 4660 | 2480 | 2481 | 2482 | 2483 | 2484 | 2485 | 2486 | 2487 |
|  |  | 4270 | 2232 | 2233 | 2234 | 2235 | 2236 | 2237 | 2238 | 2239 | 4670 | 2488 | 2489 | 2490 | 2491 | 2492 | 2493 | 2494 | 2495 |
|  |  | 4300 | 2240 | 2241 | 2242 | 2243 | 2244 | 2245 | 2246 | 2247 | 4700 | 2496 | 2497 | 2498 | 2499 | 2500 | 2501 | 2502 | 2503 |
|  |  | 4310 | $22+8$ | 2249 | 2250 | 2251 | 22.52 | 2253 | 2254 | 2255 | 4710 | 2504 | 2505 | 2506 | 2507 | 2508 | 2509 | 2510 | 2511 |
|  |  | 4320 | 2256 | 2257 | 2258 | 2259 | 2260 | 2261 | 2262 | 2263 | 4720 | 2512 | 2513 | 2514 | 2515 | 2516 | 2517 | 2518 | 2519 |
|  |  | 4330 | 2264 | 2265 | 2266 | 2267 | 2268 | 2269 | 2270 | 2271 | 4730 | 2520 | 2521 | 2522 | 2523 | 2524 | 2525 | 2528 | 2527 |
|  |  | 4340 | 2272 | 2273 | 2274 | 2275 | 2276 | 2277 | 2278 | 2279 | 4740 | 2528 | 2529 | 2530 | 2531 | 2532 | 2533 | 2534 | 2535 |
|  |  | 4350 | 2280 | 2281 | 2282 | 2283 | 2284 | 2285 | 2286 | 2287 | 4750 | 2536 | 2537 | 2538 | 2539 | 2540 | 2541 | 2542 | 2543 |
|  |  | 4360 | 2288 | 2289 | 2290 | 2291 | 2292 | 2293 | 2294 | 2295 | 4760 | 2544 | 2545 | 2546 | 2547 | 2548 | 2549 | 2550 | 2551 |
|  |  | 4370 | 2296 | 2297 | 2298 | 2299 | 2300 | 2301 | 2302 | 2303 | 4770 | 2552 | 2553 | 2554 | 2555 | 2556 | 2557 | 2558 | 2559 |
|  |  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  | 0 | 1 | 2 | 3 | 4 | ; | 6 | 7 |
| $\begin{gathered} 5000 \\ t 0 \\ 5777 \\ \text { (Octal) } \end{gathered}$ |  | 5000 | 2560 | 2561 | 2562 | 2563 | 2564 | 2565 | 2566 | 2567 | 5400 | 29.16 | 2817 | 2818 | 2819 | 2820 | 28.1 | 2822 | 2823 |
|  |  | 5010 | 2568 | 2569 | 2570 | 2571 | 2572 | 2573 | 2574 | 2575 | 5410 | 2824 | 2825 | 2826 | 2827 | 2828 | 2829 | 2830 | 2831 |
|  |  | 5020 | 2576 | 2577 | 2578 | 2579 | 2580 | 2581 | 2582 | 2583 | 5420 | 2832 | 2233 | 2834 | 2835 | 2836 | 2837 | 2838 | 2839 |
|  | (Decimal) | 5030 | 2584 | 2585 | 2588 | 2587 | 2588 | 250y | 2590 | 2591 | 5430 | 2840 | 2841 | 2842 | 2843 | 2844 | 2845 | 2846 | 2847 |
|  |  | 5040 | 2592 | 2593 | 2594 | 2595 | 2596 | 2597 | 2598 | 2599 | 5440 | 2848 | 2849 | 2850 | 2851 | 2852 | 2853 | 2854 | 2858 |
|  |  | 5050 | 2600 | 2601 | 2602 | 2603 | 2204 | 2605 | 2608 | 2607 | 5450 | 2856 | 2857 | 2858 | 2859 | 2860 | 2861 | 2862 | 2863 |
|  |  | 5060 | 2608 | 2809 | 2610 | 2611 | 2612 | 2613 | 2014 | 2615 | 5460 | 2864 | 2865 | 2866 | 2867 | 2868 | 2869 | 2870 | 2 71 |
|  |  | 5070 | 2616 | 2617 | 2618 | 2619 | 2620 | 2821 | 2622 | 2623 | 5470 | 2872 | 2873 | 2874 | 2875 | 2876 | 2877 | 2878 | 2879 |
|  |  | 5100 | 2624 | 2625 | 2626 | 2627 | 2628 | 2629 | 2630 | 2631 | 5500 | 2880 | 2881 | 2882 | 2883 | 2884 | 2885 | 2886 | 2887 |
|  |  | 5110 | 2632 | 2633 | 2634 | 2635 | 2636 | 2637 | 2638 | 2639 | 5510 | 2888 | 2889 | 2890 | 2891 | 2892 | 2893 | 2894 | 2899 |
|  |  | 5120 | 2640 | 2641 | 2642 | 2643 | 2644 | 2645 | 2646 | 2647 | 5520 | 2896 | 2897 | 2898 | 2899 | 2900 | 2901 | 2902 | 2901 |
|  |  | 5130 | 2648 | 2649 | 2650 | 2651 | 2652 | 2653 | 2654 | 2655 | 5530 | 2904 | 2905 | 2906 | 2907 | 2908 | 2909 | 2910 | 2911 |
|  |  | 5140 | 2656 | 2657 | 2658 | 2659 | 2660 | 2661 | 2682 | 2663 | 5540 | 2912 | 2913 | 2914 | 2915 | 2916 | 2917 | 2918 | 2919 |
|  |  | 5150 | 2664 | 2665 | 2666 | 2667 | 2608 | 2669 | 2670 | 2671 | 5550 | 2920 | 2921 | 2922 | 2923 | 2924 | 2925 | 2928 | 2927 |
|  |  | 5180 | 2672 | 2673 | 2674 | 2675 | 2676 | 2677 | 2678 | 2679 | 5560 | 2928 | 2929 | 2930 | 2931 | 2932 | 2933 | 2934 | 2935 |
|  |  | 5170 | 2680 | 2681 | 2682 | 2683 | 2684 | 2685 | 2686 | 2687 | 5570 | 2936 | 2937 | 2938 | 2939 | 2940 | 2941 | 2942 | 2943 |
|  |  | 5200 | 2688 | 2689 | 2690 | 2691 | 2692 | 2693 | 2694 | 2695 | 5600 | 2944 | 2945 | 2946 | 2947 | 2948 | 2949 | 2950 | 2951 |
|  |  | 5210 | 2696 | 2697 | 2698 | 2699 | 2700 | 2701 | 2702 | 2703 | 5510 | 2952 | 2953 | 2954 | 2955 | 2956 | 2957 | 2958 | 2959 |
|  |  | 5220 | 2704 | 2705 | 2706 | 2707 | 2708 | 2709 | 2710 | 2711 | 5620 | 2960 | 2961 | 2962 | 2983 | 2964 | 2965 | 2966 | 2967 |
|  |  | 5230 | 2712 | 2713 | 2714 | 2715 | 2716 | 2717 | 2718 | 2719 | 5630 | 2968 | 2969 | 2970 | 2971 | 2972 | 2973 | 2974 | 2975 |
|  |  | 5240 | 2720 | 2721 | 2722 | 2723 | 2724 | 2725 | 2726 | 2727 | 5640 | 2976 | 2977 | 2978 | 2979 | 2980 | 2981 | 2982 | 2983 |
|  |  | 5250 | 2728 | 2729 | 2730 | 2731 | 2732 | 2733 | 2734 | 2735 | 5650 | 2984 | 2985 | 2986 | 2937 | 2988 | 2989 | 2990 | 2991 |
|  |  | 5260 | 2736 | 2737 | 2738 | 2739 | 2740 | 2741 | 2742 | 2743 | 5660 | 2992 | 2993 | 2994 | 2995 | 2996 | 2997 | 2998 | 2999 |
|  |  | 5270 | 2744 | 2745 | 2746 | 2747 | 2748 | 2749 | 2750 | 2751 | 5670 | 3000 | 3001 | 3002 | 3003 | 3004 | 3005 | 3006 | 3007 |
|  |  | 5300 | 2752 | 2753 | 2754 | 2755 | 2756 | 2757 | 2758 | 2759 | 5700 | 3008 | 3009 | 3010 | 3011 | 3012 | 3013 | 3014 | 3015 |
|  |  | 5310 | 2760 | 2761 | 2762 | 2763 | 2764 | 2765 | 2766 | 2767 | 5710 | 3016 | 3017 | 3018 | 3019 | 3020 | 3021 | 3022 | 3023 |
|  |  | 5320 | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | 2774 | 2775 | ¢720 | 3024 | 3025 | 3026 | 3027 | 3028 | 3029 | 3030 | 3031 |
|  |  | 5330 | 2776 | 2777 | 2778 | 2779 | 2780 | 2781 | 2782 | 2783 | 5730 | 3032 | 3033 | 3034 | 3035 | 3036 | 3037 | 3038 | 3039 |
|  |  | 5340 | 2784 | 2785 | 2786 | 2787 | 2788 | 2789 | 2790 | 2791 | 5740 | 3040 | 3041 | 3042 | 3043 | 3044 | 3045 | 3046 | 3047 |
|  |  | 5350 | 2792 | 2793 | 2794 | 2795 | 2796 | 2797 | 2798 | 2799 | 5750 | 3049 | 3049 | 3050 | 3051 | 3052 | 3053 | 3054 | 3055 |
|  |  | 5360 | 2800 | 2801 | 2802 | 2803 | 2804 | 2805 | 2806 | 2807 | 5760 | 3056 | 3057 | 3058 | 3059 | 3080 | 3061 | 3062 | 3063 |
|  |  | 5370 | 2808 | 2809 | 2810 | 2811 | 2012 | 2813 | 2814 | 2815 | 5770 | 3084 | 3085 | 3086 | 3067 | 306 | 306 | 30 | 3071 |



|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 6400 | 3328 | 3329 | 3330 | 3331 | 3332 | 3333 | 3334 | 3333 |
| 6410 | 3336 | 3331 | 3338 | 3339 | 3340 | 3341 | 3342 | 3343 |
| 6420 | 3344 | 3345 | 3346 | 3347 | 3348 | 3349 | 3350 | 3351 |
| 6430 | 3352 | 3353 | 3354 | 3355 | 3356 | 3357 | 3358 | 3359 |
| 6440 | 3360 | 3361 | 3362 | 3363 | 3364 | 3365 | 3366 | 3367 |
| 6450 | 3368 | 3369 | 3370 | 3371 | 3372 | 3373 | 3374 | 3375 |
| 6460 | 3376 | 3377 | 3378 | 3379 | 3380 | 3381 | 3382 | 3383 |
| 6470 | 3384 | 3385 | 3386 | 3387 | 3388 | 3389 | 3390 | 3391 |
| 6500 | 3392 | 3393 | 3394 | 3395 | 3396 | 3397 | 3398 | 3399 |
| 6510 | 3400 | 3401 | 3402 | 3403 | 3404 | 3405 | 3406 | 3407 |
| 6520 | 3408 | 3409 | 3410 | 3411 | 3412 | 3413 | 3414 | 3415 |
| 6530 | 3416 | 3417 | 3418 | 3419 | 3420 | 3421 | 3422 | 3423 |
| 6540 | 3424 | 3425 | 3426 | 3427 | 3428 | 3429 | 3430 | 3431 |
| 6550 | 3432 | 3433 | 3434 | 3435 | 3436 | 3437 | 3438 | 3439 |
| 6560 | 3440 | 3441 | 3442 | 3443 | 3444 | 3445 | 3446 | 3447 |
| 6570 | 3448 | 3449 | 3450 | 3451 | 3452 | 3453 | 3454 | 3455 |
| 6600 | 3456 | 3457 | 3458 | 3459 | 3460 | 3461 | 3462 | 3463 |
| 6610 | 3464 | 3465 | 3466 | 3467 | 3468 | 3469 | 3470 | 3471 |
| 6620 | 3472 | 3473 | 3474 | 3475 | 3476 | 3477 | 3478 | 3479 |
| 6630 | 3480 | 3481 | 3482 | 3483 | 3484 | 3485 | 3486 | 3487 |
| 6640 | 3488 | 3489 | 3490 | 3491 | 3492 | 3493 | 3494 | 3495 |
| 6650 | 3496 | 3497 | 3498 | 3499 | 3500 | 3501 | 3502 | 3503 |
| 6660 | 3304 | 3505 | 3506 | 3507 | 3508 | 3509 | 3510 | 3511 |
| 6670 | 3512 | 3513 | 3514 | 3515 | 3516 | 3517 | 3518 | 3519 |
| 6700 | 3520 | 3521 | 3522 | 3523 | 3524 | 3525 | 3526 | 3527 |
| 6710 | 3528 | 3529 | 3530 | 3531 | 3532 | 3533 | 3534 | 3535 |
| 6720 | 3536 | 3537 | 3538 | 3539 | 3540 | 3541 | 3542 | 3543 |
| 6730 | 3544 | 3545 | 3546 | 3547 | 3548 | 3549 | 3550 | 3551 |
| 6740 | 3552 | 3553 | 3554 | 3555 | 3556 | 3557 | 3558 | 3559 |
| 6750 | 3560 | 3561 | 3562 | 3563 | 3564 | 3565 | 3566 | 3567 |
| 6760 | 3568 | 3569 | 3570 | 3571 | 3572 | 3573 | 3574 | 3575 |
| 6770 | 3576 | 3577 | 3578 | 3579 | 3580 | 3581 | 3582 | 3583 |$|$


| 7000 | 3584 |
| :---: | :---: |
| to | 10 |
| 7777 | 4095 |
| (Octal) | (Decimal) |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  | 0 |  | 2 | 3 |  | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7000 | 3584 | 3585 | 3586 | 3587 | 3588 | 3589 | 3590 | 3591 | 7400 | 3840 | 384 | 3842 | 3843 | 3844 | 84 | 846 | 3847 |
| 7010 | 3592 | 3593 | 3594 | 3595 | 3596 | 3597 | 3598 | 3599 | 7410 | 3848 | 384 | 3850 | 3851 | 3852 | 3853 | 3854 | 3855 |
| 7020 | 3600 | 3601 | 3602 | 2603 | 3604 | 3605 | 3606 | 3607 | 7420 | 3856 | 3857 | 3858 | 3859 | 3860 | 3861 | 3862 | 863 |
| 7030 | 3608 | 3609 | 3610 | 3611 | 3612 | 3613 | 3614 | 3615 | 7430 | 3864 | 3865 | 3866 | 3867 | 3868 | 3869 | 3870 | 3871 |
| 7040 | 3816 | 3617 | 3618 | 3619 | 3620 | 3621 | 3622 | 3623 | 7440 | 3872 | 3873 | 3874 | 3875 | 3876 | 3877 | 878 | 79 |
| 7050 | 3624 | 3625 | 3626 | 3627 | 3628 | 3629 | 3630 | 3631 | 7450 | 3880 | 3881 | 3882 | 3883 | 3884 | 3885 | 3886 | 3887 |
| 7060 | 3632 | 3633 | 3634 | 3635 | 3636 | 3637 | 3638 | 3639 | 7460 | 3888 | 3889 | 3890 | 3891 | 3892 | 3893 | 8894 | 3895 |
| 7070 | 3640 | 3641 | 3642 | 3643 | 3644 | 3645 | 3646 | 3647 | 7470 | 3896 | 3897 | 3898 | 3899 | 3900 | 3901 | 3902 | 903 |
| 710 | 364 | 3649 | 3650 | 36 | 3652 | 365 | 3654 | 3655 | 7500 | 3904 | 3905 | 3906 | 3907 | 3908 | 3909 | 3910 | 1 |
| 7110 | 3656 | 3657 | 3658 | 3659 | 3680 | 3661 | 662 | 663 | 7510 | 3912 | 3913 | 3914 | 3915 | 3916 | 3917 | 3918 | 9 |
| 712 | 3664 | 3685 | 3866 | 3667 | 3668 | 3669 | 3670 | 3671 | 7520 | 3920 | 3921 | 3922 | 3923 | 3924 | 3925 | 3926 | 3927 |
| 7130 | 3672 | 3673 | 3674 | 675 | 3678 | 3677 | 678 | 3679 | 7530 | 3928 | 3929 | 3930 | 3931 | 3932 | 3933 | 3934 | 3935 |
| 71 | 3680 | 3681 | 3682 | 3683 | 3684 | 3685 | 3686 | 3687 | 7540 | 3936 | 3937 | 3938 | 3939 | 3940 | 3941 | 3942 | 394? |
| 7150 | 3688 | 3689 | 3690 | 3691 | 3692 | 3693 | 3694 | 3695 | 7550 | 3944 | 3945 | 3946 | 3947 | 3948 | 3949 | 3950 | 1 |
| 71 | 3696 | 3897 | 3698 | 3699 | 3700 | 3701 | 3702 | 3703 | 7560 | 3952 | 3953 | 3954 | 3955 | 3956 | 3957 | 3958 | 3959 |
| 7170 | 3704 | 3705 | 3706 | 3707 | 3708 | 3709 | 37 | 3711 | 7570 | 3960 | 3961 | 3962 | 3963 | 3964 | 3965 | 3966 |  |
| 72 | 371 | 371 | 11 | 3715 | 371 | 371 | 3718 | 719 | 0 | 3968 | 3969 | 3970 | 397 | 97 | 97 | 97 | 75 |
| 72 | 3720 | 3721 | 3722 | 3723 | 3724 | 3725 | 3726 | 3727 | 7610 | 3976 | 3977 | 3978 | 3979 | 3980 | 3981 | 3982 | 398? |
| 72 | 372 | 9829 | 3730 | 3731 | 3732 | 3733 | 3734 | 3735 | 7620 | 3984 | 3985 | 3986 | 3987 | 3988 | 3989 | 3990 | 3991 |
| 7230 | 3736 | 3737 | 3738 | 3739 | 3740 | 3741 | 3742 | 3743 | 7630 | 3992 | 3993 | 3994 | 3995 | 3996 | 3997 | 3998 | 3999 |
| 12 | 3744 | 3745 | 3746 | 3749 | 3748 | 3749 | 3750 | 3751 | 7640 | 000 | 4001 | 4002 | 4003 | 4004 | 4005 | 400 | 4007 |
| 7250 | 3752 | 3753 | 3754 | 3753 | 3756 | 3757 | 3758 | 3759 | 7650 | 4008 | 4009 | 4010 | 4011 | 4012 | 4013 | 4014 | 40:5 |
| 72 | 3780 | 3781 | 3762 | 3783 | 3764 | 3765 | 3768 | 3767 | 7660 | 4016 | 4017 | 4018 | 4019 | 4020 | 4021 | 1022 | 4023 |
| 7270 | 3788 | 3769 | 3770 | 377 | 3772 | 3773 | 37 | 377 | 7670 | 4024 | 4025 | 4026 | 4027 | 4028 | 4029 | 4030 | 4031 |
| 7300 | 3778 | 3777 | 3778 | 3779 | 3780 | 3781 | 3782 | 3783 | 7700 | 4032 | 4033 | 4034 | 4035 | 4036 | 4037 | 4038 | 1035 |
| 7310 | 3784 | 3785 | 3786 | 3787 | 3788 | 3789 | 3790 | 3791 | 7710 | 4040 | 4041 | 4042 | 4043 | 4044 | 4045 | 4046 | 4047 |
| 7320 | 3792 | 3793 | 3794 | 3795 | 3796 | 3797 | 3798 | 3799 | 7720 | 4048 | 4049 | 4050 | -051 | 4052 | 405? | 4054 | 4055 |
| 7310 | 2800 | 3801 | 3802 | 3803 | 3804 | 3805 | 3808 | 3007 | 7730 | 4058 | 4057 | 4058 | 4059 | 4000 | 4061 | 4062 | 4083 |
| ? 340 | 3808 | 3809 | 3810 | 3811 | 3812 | 3813 | 3514 | 3815 | 7740 | 4064 | 4065 | 4066 | 4067 | 4088 | 4069 | 4070 | 4071 |
| 7350 | 3818 | 3817 | 3818 | 3819 | 3820 | 3821 | 3822 | 3823 | 7750 | 4072 | 4073 | 4074 | 4075 | 4076 | 4077 | 4078 | 4079 |
| 7360 | 3824 | 3825 | 3826 | 3827 | 3028 | 3829 | 3830 | 3831 | 7760 | 4080 | 4081 | 4082 | 4083 | 4084 | 4085 | 4086 | 4087 |
| 7370 | 3832 | 383 | 38 | 38 | 3836 | 3837 | 3830 | 3039 | 7770 | 4088 | 4089 | 4090 | 4091 | 4092 | 4093 | 4094 | 4093 |

APPENDIX $F$
POWERS OF TWO TABLE

| POWERS OF TWO TABLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $2^{n}$ | n | $2^{-n}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 0 | 1.0 |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 | 1 | 0.5 |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 4 | 2 | 0.25 |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 8 | 3 | 0.125 |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 16 | 4 | 0.062 | 5 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 32 | 5 | 0.031 | 25 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 64 | 6 | 0.015 | 625 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 128 | 7 | 0.007 | 812 | 5 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 256 | 8 | 0.003 | 906 | 25 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 512 | 9 | 0.001 | 953 | 125 |  |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 024 | 10 | 0.000 | 976 | 562 | 5 |  |  |  |  |  |  |  |  |  |
|  |  | 2 | 048 | 11 | 0.000 | 488 | 281 | 25 |  |  |  |  |  |  |  |  |  |
|  |  | 4 | 096 | 12 | 0.000 | 244 | 140 | 625 |  |  |  |  |  |  |  |  |  |
|  |  | 8 | 192 | 13 | 0.000 | 122 | 070 | 312 | 5 |  |  |  |  |  |  |  |  |
|  |  | 16 | 384 | 14 | 0.000 | 061 | 035 | 156 | 25 |  |  |  |  |  |  |  |  |
|  |  | 32 | 768 | 15 | 0.000 | 030 | 517 | 578 | 125 |  |  |  |  |  |  |  |  |
|  |  | 65 | 536 | 16 | 0.000 | 015 | 258 | 789 | 062 | 5 |  |  |  |  |  |  |  |
|  |  | 131 | 072 | 17 | 0.000 | 007 | 629 | 394 | 531 | 25 |  |  |  |  |  |  |  |
|  |  | 262 | 144 | 18 | 0.000 | 003 | 814 | 697 | 265 | 625 |  |  |  |  |  |  |  |
|  |  | 524 | 288 | 19 | 0.000 | 001 | 907 | 348 | 632 | 812 | 5 |  |  |  |  |  |  |
|  | 1 | 048 | 576 | 20 | 0.000 | 000 | 953 | 674 | 316 | 406 | 25 |  |  |  |  |  |  |
|  | 2 | 097 | 152 | 21 | 0.000 | 000 | 476 | 837 | 158 | 203 | 125 |  |  |  |  |  |  |
|  | 4 | 194 | 304 | 22 | 0.000 | 000 | 238 | 418 | 579 | 101 | 562 | 5 |  |  |  |  |  |
|  | 8 | 388 | 608 | 23 | 0.000 | 000 | 119 | 209 | 289 | 550 | 781 | 25 |  |  |  |  |  |
|  | 16 | 777 | 216 | 24 | 0.000 | 000 | 059 | 604 | 644 | 775 | 390 | 625 |  |  |  |  |  |
|  | 33 | 554 | 432 | 25 | 0.000 | 000 | 029 | 802 | 322 | 387 | 695 | 312 | 5 |  |  |  |  |
|  | 67 | 108 | 864 | 26 | 0.000 | 000 | 014 | 901 | 161 | 193 | 847 | 656 | 25 |  |  |  |  |
|  | 134 | 217 | 728 | 27 | 0.000 | 000 | 007 | 450 | 580 | 596 | 923 | 828 | 125 |  |  |  |  |
|  | 268 | 435 | 456 | 28 | 0.000 | 000 | 003 | 725 | 290 | 298 | 461 | 914 | 062 | 5 |  |  |  |
|  | 536 | 870 | 912 | 29 | 0.000 | 000 | 001 | 862 | 645 | 149 | 230 | 957 | 031 | 45 |  |  |  |
| 1 | 073 | 741 | 824 | 30 | 0.000 | 000 | 000 | 931 | 322 | 574 | 615 | 478 | 515 | 625 |  |  |  |
| 2 | 147 | 483 | 648 | 31 | 0.000 | 000 | 000 | 465 | 661 | 287 | 307 | 739 | 257 | 812 | 5 |  |  |
| 4 | 294 | 967 | 296 | 32 | 0.000 | 000 | 000 | 232 | 830 | 643 | 653 | 869 | 628 | 906 | 25 |  |  |
| 8 | 589 | 934 | 592 | 33 | 0.000 | 000 | 000 | 116 | 415 | 321 | 826 | 934 | 814 | 453 | 125 |  |  |
| 17 | 179 | 869 | 184 | 34 | 0.000 | 000 | 000 | 058 | 207 | 660 | 913 | 467 | 407 | 226 | 562 | 5 |  |
| 34 | 359 | 738 | 368 | 35 | 0.000 | 000 | 000 | 029 | 103 | 830 | 456 | 733 | 703 | 613 | 281 | 25 |  |
| 68 | 719 | 476 | 736 | 36 | 0.000 | 000 | 000 | 014 | 551 | 915 | 228 | 366 | 851 | 806 | 640 | 625 |  |
| 137 | 438 | 953 | 472 | 37 | 0.000 | 000 | 000 | 007 | 275 | 957 | 614 | 183 | 425 | 903 | 320 | 312 | 5 |
| 274 | 877 | 906 | 944 | 38 | 0.000 | 000 | 000 | 003 | 637 | 978 | 807 | 091 | 712 | 951 | 660 | 156 | 25 |
| 549 | 755 | 813 | 888 | 39 | 0.000 | 000 | 000 | 001 | 818 | 989 | 403 | 545 | 856 | 475 | 830 | 078 | 125 |
| 1099 | 511 | 627 | 776 | 40 | 0.0000 | 000 | 000 | 000 | 909 | 494 | 701 | 772 | 928 | 237 | 915 | 039 | 062 |

## APPENDIX G

PROGRAM EXAMPLES








A

| Addressing | $2-7$ |
| :--- | :---: |
| APPLE | $1-2$ |
| APPLE features | $1-2$ |
| APPLE language structure | $2-1$ |
| Argument field | $2-1$ |
| Arithmetic | $2-138$ |
| Array co-ordinates | $3-10$ |
| Assembler directives | $1-2,2-9$ |
| Assigning slots | $3-1,-5$ |
| Associative instructions | $2-55$ |
| Associative memory device code | $3-8$ |
| Associative Memory or Common Register field expression | $2-7$ |
| Attach (SVC) | $3-20$ |
| Byte count update | $3-5$ |
| Branch instructions | $3-18,-19$, |
| Buffer format | $3-9,-6,-8,-12,-17$ |
| Buffer format for device -1 (Control memory) | $3-7,-9,-13,-19$ |
| Buffer format for device -2 (Associative memory) | $3-9$ |

## C

| Character set | 2-4 |
| :---: | :---: |
| Command field | 2-1 |
| Command summary | A-i |
| Comment field | 2-3 |
| Comment statements | 1-2 |
| Common Register field | 2-7 |
| Constants | 2-5 |
| Control and test | 2-154 |
| Control Digit | 2-7, C-2 |
| Control Memory address | 2-7, C-2 |
| Control Memory device code | 3-6 |
| D |  |
| Decimal constants | 2-5 |
| Device Assignment Table (DAT) | 3-2 |
| Device codes | 3-5 |
| Devices | 3-5 |
| Done bit | 3-10, - 19 |
| $E$ |  |
| Echo Bit | 3-20 |
| End-of-medium bit (EOM) | 3-9, -19 |
| Error codes | B-i |

## INDEX

E

| Error codes (SVC) | 3-10, -19 |
| :---: | :---: |
| Execution location counter | 2-6, C-2 |
| Exit (SVC) | 3-24 |
| Expressions | 2-6 |
| F |  |
| Field expression | 2-7 |
| Formatted ASCII | 3-18 |
| Formatted binary | 3-18 |
| Free device (SVC) for new task | 3-23 |
| H |  |
| Hexadecimal constants | 2-5 |
| Hexadecimal/decimal table | D-i |
| I |  |
| I setup | 3-27 |
| Immediate value | $2-5,2-39, C-4$ |
| Improper mode | 3-9, -19 |
| In line | 1-2 |
| Interrupt setup (SVC) | 3-26, -27 |
| Interrupt signal (SVC) | 3-26, -27 |

## INDEX

L

| Label field | $2-1$ |
| :--- | :---: |
| Language elements | $2-4$ |
| Load Location counter | $2-6, \mathrm{C}-5$ |
| Loads | $2-55$ |
| Location counter symbol (\$) | $2-6$ |
| Location counters | $2-6$ |

M

| Max size | $3-9,-17$ |
| :--- | :---: |
| Mnemonic summary | A-i |
| Mode byte | $3-20$ |
| Moves | $2-125$ |

O

| Octal constants | $2-5$ |
| :--- | :---: |
| Octal/decimal | E-i |
| One-to-many | $1-2$ |
| One-to-one | $1-2$ |
|  | $P$ |
| Pager control (SVC) | $3-28$ |
| Pager instructions | $2-159$ |
| PI/O Control (SVC) | $3-29$ |
| Powers of two table | F-i |
| Program Counter (location counter) | $2-6$, C-5 |
| Program examples | G-i |

## INDEX

## R

| Read (SVC) | 3-15 |
| :---: | :---: |
| READ BUFFER Pseudo-op | 3-17 |
| Register device code | 3-13 |
| Register instructions | 2-35 |
| Required entries | 2-3 |
| Reset peripheral device (SVC) | 3-22 |
| Restart program (SVC) | 3-21 |
| S |  |
| Searches | 2-108 |
| Slot numbers | 3-1 |
| Source statements | 2-1 |
| STARAN S registers (device code - 3 ) | 3-13 |
| Status byte | 3-7, -9, -19 |
| Stores | 2-79 |
| Subroutine call sequence | 1-2 |
| Summary of APPLE mnemonics ans instruction formats | A-i |
| Supervisor calls (SVC) | 3-1 |
| Supervisor services | 3-4 |
| Symbol table | 2-4 |
| Symbols | 2-4 |

T
Terms and symbols
C-i

## INDEX

## T

Timer (SVC) 3-25

U

| Unformatted ASCII | $3-18$ |
| :--- | ---: |
| Unformatted binary | $3-18$ |

W

Write (SVC) 3-16
WRITE BUFFER Pseudo-op 3-17

## GOODYEAR AEROSPACE


[^0]:    * Parallel I/O unit is an optional STARAN feature.

[^1]:    * Parallel I/O is an optional STARAN feature. Other Custom I/O features may be handled similarily.

