## Machine Instructions and Programs

## Signed Integer Representations

- 3 major representations:

Sign and magnitude
One's complement
Two's complement

- Assumptions for the next example:

4-bit machine word
16 different values can be represented
Roughly half are positive, half are negative

## Sign and Magnitude Representation

- High order bit is sign: 0 = positive(or zero), 1 = negative
- Three low order bits is the magnitude: 0 (000) through 7 (111)
- Number range for n bits $=+/-\left(2^{n-1}-1\right)$
- Problems: two representations for 0 ( 0000 is $+0,1000$ is -0 )
- Some complexities in addition, subtraction


## One's Complement Representation

- $-x=1$ 's complement of $x$
- 1 's complement is invert 0 to 1 and 1 to 0
- Two representations for $0(0000$ is $+0,1111$ is -0$)$ causes some problems
- Some complexities in addition, subtraction
- Subtraction ( $\mathrm{X}-\mathrm{Y}$ ) implemented by addition \& 1's complement $(\mathrm{x}-\mathrm{y}=\mathrm{x}+1$ 's complement of $\mathrm{y}=\mathrm{x}+\bar{y})$


## Two’s Complement Representation

- $-x=2$ 's complement of $x$
- Like 1's complement except negative numbers shifted one position clockwise
- 2's complement is just 1 's complement + 1
- Only one representation for 0 ( 0000 => $1111+1$ => 10000 => 0000 in 4 bits, ignore the carry out / MSB 1)
- Addition, subtraction very simple
- One more negative number than positive number


## Signed Integer Representations

| Binary | Sign and <br> Magnitude | 1's Complement | 2's Complement |
| :---: | :---: | :---: | :---: |
| 0111 | +7 | +7 | +7 |
| 0110 | +6 | +6 | +6 |
| 0101 | +5 | +5 | +5 |
| 0100 | +4 | +4 | +4 |
| 0011 | +3 | +3 | +3 |
| 0010 | +2 | +2 | +2 |
| 0001 | +1 | +1 | +1 |
| 0000 | +0 | +0 | +0 |
| 1000 | -0 | -7 | -8 |
| 1001 | -1 | -6 | -7 |
| 1010 | -2 | -5 | -6 |
| 1011 | -3 | -4 | -5 |
| 1100 | -4 | -3 | -4 |
| 1101 | -5 | -2 | -3 |
| 1110 |  |  |  |
| 111 |  |  |  |

## Addition and Subtraction-2's Complement

If carry-in to the high order bit =carry-out then ignore carry

| 4 | 0100 | -4 | 1100 |
| ---: | ---: | ---: | ---: |
| +3 | $\frac{0011}{1}$ | $+\frac{(-3)}{-7}$ | 1101 <br> 7 |
| 0111 |  |  |  |
| 4 | 0100 | -4 | 1100 |
| -3 | $\frac{1101}{10001}$ | +3 | $\frac{0011}{-1}$ |
| 1 | $\boxed{1111}$ |  |  |

Simpler addition scheme makes 2's complement the most common choice for integer number systems within digital systems

## 2's-complement Add and Subtract Operations

(a)

| 0010 |
| ---: |
| +0011 |
| 0101 |

(b)

(c)

(d)

$$
\begin{array}{r}
0111 \\
+1101 \\
\hline 0100
\end{array}
$$

(e)


$$
\begin{array}{r}
1101 \\
+0111 \\
\hline 0100
\end{array}
$$

(f)


$$
\begin{array}{r}
0010 \\
+1100 \\
\hline 1110
\end{array}
$$

$$
\begin{array}{r}
011 \\
-\quad 0011
\end{array} \quad \begin{gathered}
(+6) \\
(+3)
\end{gathered} \quad \Longrightarrow
$$

$$
\begin{array}{r}
0110 \\
+1101 \\
\hline 0011
\end{array}
$$

(h)


(i)


$$
\begin{array}{r}
1001 \\
+1111 \\
\hline 1000 \\
0010 \\
+0011 \\
\hline 0101
\end{array}
$$

2's-complement add and subtract operations.

## Overflow Condition

- Add two positive numbers to get a negative number or two negative numbers to get a positive number
- Sum of $+5(0101)$ and $+3(0011)$ is 1000 which is the 2 's complement result of -8
- Sum of $-7(1001)$ and $-2(1100)$ is 10111 (0111) which is the 2 's complement result of +7
- Two ways to detect overflow:
- Overflow can occur only when adding two numbers that have the same sign. Add two positive numbers to get a negative number or, add two negative numbers to get a positive number
- When carry-in to the MSB (most significant bit) does not equal carry out from MSB


## Overflow Condition: Carry-in to MSB $\neq$ Carry-out from MSB



## Sign Extension

- Task:
- Given w-bit signed integer x
- Convert it to $\mathrm{w}+\mathrm{k}$ bit integer with same value
- Rule:
- Make k copies of sign bit:



## Sign Extension Example

$$
\begin{aligned}
& \text { short int } x=15213 ; \\
& \text { int } \quad \text { ix }=\text { (int } x ; \\
& \text { short int } y=-15213 ; \\
& \text { int } \quad \text { y }=\text { (int) } y ;
\end{aligned}
$$

|  | Decimal | Hex |  | Binary |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| x | 15213 |  | 3B 6D |  | 0011101101101101 |
| ix | 15213 | 000 | 00 C 492 | 0000000000000000 | 0011101101101101 |
| Y | -15213 |  | C4 93 |  | 1100010010010011 |
| iy | -15213 | FF F | FF C4 93 | 1111111111111111 | 1100010010010011 |

## Characters

- Computer must be able to handle non numeric text information consisting of characters
- Characters can be letters of alphabet, decimal digits, punctuations marks etc.
- They are represented by codes that are usually eight bits long
- One of the widely used codes are ASCII codes


## Memory Location, Addresses and Operation

- Memory consists of many millions of storage cells, each of which stores one bit.
- Data is usually accessed in n-bit groups, called a "word".
- N is called word length.
- Typically $\mathrm{n}=32$ or 64 bits etc. (Such systems called 32-bit systems, like:32-bit CPU or 64bit OS)


Memory words.

## Memory Location, Addresses and Operation

- 32-bit word length example

$$
32 \text { bits }
$$



Four characters

## Memory Location, Addresses and Operation

- To retrieve information from memory, either for one word or one byte (8-bit), addresses for each location needed.
- Each byte (8-bit group) in the memory are addressable. This is called byte addressable.
- A k-bit addressed memory chip has $2^{k}$ memory locations, namely 0 $2^{\mathrm{k}}-1$, called memory space.
- Example: 4 bit : addresses 0000 to $1111=0$ to $15=0$ to $2^{4-1}$
- $1 \mathrm{~KB}=2^{10}=1024$ bytes.
- $1 \mathrm{MB}=1024 \mathrm{~KB}=2^{10 *} 2^{10}=2^{20}$ bytes
- $1 \mathrm{~GB}=1024 \mathrm{MB}=2^{10 *} 2^{20}=2^{30}$ bytes
- $1 \mathrm{~TB}=2^{40}$ bytes, peta $=2^{50}$, exa $=2^{60}$, zetta $=2^{70}$, yotta $=2^{80}$
- 24-bit memory: $2^{24}=2^{4 *} 2^{20}=16^{*} 1 \mathrm{MB}=16 \mathrm{MB}$
- 32-bit memory: $2^{32}=2^{2 *} 2^{30}=4^{*} 1 \mathrm{~GB}=4 \mathrm{~GB}$


## Memory Location, Addresses and Operation

- It is impractical to assign distinct addresses to individual bit locations in the memory.
- The most practical assignment is to have successive addresses refer to successive byte locations in the byte-addressable memory.
- Byte locations have addresses 0, 1, 2, 3 and so on.
- If word length is 32 bits ( 4 bytes), then successive words are located at addresses 0, 4, 8 and so on.
- 16-bit word: word addresses: 0, 2, 4, 6, 8, .... bytes
- 32-bit word: word addresses: 0, 4, 8, 12, 16, .... bytes
- 64-bit word: word addresses: $0,8,16,24,32, \ldots$. bytes


## Big-endian Assignment of Memory Addresses

- Big-endian: higher (bigger) byte addresses are used for the least significant bytes of the word. Bytes are numbered starting with most significant byte of a word. Word is given the same address as its most significant byte.

| Word Address | Byte Address |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 2 | 3 |
| 4 | 4 | 5 | 6 | 7 |
|  |  | $\stackrel{ }{\cdot}$ |  |  |
| $2^{\mathrm{k}}$-4 | $2^{\mathrm{k}}$-4 | $2^{\text {k-3 }}$ | $2^{\mathrm{k}}$-2 | $2^{\mathrm{k}}$-1 |

Big-endian assignment

## Little-endian Assignment of Memory Addresses

- Little-endian: lower byte addresses are used for the less significant bytes of the word. Bytes are numbered from least significant byte of a word. Word is given the address of its least significant byte.

| Word Address | Byte |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 3 | 2 | 1 | 0 |
| 4 | 7 | 6 | 5 | 4 |
|  |  | $\cdot$ |  |  |
| $2^{\text {k }}$-4 | $2^{\mathrm{k}}$-1 | $2^{\text {k }}$-2 | $2^{\mathrm{k}}$-3 | $2^{\mathrm{k}}$-4 |

Little-endian assignment

## Memory Location, Addresses and Operation

- Ordering of bytes: little endian and big endian schemes
- Word alignment
- Words are said to be aligned in memory if they begin at a byte address. That is a multiple of the number of bytes in a word.
- 16-bit word: word addresses: $0,2,4,6,8, \ldots$, bytes
- 32-bit word: word addresses: $0,4,8,12,16, \ldots$, bytes
- 64-bit word: word addresses: $0,8,16,24,32, \ldots$, bytes
- Access numbers, characters and character strings


## Memory Operation

- LOAD (or read or fetch)
- Copy content from memory to a register. The memory content doesn't change.
- CPU places the required address in MAR register, then places the read control signal to the memory chip, then waits, until it receives the desired data into the MDR register.
- Store (or write)
- Write content from register to memory. Overwrite the content in memory
- CPU places the address and data in MAR and MDR registers respectively, sends the write control signal to the memory chip. Upon completion, the memory chip sends back MFC (memory function complete) signal.


## "Must-perform" Operations

- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data
- Program sequencing and control
- I/O transfers


## Register Transfer Notation

- Identify a location by a symbolic name standing for its hardware binary address (LOC, RO, DATAIN etc.)
- R0, R1, R2, .... => always indicates registers
- Any other symbol => indicates memory location. Example: X, Y, Z, A, B, M, LOC, LOCA, LOCB
- Contents of a location are denoted by placing square brackets around the name of the location ( $\mathrm{R} 1 \leftarrow[\mathrm{LOC}]$, R3 $\leftarrow[R 1]+[R 2])$
- In Register Transfer Notation (RTN), the right hand side always denotes a value and the left hand side express the name of a location where the value is to be placed.


## Assembly Language Notation

- Represent machine instructions and programs.
- Move LOC, R1 = R1ヶ[LOC]
- Add R1, R2, R3 $=$ R3 $\leftarrow[R 1]+[R 2]$
- Instructions like ADD A,B to make like $B \leftarrow A+B$ is not possible, because both operands can't be memory locations, at least one must be register. Besides the content of B should not be overwritten.


## CPU Organization

- Controls how its instructions use the operand(s)
- Single accumulator (AC) CPU organization
- Result usually goes to the accumulator
- Accumulator has to be saved to memory quite often
- General register CPU organization
- Registers hold operands thus reduce memory traffic
- All registers functionally identical.
- Stack
- no registers, but CPU-internal stack memory holds operands and result are always in the stack


## Basic Instruction Types

- Three-address instructions (operation source_1,source_2,destination)
- Usually for RISC architecture
- Add R2, R3, R1 $\mathrm{R} 1 \leftarrow \mathrm{R} 2+\mathrm{R} 3$
- Two-address instructions (operation source ,destination)
- Add R2, R1
$\mathrm{R} 1 \leftarrow \mathrm{R} 1+\mathrm{R} 2$
- One-address instructions (operation operand)
- Usually for single accumulator CPU organization
- AC register is always an implicit operand
- Add LOCA

$$
\mathrm{AC} \leftarrow \mathrm{AC}+\operatorname{LOCA}(\mathrm{AR})
$$

- Zero-address instructions (operation)
- Usually for stack CPU organization
- No explicit operands, both operands are implicit
- Add

$$
\text { TOS } \leftarrow T O S+(T O S-1)
$$

- RISC instructions
- RISC can use 3 registers in a single instruction
- Only the LOAD and STORE instructions can access memory


## Instruction Formats

Example: evaluate $\mathrm{X} \leftarrow(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$

- Three-address format

| 1. | ADD | A, B, R1 | ; R1 $\leftarrow[A]+[B]$ |
| :---: | :---: | :---: | :---: |
| 2. | ADD | C, D, R2 | ; $\mathrm{R} 2 \leftarrow[\mathrm{C}]+[\mathrm{D}]$ |
| 3. | MUL | R1, R2, X | ; $\mathrm{X} \leftarrow[\mathrm{R} 1] *[\mathrm{R} 2]$ |

## Instruction Formats

Example: evaluate $\mathrm{X}_{\leftarrow} \leftarrow(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$

- Two-address instruction format

| 1. | MOV | A, R1 | $; \mathrm{R} 1 \leftarrow[\mathrm{~A}]$ |
| :--- | :--- | :--- | :--- |
| 2. | ADD | $\mathrm{B}, \mathrm{R} 1$ | $; \mathrm{R} 1 \leftarrow[\mathrm{R} 1]+[\mathrm{B}]$ |
| 3. | MOV | $\mathrm{C}, \mathrm{R} 2$ | $; \mathrm{R} 2 \leftarrow[\mathrm{C}]$ |
| 4. | ADD | $\mathrm{D}, \mathrm{R} 2$ | $; \mathrm{R} 2 \leftarrow[\mathrm{R} 2]+[\mathrm{D}]$ |
| 5. | MUL | $\mathrm{R} 2, \mathrm{R} 1$ | $; \mathrm{R} 1 \leftarrow[\mathrm{R} 1] *[\mathrm{R} 2]$ |
| 6. | MOV | $\mathrm{R} 1, \mathrm{X}$ | $; \mathrm{X} \leftarrow \mathrm{R} 1$ |

## Instruction Formats

Example: evaluate $\mathrm{X} \leftarrow(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$

- One-address instruction format

| 1. | LOAD | A | ; $\mathrm{AC} \leftarrow[\mathrm{A}]$ |
| :---: | :---: | :---: | :---: |
| 2. | ADD | B | ; $\mathrm{AC} \leftarrow[\mathrm{AC}]+[\mathrm{B}]$ |
| 3. | STORE | T | ; $\mathrm{T} \leftarrow[\mathrm{AC}]$ |
| 4. | LOAD | C | ; $\mathrm{AC} \leftarrow[\mathrm{C}]$ |
| 5. | ADD | D | $; \mathrm{AC} \leftarrow[\mathrm{AC}]+[\mathrm{D}]$ |
| 6. | MUL | T | ; $\mathrm{AC} \leftarrow[\mathrm{AC}] *[\mathrm{~T}]$ |
| 7. | STORE | X | ; $M[X] \leftarrow[A C]$ |

## Instruction Formats

Example: evaluate $\mathrm{X}=(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$

- Zero-address instruction format

| 1. | PUSH | A | $; T O S \leftarrow A$ |
| :--- | :--- | :--- | :--- |
| 2. | PUSH | $B$ | $; T O S \leftarrow B$ |
| 3. | ADD |  | $; T O S \leftarrow(A+B)$ |
| 4. | PUSH | $C$ | $; T O S \leftarrow C$ |
| 5. | PUSH | $D$ | $; T O S \leftarrow D$ |
| 6. | ADD |  | $; T O S \leftarrow(C+D)$ |
| 7. | MUL |  | $; T O S \leftarrow(C+D) *(A+B)$ |
| 8. | POP | $X$ |  |

## Instruction Formats

Example: evaluate $\mathrm{X}=(\mathrm{A}+\mathrm{B}) *(\mathrm{C}+\mathrm{D})$

- RISC

| 1. | LOAD | R1, A | ; R1 $\leftarrow \mathrm{M}[\mathrm{A}]$ |
| :---: | :---: | :---: | :---: |
| 2. | LOAD | R2, B | ; R2 $4 \mathrm{M}[\mathrm{B}]$ |
| 3. | LOAD | R3, C | ; R3 $\leftarrow \mathrm{M}[\mathrm{C}]$ |
| 4. | LOAD | R4, D | ; R4 ヶM[D] |
| 5. | ADD | R1, R1, R2 | ; $\mathrm{R} 1 \leftarrow \mathrm{R} 1+\mathrm{R} 2$ |
| 6. | ADD | R3, R3, R4 | ; $\mathrm{R} 3 \leftarrow \mathrm{R} 3+\mathrm{R} 4$ |
| 7. | MUL | R1, R1, R3 | ; $\mathrm{R} 1 \leftarrow \mathrm{R} 1 * \mathrm{R} 3$ |
| 8. | STORE | X, R1 | ; $\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{R} 1$ |

## Using Registers

- Registers are faster
- Shorter instructions
- The number of registers is smaller (e.G. $2^{5}=32$ registers need 5 bits to represent itself)
- Potential speedup
- Minimize the frequency with which data is moved back and forth between the memory and processor registers.


## Instruction Execution and Straightline Sequencing



## Instruction Execution and Straight-line Sequencing

- Assumptions:
- One memory operand per instruction
- 32-bit word length
- Memory is byte addressable
- Each instruction fits in one word(full memory address can be directly specified in a single-word instruction)
- Two-phase procedure
- Instruction fetch
- Instruction execute


## Instruction Execution and Straightline Sequencing

- The address of the first instruction i must be placed into the PC
- Processor control circuits use the information of PC to fetch and execute instruction one at a time in order of increasing order of address known as straight-line sequencing
- Execution is a two phase procedure known as instruction fetch and instruction execute
- The instruction fetched from the memory location whose address is in the PC. This instruction is placed in IR in the processor
- Instruction in IR is examined to determine the required operation to be performed. Then the operation performed by processor


## Branching



Assuming a program for adding an array of numbers without using any loop(straight line program)

## Branching



## Generating Memory Addresses

- To specify the address of branch target we can not give the memory operand address directly in a single add instruction in the loop. We have to use a register to hold the address of NUM1; then increment by 4 on each pass through the loop.


## Show the Execution of the Following Instructions

- 0001 = Load R0 from memory
- 0010 = Store R0 to memory
- 0101 = Add to R0 from memory

|  | Memory |
| :---: | :---: |
| 300 | 1940 |
| 301 | 5941 |
| 302 | 2941 |
|  |  |
| 940 |  |
| 941 | 0003 |
|  |  |
|  |  |
|  |  |



## Show the Execution of the Following Instructions

Memory

| 300 | 1940 |
| :---: | :---: |
| 301 | 5941 |
| 302 | 2941 |
|  |  |
|  |  |
|  |  |
| 940 | 0003 |
| 941 | 0002 |


| $\mathrm{PC}=300$ |
| :---: |
| RO |
| $\mathrm{IR}=1940$ |

## Show the Execution of the Following Instructions

Memory

| 300 | 1940 |
| :--- | :---: |
| 301 | 5941 |
| 302 | 2941 |
|  |  |
|  |  |
| 940 |  |
|  |  |
|  |  |
|  |  |
|  |  |


| $\mathrm{PC}=301$ |
| :---: |
| $\mathrm{RO}=0003$ |
| $\mathrm{IR}=1940$ |

As 0001=1 means load R0 from memory

## Show the Execution of the Following Instructions

Memory

| 300 | 1940 |
| :--- | :--- |
| 301 | 5941 |
| 302 | 2941 |
|  |  |
|  |  |
| 940 | 0003 |
|  | 0002 |
|  |  |


| $\mathrm{PC}=301$ |
| :---: |
| $\mathrm{RO}=0003$ |
| $\mathrm{IR}=5941$ |

## Show the Execution of the Following Instructions

Memory

| 300 | 1940 |
| :---: | :---: |
| 301 | 5941 |
| 302 | 2941 |
|  |  |
|  |  |
|  |  |
| 940 | 0003 |
| 941 | 0002 |


| $\mathrm{PC}=302$ |
| :---: |
| $\mathrm{RO}=0005$ |
| $\mathrm{IR}=5941$ |

As 0101=5 means add R0 to memory

## Show the Execution of the Following Instructions

Memory

| 300 | 1940 |
| :--- | :--- |
| 301 | 5941 |
| 302 | 2941 |
|  |  |
|  |  |
|  |  |
| 940 | 0003 |
|  |  |
|  |  |
|  |  |


| $\mathrm{PC}=302$ |
| :---: |
| $\mathrm{RO}=0005$ |
| $\mathrm{IR}=2941$ |

## Show the Execution of the Following Instructions

Memory

| 300 | 1940 |
| :---: | :---: |
| 301 | 5941 |
| 302 | 2941 |
|  |  |
|  |  |
|  |  |
| 940 | 0003 |
| 941 | 0005 |


| $\mathrm{PC}=303$ |
| :---: |
| $\mathrm{RO}=0005$ |
| $\mathrm{IR}=2941$ |

As 0010=2 means store R0 to memory

## Condition Codes / Status Flags

- The processor keeps track of information about the results of various operations
- This is accomplished by recording the required information in individual bits called condition code flags
- These flags grouped together in a special processor register called the condition code register or status register
- They are affected by the most recent ALU operations
- Flags are set to 1 or cleared to 0

46

## Condition Codes / Status Flags

- Different instructions affect different flags
- N (negative) or S (sign) flag
- Is set to 1 if the result of most recent arithmetic operation is negative otherwise clears to 0
- Is used by some instructions, such as: branch<0 LOOP
- Z (zero) flag
- Is set to 1 if the result of the most recent arithmetic operation is zero
- Used by some instructions, like: branch==0 LABEL
- C (carry) flag
- Is set if a carry out from most recent operation
- V (overflow flag)
- Is set if overflow occurs in most recent operation.

| N | Z | V | C |
| :--- | :--- | :--- | :--- |

## How Condition Codes or Status Flags Set/Reset

- Example:



## Circuit: How to Generate the Status Bits / Condition Codes

- $A$ and $B$ are $n$ bit numbers

$$
A=\left\langle A_{n-1} A_{n-2} \ldots A_{2} A_{1} A_{0}\right\rangle \text { and } B=\left\langle B_{n-1} B_{n-2} \ldots B_{2} B_{1} B_{0}\right\rangle
$$

- Sign Bits $A_{n-1}$ and $B_{n-1}$.
- Result $=\left\langle F_{n-1} F_{n-2} \ldots F_{2} F_{1} F_{0}\right\rangle$
- $C_{n}$ is the carry out from $A_{n-1}+B_{n-1}$.
- Zero Flag

$$
: Z=\overline{\left(F_{n-1}+F_{n-2}+\ldots+F_{1}+F_{0}\right)}
$$

- Sign Flag
: $N=F_{n-1}$
- Carry Flag : C = $\mathrm{C}_{\mathrm{n}}$;
- Overflow Flag : $\mathrm{V}=\mathrm{C}_{\mathrm{n}}$ (XOR) $\mathrm{C}_{\mathrm{n}-1}$


## Circuit: How to Generate the Status Bits / Condition Codes



## Addressing Modes

- The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.
- Instruction: opcode source_operand destination_operand
- MOV R1, A => source in register direct mode, destination in memory direct mode
- MOV R1, (A) => source in register direct mode, destination in memory indirect mode
- In an instruction, both the source and destination operands have their addressing modes(i.e., How their location (or, say, address) is specified)


## Addressing Modes

| Name | Assembler Syntax | Addressing <br> Function |
| :---: | :---: | :---: |
| Immediate | \#value | Operand=value |
| Register | Ri | $\mathrm{EA}=\mathrm{Ri}$ |
| Absolute(Direct) | LOC | $\mathrm{EA}=\mathrm{LOC}$ |
| Indirect | $(\mathrm{Ri}) /(\mathrm{LOC})$ | $\mathrm{EA}=[\mathrm{Ri}] /[\mathrm{LOC}]$ |
| Index | $\mathrm{X}(\mathrm{Ri})$ | $\mathrm{EA}=[\mathrm{Ri}]+\mathrm{X}$ |
| Base with Index | $(\mathrm{Ri}, \mathrm{Rj})$ | $\mathrm{EA}=[\mathrm{Ri}]+[\mathrm{Rj}]$ |
| Base with Index <br> and Offset | X(Ri,Rj) | $\mathrm{EA}=[\mathrm{Ri}]+[\mathrm{Rj}]+\mathrm{X}$ |
| Relative | $\mathrm{X}(\mathrm{PC})$ | $\mathrm{EA}=[\mathrm{PC}]+\mathrm{X}$ |
| Auto Increment | (Ri)+ | $\mathrm{EA}=[\mathrm{Ri}]$ and <br> increment Ri |
| Auto Decrement | -(Ri) | Decrement Ri and <br> $\mathrm{EA}=[\mathrm{Ri}]$ |

## Immediate Mode

- Immediate mode
- Operand is part of instruction
- Operand = address field
- Example : MOVE \#200,R0

| OP CODE | Operand |
| :--- | :--- |

Register


## Register Mode

- Register mode
- Operand is the content of a processor register
- The name of the register is given in the instruction
- Example : MOVE R1,R2

| OP CODE | Address |
| :--- | :--- |

Register


Before

Register


After

## Absolute Mode

- Absolute mode
- Address field contains address of operand
- Effective address = address field
- Also known as direct mode
- The operand is in a memory location
- Example: ADD A



## Indirect Mode

- Indirect mode
- Indicate the memory location that holds the address of the memory location that holds the data
- Instruction does not give the operand or its address explicitly
- Provides the effective address of the operand
- Example : Add (A),RO

| OP CODE | Address A |
| :--- | :--- |



## Indirect Addressing to Compute the Array Sum

Address

| Contents |  |
| :---: | :---: |
| Move | N,R1 |
| Move | \#NUM1,R2 |
| Clear | R0 |
| Add | \#4),R0 |
| Add | R1 |
| Decrement | LOOP |
| Branch>0 |  |
| Move |  |

## Index Mode

- Index mode
- The effective address of the operand is generated by adding a constant value to the contents of a register
- $\mathrm{X}(\mathrm{Ri})=\mathrm{X}+[\mathrm{Ri}]$.
- The constant $X$ may be given either as an explicit number or as a symbolic name representing a numerical value
- X could be the starting address of an array and Ri could be incremented inside a loop to access the elements of the array sequentially
- Example : Add 20(R1),R2

| OP CODE | Address A |
| :--- | :--- |

Memory


Register

|  |
| :---: |
| $y$ |
| $y$ |

## Index Mode



## Index Addressing in Accessing the Test Scores

| Loop | Move | \#LIST,R0 |
| :---: | :---: | :---: |
|  | Clear | R1 |
|  | Clear | R2 |
|  | Clear | R3 |
|  | Move | N,R4 |
|  | Add | 4(R0), R1 |
|  | Add | 8(R0), R2 |
|  | Add | 12(R0),R3 |
|  | Add | \#16,R0 |
|  | Decrement | R4 |
|  | Branch>0 | LOOP |
|  | Move | R1,SUM1 |
|  | Move | R2,SUM2 |
|  | Move | R3,SUM3 |

## Index Mode

- In general, the index mode facilitates access to an operand whose location is defined relative to a reference point within the data structure in which the operand appears.
- If X is shorter than a word, sign-extension is needed.
- Several variations:
- Base with index register mode
- $\left(R_{l}, R_{J}\right): E A=\left[R_{l}\right]+\left[R_{J}\right]$
- Base with index and offset addressing mode
- $X\left(R_{1}, R_{J}\right)$ :
$E A=X+\left[R_{1}\right]+\left[R_{J}\right]$


## Relative Mode

- Relative mode
- The effective address is determined by the index mode using the program counter in place of general purpose register
- $X(P C)$ - note that $X$ is a signed number
- This mode can be used to access data operands
- Most common use is to specify the target address in branch instructions
- This location is computed by specifying it as an offset from the current value of PC.
- Branch target may be either before or after the branch instruction, the offset is given as a signed number.
- Example:-16(PC)


Before

1000
After

## Auto Increment Mode

- Auto increment mode
- The effective address of the operand is the contents of a register specified in the instruction
- After accessing the operand the contents of this register are automatically incremented to point to the next item in the list
- The increment is 1 for byte-sized operands, 2 for 16 -bit operands, and 4 for 32-bit operands.
- Example: (Ri)+


## Auto Increment Addressing to Compute the Array Sum

| Move | N,R1 |
| :---: | :---: |
| Move | \#NUM1,R2 |
| Clear | R0 |
| Add | (R2)+,R0 |
| Decrement | R1 |
| Branch>0 | LOOP |
| Move | R0,SUM |



## Auto Decrement Mode

- Auto decrement mode
- The contents of a register specified in the instruction are first automatically decremented and then used as the effective address of the operand
- Example : -(Ri)


## Addressing Modes

- Implied addressing mode
- $A C$ is implied in "ADD $B$ " in "one-address" instruction ( $A C \leftarrow A C+M[B]$ ).
- Similarly, TOS and TOS-1 are implied in "ADD" in "zero-address" instruction
- Immediate addressing mode
- The use of a constant in "MOV \#5, R1", i.e. R1 $\leftarrow 5$
- Here, source is in immediate addressing mode, destination in register direct mode
- Register direct addressing mode
- Directly indicates which register holds the operand
- MOV R1, R2 $\rightarrow$ both source and destination in register direct mode


## Addressing Modes

- Register indirect addressing mode
- Indicate the register that holds address of the memory location (or, another register)
- MOV (R2), R1
- Here, source operand in register indirect mode
- Auto-increment/auto-decrement
- MOV (R1)+, R2 and MOV -(R3), R4
- both source operands; access and update in 1 instruction
- Absolute/direct/memory direct (MD) mode
- memory location given explicitly
- MOV LOCA, R1 (source operand in md mode)
- MOV R2, LOCB (destination operand md mode)


## Addressing Modes

- Memory indirect addressing mode
- Indicate the memory location that holds the address of the memory location that holds the data
- MOV (LOCA), R2
- LOCA is a memory address, where the address of the operand can be found
- MOV A, R $1_{1}$ : source operand memory direct mode
- MOV (A), R1: source operand memory indirect mode
- And destination in register direct mode for both the instructions.


## Addressing Modes

- Relative addressing mode
- Branch X or JMP X
- Effective address (EA) of operand $=P C+X$
- Branch>0 label EA = PC + label
- Here the only operand is in the relative addressing mode
- X (or, label) is called the relative address
- Relative to PC register
- MOV X(PC), R2
- Assembly language => used for branch instructions, PC is implicit, JMP 120 means jump to address PC+120


## Addressing Modes

- Indexed addressing mode
- $E A=$ index register (XR) + relative address (RA)
- MOV X(R1), R2 => source operand is in indexed mode. X could be positive or negative
- MOV 20(R1), R2 $\rightarrow$ here source operand is in indexed addressing mode and the effective address (EA) of source operand is $20+\mathrm{R} 1$
- Base with index register mode
- Two different registers are used
- $E A=$ base register (BR) + index register (XR)
- MOV (BR, XR), R1 and MOV (R2, R3), R1
- In both of the above examples, the source operand is in(base with index register) addressing mode


## Addressing Modes

- Base with index and offset address mode (BIO)
- Two different registers and an offset value are used
- $E A=$ base register ( $B R$ ) + index register (XR)+ offset value
- MOV X(BR, XR), R1 $\rightarrow$ source in BIO mode, destination register direct mode
- MOV X(Ri, Rj), (R2) $\rightarrow$ source BIO mode, destination register indirect mode
- MOV 40(R1,R2), LOCA $\rightarrow$ source in BIO, destination memory direct mode
- MOV $50(\mathrm{R} 1, \mathrm{R} 2),($ LOCA $) \rightarrow$ source in BIO, destination memory Indirect mode
- Sample question: identify the addressing modes of both source and destination operands of the following instructions:
- LOAD \#20, 20(R1) ; STORE (R1,R2), (R3) ; ADD (R1), LOCA
- MUL C ; MUL 10(R1), (LOCB) ; DIV (LOCA), LOCA
- ADD ; SUB (R2)+ ; BR \#72
- SHL (R1), \#8 ; ROL (LOCA), R2


## Computing Dot Product of Two Vectors

- In calculations that involve vectors and matrices it is often necessary to compute the dot product of two vectors.
- Let A and B be two vectors of length n . Their $\operatorname{dot}$ product is defined by

$$
\text { Dot Product }=\sum_{i=0}^{n-1} A(i) \times B(i)
$$

## Computing Dot Product of Two Vectors

|  | Move | \#AVEC,R1 | R1 points to vector $A$ |
| :---: | :---: | :---: | :---: |
|  | Move | \#BVEC,R2 | R2 points to vector $B$ |
|  | Move | N,R3 | R3 serves as a counter |
|  | Clear | R0 | RO accumulates the dot product |
| LOOP | Move | (R1)+, R4 | Compute the product of |
|  | Multiply | (R2)+, R4 | next components |
|  | Add | R4,R0 | Add to previous sum |
|  | Decrement | R3 | Decrement the counter |
|  | Branch>0 | LOOP | Loop again if not done |
|  | Move | R0,DOTPROD | Store dot product in memory |

## Types of Instructions

- Data transfer instructions

| Name | Mnemonic |
| :---: | :---: |
| Load | LD |
| Store | ST |
| Move | MOV |
| Exchange | XCH |
| Input | IN |
| Output | OUT |
| Push | PUSH |
| Pop | POP |

## Data Transfer Instructions

| Mode | Assembly | Register Transfer |  |
| :--- | :--- | :--- | :--- |
| Direct address | LD $\quad$ ADR | AC $\leftarrow M[A D R]$ |  |
| Indirect address | LD $\quad$ @ADR | AC $\leftarrow M[M[A D R]]$ |  |
| Relative address | LD $\quad$ \$ADR | AC $\leftarrow M[P C+A D R]$ |  |
| Immediate <br> operand | LD $\quad$ \#NBR | AC $\leftarrow$ NBR |  |
| Index addressing | LD | ADR (X) $)$ | AC $\leftarrow M[A D R+X R]$ |
| Register | LD | R1 | AC $\leftarrow R 1$ |
| Register indirect | LD | (R1) | AC $\leftarrow M[R 1]$ |
| Autoincrement | LD $\quad(R 1)+$ | $A C \leftarrow M[R 1], R 1 \leftarrow R 1+1$ |  |

## Data Manipulation Instructions

- Arithmetic

| Name | Mnemonic |
| :---: | :---: |
| Increment | INC |
| Decrement | DEC |
| Add | ADD |
| Subtract | SUB |
| Multiply | MUL |
| Divide | DIV |
| Add with carry | ADDC |
| Subtract with <br> borrow | SUBB |
| Negate | NEG |

## Data Manipulation Instructions

- Logical and bit manipulation

| Name | Mnemonic |
| :---: | :---: |
| Clear | CLR |
| Complement | COM |
| AND | AND |
| OR | OR |
| Exclusive-OR | XOR |
| Clear carry | CLRC |
| Set carry | SETC |
| Complement <br> carry | COMC |
| Enable interrupt | EI |
| Disable interrupt | DI |

## Data Manipulation Instructions

- Shift

| Name | Mnemonic |
| :---: | :---: |
| Logical shift right | SHR |
| Logical shift left | SHL |
| Arithmetic shift right | SHRA |
| Arithmetic shift left | SHLA |
| Rotate right | ROR |
| Rotate left | ROL |
| Rotate right through <br> carry | RORC |
| Rotate left through carry | ROLC |

## Program Control Instructions

| Name | Mnemonic |
| :---: | :---: |
| Branch | BR |
| Jump | JMP |
| Skip | SKP |
| Call | CALL |
| Return | RET |
| Compare <br> (Subtract) | CMP |
| Test (AND) | TST |

## Program Control Instructions



## Conditional Branch Instructions

| Mnemonic | Branch Condition | Tested Condition |
| :---: | :---: | :---: |
| $B Z$ | Branch if zero | $Z=1$ |
| $B N Z$ | Branch if not zero | $Z=0$ |
| $B C$ | Branch if carry | $C=1$ |
| $B N C$ | Branch if no carry | $C=0$ |
| $B P$ | Branch if plus | $S=0$ |
| $B M$ | Branch if minus | $\mathrm{S}=1$ |
| $B V$ | Branch if overflow | $\mathrm{V}=1$ |
| BNV | Branch if no <br> overflow | $\mathrm{V}=0$ |

- The data on which the instructions operate are not necessarily already stored in memory.
- Data need to be transferred between processor and outside world (disk, keyboard, etc.)
- I/O operations are essential, the way they are performed can have a significant effect on the performance of the computer.


## Program-controlled I/O Example

- Read in character input from a keyboard and produces character output on a display screen.
- Rate of data transfer from the keyboard to a computer is limited by the typing speed of the user.
- Rate of output transfers from the computer to the display is much higher
- Difference in speed between processor and I/O device creates the need for mechanisms to synchronize the transfer of data.
- Solution: on output, the processor sends the first character and then waits for a signal from the display that the character has been received. It then sends the second character. Input is sent from the keyboard in a similar way.


## Program-controlled I/O Example

Bus


Bus connection for processor, keyboard and display

## Program-controlled I/O Example (I/O Space Separate from Memory Spa

- Machine instructions that can check the state of the status flags and transfer data:

READWAIT Branch to READWAIT if $\operatorname{SIN}=0$ Input from DATAIN to R1

WRITEWAIT Branch to WRITEWAIT if SOUT $=0$ Output from R1 to DATAOUT

## Memory Mapped I/O

- I/O device registers are just like memory operands, I/O devices share the memory, some memory address values are used to refer to peripheral device buffer registers.
- No special instructions are needed. Also device status registers used just as memory operands.

```
READWAIT Testbit #3,INSTATUS
    Branch=0 READWAIT
    MoveByte DATAIN, R1
WRITEWAIT Testbit #3, OUTSTATUS
    Branch=0 WRITEWAIT
    MoveByte R1, DATAOUT
```

Mask: all $b_{i}$ ' $s=0$,
except $b_{3}=1$

## Program-controlled I/O Example

- Assumption
- The initial state of SIN is 0 and the initial state of SOUT is 1 .
- Drawback of this mechanism in terms of efficiency
- Two wait loops $\rightarrow$ processor execution time is wasted
- Alternate solution is
- Interrupt


## Stack CPU Organization

- LIFO (Last In First Out)
- Historically, Stack always grows upwards (from higher to lower memory addresses). No reason. Just a convention/established Practice
- SP(Stack Pointer Register) :Always points to the Top Of the Stack(TOS)



## Stack Organization for CPU

- PUSH

$$
\begin{aligned}
& \mathrm{SP} \leftarrow \mathrm{SP}-1 \\
& \mathrm{M}[\mathrm{SP}] \leftarrow \mathrm{DR} \\
& \mathrm{EMPTY} \leftarrow 0 \\
& \text { If }(\mathrm{SP}=0) \text { then }(\text { FULL } \leftarrow 1)
\end{aligned}
$$



## Stack Organization for CPU

- POP

$$
\begin{aligned}
& \mathrm{DR} \leftarrow \mathrm{M}[\mathrm{SP}] \\
& \mathrm{SP} \leftarrow \mathrm{SP}+1 \\
& \mathrm{FULL} \leftarrow 0
\end{aligned}
$$

If $(S P==M A X)$ then $(E M P T Y \leftarrow 1)$


## Stack Organization

- Memory Stack
- PUSH (summary)
$\mathrm{SP} \leftarrow \mathrm{SP}-1$
$M[S P] \leftarrow D R$
- POP (summary)
$D R \leftarrow M[S P]$
$\mathrm{SP} \leftarrow \mathrm{SP}+1$



## Reverse Polish Notation

- Infix Notation:
- Operand_1 Operator Operand_2
- A + B
- Prefix or Polish Notation:
- Operator Operand_1 Operand_2
- A $+B \rightarrow$ Prefix $\rightarrow+A B$
- Postfix or Reverse Polish Notation (RPN):
- Operand_1 Operand_2 Operator
- $\mathrm{A}+\mathrm{B} \rightarrow$ Postfix $\rightarrow \mathrm{AB}+$

$$
A^{*} B+C * D \rightarrow A B * C D^{*}+
$$

- Example : $(\mathrm{A}+\mathrm{B}) *[\mathrm{C} *(\mathrm{D}+\mathrm{E})+\mathrm{F}]$

$$
\begin{array}{ll}
2 * 4+3 * 3 \\
\text { RPN }=> & (2)(4) * \\
(3)(3) *+ \\
(8) & (3)(3) *+ \\
(8) & (9)
\end{array}+
$$

## Reverse Polish Notation

- Example

- RPN Is unambiguous. So, you can just discard all parentheses at the end
- $(\mathrm{A}+\mathrm{B})$ * $\left[\left\{\mathrm{C}^{*}(\mathrm{D}+\mathrm{E})\right\}+\mathrm{F}\right]$
- $\left[(A B+)[\{(D E+) C *\} F+]^{*}\right]=>A B+D E+C^{*} F+*$
- Postfix/RPN notation (of an expression) and stack operations (to evaluate the expression on stack-CPU) are identical.


## Reverse Polish Notation

- Stack Operation to evaluate 3 * $4+5$ * 6
(3) $(4) *(5)(6) *+$

PUSH 3
PUSH 4
MULT
PUSH 5
PUSH 6
MULT
ADD

## Reverse Polish Notation

|  |
| :---: |
|  |
|  |
| 4 |
| 3 |


|  |
| :---: |
|  |
| 12 |


|  |
| :---: |
|  |
|  |
|  |
| 42 |


|  |
| :---: |
|  |
| 30 |
| 12 |

## Subroutines

- In a given program it is often necessary to perform a particular subtask many times on different data values. Such a subtask is called a subroutine
- When a program branches to a subroutine it is said that it is calling the subroutine. The instruction that performs this branch operation is named a call instruction.
- After a subroutine has been executed the calling program must resume execution continuing immediately after the instruction that called the subroutine
- The subroutine is said to return to the program that called it by executing a return instruction
- The way in which a computer makes it possible to call and return from subroutines is referred to subroutine linkage method
- Linkage register holds the address of PC


## Subroutines

- The call instruction is just a special branch instruction
- Store the contents of the PC in the link register
- Branch to the target address specified by the instruction
- The return instruction is another special branch instruction
- Branch to the address contained in the link register

| Memory <br> Location | Calling <br> Program | Memory <br> Location | Subroutine <br> SUB |
| :---: | :---: | :---: | :---: |
| 200 | Call SUB | $\longrightarrow 1000$ | First <br> instruction |
| 204 | Next <br> instruction |  | Return |

## Parameter Passing

- When calling a subroutine a program must provide to the subroutine the parameters, that is the operands or their addresses, to be used in the computation.
- Later the subroutine returns other parameters, in this case, the result of the computation.
- This exchange of information between a calling program and a subroutine is referred to as parameter passing.


## Parameter Passing

| Calling | Move | N,R1 |  |
| :--- | :---: | :---: | :---: |
| Program | Move | \#NUM1,R2 |  |
|  |  | Call | LISTADD |
| Subroutine | LISTADD | Move | R0,SUM |
|  | LOOP | Add | (R2)+,R0 |
|  |  | Decrement | R1 |
|  |  | Branch>0 | LOOP |
|  |  | Return |  |

## Logical Shifts

- Logical shift - shifting left (LShiftL) and shifting right (LShiftR)


Logical shift left LShiftL \#2,R0


Logical shift right LShiftR \#2,R0

## Arithmetic Shifts



Arithmetic shift right
AShiftR \#2,RO

## Rotate Left With or Without Carry



Rotate left without carry RotateL \#2,RO


Rotate left with carry
RotateLC \#2,RO

## Rotate Right With or Without Carry



Rotate right without carry RotateR \#2,RO


Rotate right with carry
RotateRC \#2,R0

## Multiplication and Division

- Not very popular (especially division)
- Multiply $\mathrm{R}_{\mathrm{l}}, \mathrm{R}_{\mathrm{J}}$
- $R_{J} \leftarrow\left[R_{1}\right] \times\left[R_{J}\right]$
- 2 n -bit product case: high-order half in $\mathrm{R}(\mathrm{j}+1)$
- Divide $R_{\mathrm{l}}, \mathrm{R}_{\mathrm{J}}$
- $R_{J} \leftarrow\left[R_{1}\right] /\left[R_{J}\right]$
- Quotient is in Rj , remainder may be placed in $\mathrm{R}(\mathrm{j}+1)$


## Encoding of Machine Instructions

- Assembly language program needs to be converted (i.e., Encoded) into machine instructions.
- (ADD $=0100$ in ARM instruction set)
- In the previous section, an assumption was made that all instructions are one word in length.
- OPCODE: The type of operation (such as: ADD, MUL, MOV, XOR, etc.) that can be performed on the source and destination operands and the type of operands used may be specified using an encoded binary pattern
- Suppose 32 -bit word length, 8 -bit OP code that is we have $2^{8}=256$ sets of instructions, 16 registers in total each of 4 bits and 8 possible addressing modes (3 bits as addressing Mode indicator)
Add R1, R2
Move 24(R0), R5

| OPCODE | SOURCE | DESTINATION | OTHER INFO |
| :---: | :---: | :---: | :---: |
| 8 Bits | 7 Bits(4+3) | 7 Bits(4+3) | 10 Bits |

LshiftR \#2, R0
Move \#3A, R1

## One-word instruction

Branch>0 LOOP

- If LOOP is encoded in the remaining 10 bits (i.e., other info), then maximum possible value of LOOP is $2^{10}-1=1023$. So, branch target can't be more than 1023 bytes distant from the current instruction (Branch instruction or roughly the PC value)


## Encoding of Machine Instructions

- Suppose we want to specify a memory operand using the absolute addressing mode
- MOV R2, LOC
- We know 17-bits (=32-8-7 bits) to represent LOC is insufficient. So we have to use two words

| OP Code | Source | Destination | Other Info |
| :--- | :--- | :--- | :--- |

Memory Address / Immediate Operand
Two-word instruction

- Suppose we have an instruction in which two operands can be specified using the absolute addressing mode
- MOV LOC1, LOC2
- The solution is to use two additional words. This approach results in instructions of variable length. Complex instructions can be implemented, closely resembling operations in high-level programming languages Complex Instruction Set Computer (CISC)


## Encoding of Machine Instructions

- If we insist that all instructions must fit into a single 32-bit word, it is not possible to provide a 32-bit address or a 32-bit immediate operand within the instruction.
- It is still possible to define a highly functional instruction set, which makes extensive use of processor registers.
- ADD R1, R2, R3 , allowed in $\operatorname{RISC}(8+(4+3=7) * 3$ bits => still less than 32 bits)
- ADD LOC, R2 , not allowed
- In RISC, replace it with two instructions LOAD LOC, R1; then ADD R1,R2 (as, only RISC LOAD and STORE instructions can access memory, not ADD instruction)
- ADD (R3), R2 , not allowed
- Replace it by LOAD (R3),R1; ADD R1,R2
- In RISC, the only exceptions are the LOAD and STORE instructions involve memory operands. Such instructions require more than one word. Other instructions can fit within a single word (as, they involve registers only)

