
MCUXpresso SDK API Reference Manual

NXP Semiconductors

Document Number: MCUXSDKQN9080APIRM
Rev. 0
May 2017



Contents

Chapter [Introduction](#)

Chapter [Driver errors status](#)

Chapter [Trademarks](#)

Chapter [Architectural Overview](#)

Chapter [ACMP: Analog Comparator Driver](#)

5.1	Overview	11
5.2	Typical use case	11
5.3	Data Structure Documentation	13
5.3.1	struct acmp_config_t	13
5.4	Enumeration Type Documentation	13
5.4.1	acmp_channel_t	13
5.4.2	acmp_hysteresis_t	13
5.4.3	acmp_reference_voltage_divider_t	14
5.5	Function Documentation	14
5.5.1	ACMP_Init	14
5.5.2	ACMP_Enable	14
5.5.3	ACMP_Disable	15
5.5.4	ACMP_EnableInterrupts	15
5.5.5	ACMP_DisableInterrupts	15
5.5.6	ACMP_GetValue	15
5.5.7	ACMP_Deinit	16
5.5.8	ACMP_GetDefaultConfig	16

Chapter [ADC: 16-bit sigma-delta Analog-to-Digital Converter Driver](#)

6.1	Overview	17
6.2	Typical use case	17
6.2.1	Basic Configuration	17

Contents

Section Number	Title	Page Number
6.3	Data Structure Documentation	22
6.3.1	struct adc_config_t	22
6.3.2	struct adc_sd_config_t	23
6.3.3	struct adc_window_compare_config_t	23
6.4	Macro Definition Documentation	23
6.4.1	FSL_ADC_DRIVER_VERSION	23
6.5	Enumeration Type Documentation	24
6.5.1	adc_ref_source_t	24
6.5.2	adc_down_sample_t	24
6.5.3	adc_ref_gain_t	24
6.5.4	adc_gain_t	24
6.5.5	adc_vinn_select_t	24
6.5.6	adc_pga_gain_t	25
6.5.7	adc_conv_mode_t	25
6.5.8	adc_pga_adjust_direction_t	25
6.5.9	adc_vcm_voltage_t	25
6.5.10	_adc_interrupt_enable	26
6.5.11	_adc_status_flags	26
6.5.12	adc_trigger_select_t	26
6.6	Function Documentation	28
6.6.1	ADC_Init	28
6.6.2	ADC_Deinit	28
6.6.3	ADC_GetDefaultConfig	28
6.6.4	ADC_SetSdConfig	29
6.6.5	ADC_GetSdDefaultConfig	29
6.6.6	ADC_GetBandgapCalibrationResult	29
6.6.7	ADC_GetVinnCalibrationResult	30
6.6.8	ADC_GetOffsetCalibrationResult	30
6.6.9	ADC_EnableTemperatureSensor	30
6.6.10	ADC_EnableBatteryMonitor	31
6.6.11	ADC_WindowCompareConfig	31
6.6.12	ADC_Enable	31
6.6.13	ADC_DoSoftwareTrigger	31
6.6.14	ADC_EnableInterrupts	32
6.6.15	ADC_DisableInterrupts	32
6.6.16	ADC_GetStatusFlags	32
6.6.17	ADC_ClearStatusFlags	32
6.6.18	ADC_GetConversionResult	33
6.6.19	ADC_ConversionResult2Mv	33
6.6.20	ADC_EmptyChannelConversionBuffer	33
6.6.21	ADC_EnableInputSignalInvert	34
6.6.22	ADC_PgaChopperEnable	34

Contents

Section Number	Title	Page Number
Chapter	BOD: Browned Out Detector	
7.1	Overview	35
7.2	Typical use case	35
7.3	Data Structure Documentation	36
7.3.1	struct bod_config_t	36
7.4	Enumeration Type Documentation	36
7.4.1	bod_interrupt_threshold_t	36
7.4.2	bod_reset_threshold_t	37
7.4.3	bod_mode_t	37
7.5	Function Documentation	37
7.5.1	BOD_Init	37
7.5.2	BOD_Deinit	37
7.5.3	BOD_Enable	38
7.5.4	BOD_Disable	38
7.5.5	BOD_GetDefaultConfig	38
Chapter	Common Driver	
8.1	Overview	39
8.2	Macro Definition Documentation	45
8.2.1	MAKE_STATUS	45
8.2.2	MAKE_VERSION	45
8.2.3	DEBUG_CONSOLE_DEVICE_TYPE_NONE	45
8.2.4	DEBUG_CONSOLE_DEVICE_TYPE_UART	45
8.2.5	DEBUG_CONSOLE_DEVICE_TYPE_LPUART	45
8.2.6	DEBUG_CONSOLE_DEVICE_TYPE_LPSCI	45
8.2.7	DEBUG_CONSOLE_DEVICE_TYPE_USBCDC	45
8.2.8	DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM	45
8.2.9	DEBUG_CONSOLE_DEVICE_TYPE_IUART	45
8.2.10	DEBUG_CONSOLE_DEVICE_TYPE_VUSART	45
8.2.11	ARRAY_SIZE	45
8.2.12	FSL_QN9080_POWER_VERSION	45
8.2.13	MAKE_PD_BITS	45
8.3	Typedef Documentation	46
8.3.1	status_t	46
8.3.2	p_POWER_RegisterWakeupEntry	46
8.4	Enumeration Type Documentation	46
8.4.1	_status_groups	46

Contents

Section Number	Title	Page Number
8.4.2	_generic_status	47
8.4.3	power_mode_t	47
8.4.4	SYSCON_RSTn_t	48
8.4.5	reset_source_t	49
8.5	Function Documentation	49
8.5.1	EnableIRQ	49
8.5.2	DisableIRQ	49
8.5.3	DisableGlobalIRQ	50
8.5.4	EnableGlobalIRQ	50
8.5.5	InstallIRQHandler	50
8.5.6	EnableDeepSleepIRQ	51
8.5.7	DisableDeepSleepIRQ	51
8.5.8	POWER_WritePmuCtrl1	51
8.5.9	POWER_EnablePD	52
8.5.10	POWER_DisablePD	53
8.5.11	POWER_EnableDCDC	53
8.5.12	POWER_EnableADC	53
8.5.13	POWER_LatchIO	53
8.5.14	POWER_RestoreIO	53
8.5.15	POWER_EnableSwdWakeup	54
8.5.16	POWER_PreEnterLowPower	54
8.5.17	POWER_PostExitLowPower	54
8.5.18	POWER_EnterPowerDown	54
8.5.19	RESET_SetPeripheralReset	54
8.5.20	RESET_ClearPeripheralReset	55
8.5.21	RESET_PeripheralReset	56
8.5.22	RESET_GetResetSource	56
Chapter	CRC: Cyclic Redundancy Check Driver	
9.1	Overview	57
9.2	CRC Driver Initialization and Configuration	57
9.3	CRC Write Data	57
9.4	CRC Get Checksum	57
9.5	Comments about API usage in RTOS	58
9.6	Comments about API usage in interrupt handler	58
9.7	CRC Driver Examples	58
9.7.1	Simple examples	58
9.7.2	Advanced examples	59

Contents

Section Number	Title	Page Number
9.8	Data Structure Documentation	62
9.8.1	struct crc_config_t	62
9.9	Macro Definition Documentation	62
9.9.1	FSL_CRC_DRIVER_VERSION	62
9.9.2	CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT	63
9.10	Enumeration Type Documentation	63
9.10.1	crc_polynomial_t	63
9.11	Function Documentation	63
9.11.1	CRC_Init	63
9.11.2	CRC_Deinit	63
9.11.3	CRC_Reset	63
9.11.4	CRC_GetDefaultConfig	64
9.11.5	CRC_GetConfig	64
9.11.6	CRC_WriteData	64
9.11.7	CRC_Get32bitResult	65
9.11.8	CRC_Get16bitResult	65
Chapter	CTIMER: Standard counter/timers	
10.1	Overview	67
10.2	Function groups	67
10.2.1	Initialization and deinitialization	67
10.2.2	PWM Operations	67
10.2.3	Match Operation	67
10.2.4	Input capture operations	67
10.3	Typical use case	68
10.3.1	Match example	68
10.3.2	PWM output example	68
10.4	Data Structure Documentation	71
10.4.1	struct ctimer_match_config_t	71
10.4.2	struct ctimer_config_t	71
10.5	Enumeration Type Documentation	72
10.5.1	ctimer_capture_channel_t	72
10.5.2	ctimer_capture_edge_t	72
10.5.3	ctimer_match_t	72
10.5.4	ctimer_match_output_control_t	73
10.5.5	ctimer_interrupt_enable_t	73
10.5.6	ctimer_status_flags_t	73
10.5.7	ctimer_callback_type_t	73

Contents

Section Number	Title	Page Number
10.6	Function Documentation	74
10.6.1	CTIMER_Init	74
10.6.2	CTIMER_Deinit	74
10.6.3	CTIMER_GetDefaultConfig	74
10.6.4	CTIMER_SetupPwm	74
10.6.5	CTIMER_UpdatePwmDutycycle	75
10.6.6	CTIMER_SetupMatch	75
10.6.7	CTIMER_SetupCapture	76
10.6.8	CTIMER_RegisterCallBack	76
10.6.9	CTIMER_EnableInterrupts	76
10.6.10	CTIMER_DisableInterrupts	77
10.6.11	CTIMER_GetEnabledInterrupts	77
10.6.12	CTIMER_GetStatusFlags	77
10.6.13	CTIMER_ClearStatusFlags	78
10.6.14	CTIMER_StartTimer	79
10.6.15	CTIMER_StopTimer	79
10.6.16	CTIMER_Reset	79
Chapter	DAC: Digital-to-Analog Converter Driver	
11.1	Overview	81
11.2	Typical use case	81
11.3	Data Structure Documentation	87
11.3.1	struct dac_analog_config_t	87
11.3.2	struct dac_sinwave_config_t	87
11.3.3	struct dac_modulator_config_t	87
11.3.4	struct dac_trigger_config_t	88
11.3.5	struct dac_config_t	88
11.4	Macro Definition Documentation	88
11.4.1	FSL_DAC_DRIVER_VERSION	88
11.5	Enumeration Type Documentation	89
11.5.1	dac_filter_bandwidth_t	89
11.5.2	dac_voltage_common_mode_t	89
11.5.3	dac_enable_t	89
11.5.4	dac_sin_enable_t	89
11.5.5	dac_modulator_enable_t	90
11.5.6	dac_modulator_output_width_t	90
11.5.7	dac_buffer_out_align_t	90
11.5.8	dac_buffer_in_align_t	90
11.5.9	dac_trigger_mode_t	90
11.5.10	dac_trigger_edge_select_t	91

Contents

Section Number	Title	Page Number
11.5.11	dac_trigger_select_t	91
11.5.12	_dac_buffer_status_flags	92
11.5.13	_dac_buffer_interrupt_enable	93
11.6	Function Documentation	93
11.6.1	DAC_Init	93
11.6.2	DAC_Deinit	93
11.6.3	DAC_Enable	93
11.6.4	DAC_GetDefaultConfig	94
11.6.5	DAC_GetStatusFlags	94
11.6.6	DAC_ClearStatusFlags	95
11.6.7	DAC_EnableInterrupts	96
11.6.8	DAC_DisableInterrupts	96
11.6.9	DAC_SetData	96
11.6.10	DAC_DoSoftwareTrigger	97
Chapter	Debug Console	
12.1	Overview	99
12.2	Function groups	99
12.2.1	Initialization	99
12.2.2	Advanced Feature	100
12.3	Typical use case	103
12.4	Semihosting	105
12.4.1	Guide Semihosting for IAR	105
12.4.2	Guide Semihosting for Keil μVision	105
12.4.3	Guide Semihosting for KDS	107
12.4.4	Guide Semihosting for ATL	107
12.4.5	Guide Semihosting for ARMGCC	108
Chapter	DMA: Direct Memory Access Controller Driver	
13.1	Overview	111
13.2	Typical use case	111
13.2.1	DMA Operation	111
13.3	Data Structure Documentation	114
13.3.1	struct dma_descriptor_t	114
13.3.2	struct dma_xfercfg_t	115
13.3.3	struct dma_channel_trigger_t	115
13.3.4	struct dma_transfer_config_t	115
13.3.5	struct dma_handle_t	116

Contents

Section Number	Title	Page Number
13.4	Macro Definition Documentation	116
13.4.1	FSL_DMA_DRIVER_VERSION	116
13.5	Typedef Documentation	116
13.5.1	dma_callback	116
13.6	Enumeration Type Documentation	116
13.6.1	dma_priority_t	116
13.6.2	dma_irq_t	117
13.6.3	dma_trigger_type_t	117
13.6.4	dma_trigger_burst_t	117
13.6.5	dma_burst_wrap_t	117
13.6.6	dma_transfer_type_t	118
13.6.7	_dma_transfer_status	118
13.7	Function Documentation	118
13.7.1	DMA_Init	118
13.7.2	DMA_Deinit	118
13.7.3	DMA_ChannelIsActive	118
13.7.4	DMA_EnableChannelInterrupts	119
13.7.5	DMA_DisableChannelInterrupts	119
13.7.6	DMA_EnableChannel	119
13.7.7	DMA_DisableChannel	119
13.7.8	DMA_EnableChannelPeriphRq	120
13.7.9	DMA_DisableChannelPeriphRq	120
13.7.10	DMA_ConfigureChannelTrigger	120
13.7.11	DMA_GetRemainingBytes	120
13.7.12	DMA_SetChannelPriority	121
13.7.13	DMA_GetChannelPriority	121
13.7.14	DMA_CreateDescriptor	121
13.7.15	DMA_AbortTransfer	122
13.7.16	DMA_CreateHandle	122
13.7.17	DMA_SetCallback	122
13.7.18	DMA_PrepareTransfer	123
13.7.19	DMA_SubmitTransfer	123
13.7.20	DMA_StartTransfer	124
13.7.21	DMA_HandleIRQ	124
Chapter	FLASH: flash driver	
14.1	Overview	125
14.2	Typical use case	125
14.3	Data Structure Documentation	127

Contents

Section Number	Title	Page Number
14.3.1	struct flash_config_t	127
14.3.2	struct flash_lock_bit_t	128
14.4	Macro Definition Documentation	129
14.4.1	FSL_FLASH_DRIVER_VERSION	129
14.5	Enumeration Type Documentation	129
14.5.1	flash_status_t	129
14.5.2	flash_block_t	129
14.6	Function Documentation	130
14.6.1	FLASH_GetStatusFlags	130
14.6.2	FLASH_ClearStatusFlags	130
14.6.3	FLASH_EnableInterrupts	130
14.6.4	FLASH_DisableInterrupts	130
14.6.5	FLASH_GetBusyStatusFlags	131
14.6.6	FLASH_GetDefaultConfig	131
14.6.7	FLASH_Erase	131
14.6.8	FLASH_PageErase	132
14.6.9	FLASH_BlockErase	132
14.6.10	FLASH_Program	132
14.6.11	FLASH_GetLockBit	133
14.6.12	FLASH_SetLockBit	133
Chapter	FLASH_DMA: flash_dma driver	
15.1	Overview	135
15.2	Typical use case	135
15.3	Data Structure Documentation	137
15.3.1	struct _flash_dma_handle	137
15.4	Typedef Documentation	137
15.4.1	flash_dma_callback_t	137
15.5	Function Documentation	137
15.5.1	FLASH_CreateHandleDMA	137
15.5.2	FLASH_StartReadDMA	138
15.5.3	FLASH_StartWriteDMA	138
15.5.4	FLASH_AbortDMA	139
Chapter	I2C: Inter-Integrated Circuit Driver	
16.1	Overview	141

Contents

Section Number	Title	Page Number
16.2	Typical use case	141
16.2.1	Master Operation in functional method	141
16.2.2	Master Operation in interrupt transactional method	142
16.2.3	Master Operation in DMA transactional method	143
16.2.4	Slave Operation in functional method	143
16.2.5	Slave Operation in interrupt transactional method	144
16.3	I2C Driver	146
16.3.1	Overview	146
16.3.2	Macro Definition Documentation	147
16.3.3	Enumeration Type Documentation	147
16.4	I2C Master Driver	148
16.4.1	Overview	148
16.4.2	Data Structure Documentation	150
16.4.3	Typedef Documentation	153
16.4.4	Enumeration Type Documentation	154
16.4.5	Function Documentation	155
16.5	I2C Slave Driver	164
16.5.1	Overview	164
16.5.2	Data Structure Documentation	166
16.5.3	Typedef Documentation	169
16.5.4	Enumeration Type Documentation	169
16.5.5	Function Documentation	171
16.6	I2C DMA Driver	179
16.6.1	Overview	179
16.6.2	Data Structure Documentation	179
16.6.3	Typedef Documentation	180
16.6.4	Function Documentation	180
16.7	I2C FreeRTOS Driver	183
16.7.1	Overview	183
16.7.2	Data Structure Documentation	183
16.7.3	Function Documentation	183
Chapter	SPI: Serial Peripheral Interface Driver	
17.1	Overview	185
17.2	Typical use case	185
17.2.1	SPI master transfer using an interrupt method	185
17.2.2	SPI Send/receive using a DMA method	186
17.3	SPI Driver	188

Contents

Section Number	Title	Page Number
17.3.1	Overview	188
17.3.2	Data Structure Documentation	192
17.3.3	Macro Definition Documentation	194
17.3.4	Enumeration Type Documentation	194
17.3.5	Function Documentation	197
17.4	SPI DMA Driver	205
17.4.1	Overview	205
17.4.2	Data Structure Documentation	206
17.4.3	Typedef Documentation	206
17.4.4	Function Documentation	206
17.5	SPI FreeRTOS driver	211
17.5.1	Overview	211
17.5.2	Data Structure Documentation	211
17.5.3	Function Documentation	212
Chapter	USART: Universal Asynchronous Receiver/Transmitter Driver	
18.1	Overview	215
18.2	Typical use case	216
18.2.1	USART Send/receive using a polling method	216
18.2.2	USART Send/receive using an interrupt method	216
18.2.3	USART Receive using the ringbuffer feature	217
18.2.4	USART Send/Receive using the DMA method	218
18.3	USART Driver	220
18.3.1	Overview	220
18.3.2	Data Structure Documentation	223
18.3.3	Macro Definition Documentation	226
18.3.4	Typedef Documentation	226
18.3.5	Enumeration Type Documentation	226
18.3.6	Function Documentation	228
18.4	USART DMA Driver	240
18.4.1	Overview	240
18.4.2	Data Structure Documentation	241
18.4.3	Typedef Documentation	242
18.4.4	Function Documentation	242
18.5	USART FreeRTOS Driver	246
18.5.1	Overview	246
18.5.2	Data Structure Documentation	246
18.5.3	Function Documentation	247

Contents

Section Number	Title	Page Number
Chapter	FSP: Fusion Signal Processing	
19.1	Overview	251
19.2	Variable Documentation	251
19.2.1	num_rows	251
19.2.2	num_cols	251
19.2.3	p_data	251
19.2.4	mat_op_cfg	252
19.2.5	scale_a_u32	252
19.2.6	scale_a_u32	252
19.2.7	scale_b_u32	252
19.2.8	scale_b_u32	252
19.2.9	te_point	252
19.2.10	te_scale	252
19.2.11	ch_idx	252
19.2.12	fir_cfg	252
19.3	Fsp_driver	253
19.3.1	Overview	253
19.3.2	Typical use case	253
19.3.3	Data Structure Documentation	260
19.3.4	Macro Definition Documentation	261
19.3.5	Enumeration Type Documentation	261
19.3.6	Function Documentation	263
19.3.7	Sum	294
19.3.8	Power	298
19.3.9	Correlation	303
Chapter	GPIO: General Purpose I/O	
20.1	Overview	305
20.2	Function groups	305
20.2.1	Initialization and deinitialization	305
20.2.2	Pin manipulation	305
20.2.3	Port manipulation	305
20.3	Typical use case	305
20.4	Data Structure Documentation	307
20.4.1	struct gpio_pin_config_t	307
20.5	Macro Definition Documentation	307
20.5.1	FSL_GPIO_DRIVER_VERSION	307

Contents

Section Number	Title	Page Number
20.6	Enumeration Type Documentation	307
20.6.1	gpio_pin_direction_t	307
20.7	Function Documentation	308
20.7.1	GPIO_PinInit	308
20.7.2	GPIO_WritePinOutput	308
20.7.3	GPIO_SetPinsOutput	308
20.7.4	GPIO_ClearPinsOutput	309
20.7.5	GPIO_TogglePinsOutput	309
20.7.6	GPIO_ReadPinInput	309
20.7.7	GPIO_GetPinsInterruptFlags	310
20.7.8	GPIO_ClearPinsInterruptFlags	311
20.7.9	GPIO_SetHighLevelInterrupt	311
20.7.10	GPIO_SetRisingEdgeInterrupt	311
20.7.11	GPIO_SetLowLevelInterrupt	311
20.7.12	GPIO_SetFallingEdgeInterrupt	312
20.7.13	GPIO_EnableInterrupt	312
20.7.14	GPIO_DisableInterrupt	312
Chapter	INPUTMUX: Input Multiplexing Driver	
21.1	Overview	313
21.2	Input Multiplexing Driver operation	313
21.3	Typical use case	313
21.4	Macro Definition Documentation	314
21.4.1	FSL_INPUTMUX_DRIVER_VERSION	314
21.5	Enumeration Type Documentation	314
21.5.1	inputmux_connection_t	314
21.6	Function Documentation	314
21.6.1	INPUTMUX_Init	314
21.6.2	INPUTMUX_AttachSignal	314
21.6.3	INPUTMUX_Deinit	315
Chapter	IOCON: I/O pin configuration	
22.1	Overview	317
22.2	Function groups	317
22.2.1	Pin mux set	317
22.2.2	Pin mux set	317

Contents

Section Number	Title	Page Number
22.3	Typical use case	317
22.4	Data Structure Documentation	319
22.4.1	struct iocon_group_t	319
22.5	Macro Definition Documentation	319
22.5.1	LPC_IOCON_DRIVER_VERSION	319
22.5.2	IOCON_FUNC0	319
22.6	Enumeration Type Documentation	319
22.6.1	iocon_pull_mode_t	319
22.6.2	iocon_drive_strength_t	319
22.7	Function Documentation	320
22.7.1	IOCON_PinMuxSet	320
22.7.2	IOCON_SetPinMuxing	320
22.7.3	IOCON_FuncSet	320
22.7.4	IOCON_DriveSet	321
22.7.5	IOCON_PullSet	321
Chapter	PINT: Pin Interrupt and Pattern Match Driver	
23.1	Overview	323
23.2	Pin Interrupt and Pattern match Driver operation	323
23.2.1	Pin Interrupt use case	323
23.2.2	Pattern match use case	323
23.3	Typedef Documentation	326
23.3.1	pint_cb_t	326
23.4	Enumeration Type Documentation	326
23.4.1	pint_pin_enable_t	326
23.4.2	pint_pin_int_t	326
23.4.3	pint_pmatch_input_src_t	327
23.4.4	pint_pmatch_bslice_t	327
23.4.5	pint_pmatch_bslice_cfg_t	327
23.5	Function Documentation	327
23.5.1	PINT_Init	327
23.5.2	PINT_PinInterruptConfig	328
23.5.3	PINT_PinInterruptGetConfig	328
23.5.4	PINT_PinInterruptClrStatus	329
23.5.5	PINT_PinInterruptGetStatus	329
23.5.6	PINT_PinInterruptClrStatusAll	329
23.5.7	PINT_PinInterruptGetStatusAll	330

Contents

Section Number	Title	Page Number
23.5.8	PINT_PinInterruptClrFallFlag	330
23.5.9	PINT_PinInterruptGetFallFlag	330
23.5.10	PINT_PinInterruptClrFallFlagAll	331
23.5.11	PINT_PinInterruptGetFallFlagAll	331
23.5.12	PINT_PinInterruptClrRiseFlag	332
23.5.13	PINT_PinInterruptGetRiseFlag	333
23.5.14	PINT_PinInterruptClrRiseFlagAll	333
23.5.15	PINT_PinInterruptGetRiseFlagAll	333
23.5.16	PINT_PatternMatchConfig	334
23.5.17	PINT_PatternMatchGetConfig	334
23.5.18	PINT_PatternMatchGetStatus	335
23.5.19	PINT_PatternMatchGetStatusAll	335
23.5.20	PINT_PatternMatchResetDetectLogic	335
23.5.21	PINT_PatternMatchEnable	336
23.5.22	PINT_PatternMatchDisable	336
23.5.23	PINT_PatternMatchEnableRXEV	336
23.5.24	PINT_PatternMatchDisableRXEV	337
23.5.25	PINT_EnableCallback	337
23.5.26	PINT_DisableCallback	337
23.5.27	PINT_Deinit	338

Chapter RNG: Random Number Generator

24.1	Overview	339
24.2	Typical use case	339
24.3	Macro Definition Documentation	340
24.3.1	FSL_RNG_DRIVER_VERSION	340
24.4	Enumeration Type Documentation	341
24.4.1	_rng_status_flags	341
24.5	Function Documentation	341
24.5.1	RNG_Init	341
24.5.2	RNG_Deinit	341
24.5.3	RNG_Enable	341
24.5.4	RNG_EnableInterrupt	341
24.5.5	RNG_DisableInterrupt	342
24.5.6	RNG_ClearInterruptFlag	342
24.5.7	RNG_GetStatusFlags	342
24.5.8	RNG_Start	342
24.5.9	RNG_GetRandomNumber	343
24.5.10	RNG_GetRandomData	343

Contents

Section Number	Title	Page Number
Chapter	RTC: Real Time Clock	
25.1	Overview	345
25.2	Typical use case	345
25.3	Data Structure Documentation	347
25.3.1	struct rtc_datetime_t	347
25.4	Enumeration Type Documentation	348
25.4.1	rtc_calibration_direction_t	348
25.5	Function Documentation	348
25.5.1	RTC_Init	348
25.5.2	RTC_Deinit	348
25.5.3	RTC_SetDatetime	348
25.5.4	RTC_GetDatetime	349
25.5.5	RTC_Calibration	349
25.5.6	RTC_GetSecond	349
25.5.7	RTC_GetCount	350
25.5.8	RTC_EnableFreeRunningReset	351
25.5.9	RTC_SetFreeRunningInterruptThreshold	351
25.5.10	RTC_GetFreeRunningInterruptThreshold	351
25.5.11	RTC_SetFreeRunningResetThreshold	351
25.5.12	RTC_GetFreeRunningResetThreshold	352
25.5.13	RTC_GetFreeRunningCount	352
25.5.14	RTC_FreeRunningEnable	352
25.5.15	RTC_GetStatusFlags	353
25.5.16	RTC_ClearStatusFlags	354
25.5.17	RTC_EnableInterrupts	354
25.5.18	RTC_DisableInterrupts	354
Chapter	SCTimer: SCTimer/PWM (SCT)	
26.1	Overview	355
26.2	Function groups	355
26.2.1	Initialization and deinitialization	355
26.2.2	PWM Operations	355
26.2.3	Status	355
26.2.4	Interrupt	355
26.3	SCTimer State machine and operations	356
26.3.1	SCTimer event operations	356
26.3.2	SCTimer state operations	356
26.3.3	SCTimer action operations	356

Contents

Section Number	Title	Page Number
26.4	16-bit counter mode	356
26.5	Typical use case	357
26.5.1	PWM output	357
26.6	Data Structure Documentation	362
26.6.1	struct sctimer_pwm_signal_param_t	362
26.6.2	struct sctimer_config_t	362
26.7	Typedef Documentation	363
26.7.1	sctimer_event_callback_t	363
26.8	Enumeration Type Documentation	363
26.8.1	sctimer_pwm_mode_t	363
26.8.2	sctimer_counter_t	363
26.8.3	sctimer_input_t	364
26.8.4	sctimer_out_t	364
26.8.5	sctimer_pwm_level_select_t	364
26.8.6	sctimer_clock_mode_t	364
26.8.7	sctimer_clock_select_t	365
26.8.8	sctimer_conflict_resolution_t	365
26.8.9	sctimer_interrupt_enable_t	365
26.8.10	sctimer_status_flags_t	366
26.9	Function Documentation	366
26.9.1	SCTIMER_Init	366
26.9.2	SCTIMER_Deinit	367
26.9.3	SCTIMER_GetDefaultConfig	367
26.9.4	SCTIMER_SetupPwm	367
26.9.5	SCTIMER_UpdatePwmDutycycle	368
26.9.6	SCTIMER_EnableInterrupts	368
26.9.7	SCTIMER_DisableInterrupts	369
26.9.8	SCTIMER_GetEnabledInterrupts	369
26.9.9	SCTIMER_GetStatusFlags	369
26.9.10	SCTIMER_ClearStatusFlags	370
26.9.11	SCTIMER_StartTimer	371
26.9.12	SCTIMER_StopTimer	371
26.9.13	SCTIMER_CreateAndScheduleEvent	371
26.9.14	SCTIMER_ScheduleEvent	372
26.9.15	SCTIMER_IncreaseState	372
26.9.16	SCTIMER_GetCurrentState	373
26.9.17	SCTIMER_SetupCaptureAction	374
26.9.18	SCTIMER_SetCallback	374
26.9.19	SCTIMER_SetupNextStateAction	375
26.9.20	SCTIMER_SetupOutputSetAction	376

Contents

Section Number	Title	Page Number
26.9.21	SCTIMER_SetupOutputClearAction	376
26.9.22	SCTIMER_SetupOutputToggleAction	376
26.9.23	SCTIMER_SetupCounterLimitAction	377
26.9.24	SCTIMER_SetupCounterStopAction	377
26.9.25	SCTIMER_SetupCounterStartAction	377
26.9.26	SCTIMER_SetupCounterHaltAction	378
26.9.27	SCTIMER_SetupDmaTriggerAction	378
26.9.28	SCTIMER_EventHandleIRQ	378
Chapter	SPIFI: SPIFI flash interface driver	
27.1	Overview	381
27.2	Data Structure Documentation	384
27.2.1	struct spifi_command_t	384
27.2.2	struct spifi_config_t	384
27.2.3	struct spifi_transfer_t	385
27.2.4	struct _spifi_dma_handle	385
27.3	Macro Definition Documentation	385
27.3.1	FSL_SPIFI_DRIVER_VERSION	385
27.4	Enumeration Type Documentation	386
27.4.1	_status_t	386
27.4.2	spifi_interrupt_enable_t	386
27.4.3	spifi_spi_mode_t	386
27.4.4	spifi_dual_mode_t	386
27.4.5	spifi_data_direction_t	386
27.4.6	spifi_command_format_t	387
27.4.7	spifi_command_type_t	387
27.4.8	_spifi_status_flags	387
27.5	Function Documentation	387
27.5.1	SPIFI_Init	387
27.5.2	SPIFI_GetDefaultConfig	388
27.5.3	SPIFI_Deinit	388
27.5.4	SPIFI_SetCommand	388
27.5.5	SPIFI_SetCommandAddress	388
27.5.6	SPIFI_SetIntermediateData	389
27.5.7	SPIFI_SetCacheLimit	389
27.5.8	SPIFI_ResetCommand	389
27.5.9	SPIFI_SetMemoryCommand	389
27.5.10	SPIFI_EnableInterrupt	390
27.5.11	SPIFI_DisableInterrupt	390
27.5.12	SPIFI_GetStatusFlag	390

Contents

Section Number	Title	Page Number
27.5.13	SPIFI_EnableDMA	391
27.5.14	SPIFI_GetDataRegisterAddress	392
27.5.15	SPIFI_WriteData	392
27.5.16	SPIFI_ReadData	392
27.5.17	SPIFI_TransferTxCreateHandleDMA	393
27.5.18	SPIFI_TransferRxCreateHandleDMA	393
27.5.19	SPIFI_TransferSendDMA	393
27.5.20	SPIFI_TransferReceiveDMA	394
27.5.21	SPIFI_TransferAbortSendDMA	394
27.5.22	SPIFI_TransferAbortReceiveDMA	394
27.5.23	SPIFI_TransferGetSendCountDMA	395
27.5.24	SPIFI_TransferGetReceiveCountDMA	396
27.6	SPIFI Driver	397
27.6.1	Typical use case	397
27.7	SPIFI DMA Driver	398
27.7.1	Typical use case	398
Chapter	SYSCON: System Configuration	
28.1	Overview	399
28.2	Macro Definition Documentation	399
28.2.1	LPC_SYSCON_DRIVER_VERSION	399
28.3	Function Documentation	399
28.3.1	SYSCON_SetLoadCap	399
28.4	Clock driver	401
28.4.1	Overview	401
28.4.2	Function description	401
28.4.3	Typical use case	401
28.4.4	Macro Definition Documentation	404
28.4.5	Enumeration Type Documentation	408
28.4.6	Function Documentation	409
Chapter	WDT: Watchdog Timer	
29.1	Overview	413
29.2	Typical use case	413
29.3	Data Structure Documentation	415
29.3.1	struct wdt_config_t	415

Contents

Section Number	Title	Page Number
29.4	Function Documentation	415
29.4.1	WDT_Init	415
29.4.2	WDT_Deinit	415
29.4.3	WDT_Unlock	415
29.4.4	WDT_Lock	415
29.4.5	WDT_ClearStatusFlags	416
29.4.6	WDT_GetDefaultConfig	416
29.4.7	WDT_Refresh	416
Chapter	Calibration	
30.1	Overview	417
30.2	Macro Definition Documentation	417
30.2.1	FSL_CALIB_DRIVER_VERSION	417
Chapter	Rf	
31.1	Overview	419
31.2	Macro Definition Documentation	420
31.2.1	FSL_QN9080_RADIO_FREQUENCY_VERSION	420
31.3	Enumeration Type Documentation	420
31.3.1	tx_power_t	420
31.3.2	rx_mode_t	421
31.4	Function Documentation	421
31.4.1	RF_SetTxPowerLevel	421
31.4.2	RF_GetTxPowerLevel	421
31.4.3	RF_ConfigRxMode	421

Chapter 1

Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support, USB stack, and integrated RTOS support for FreeRTOS™. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The KEx Web UI is available to provide access to all MCUXpresso SDK packages. See the *MCUXpresso Software Development Kit (SDK) Release Notes* (document MCUXSDKRN) in the Supported Devices section at [MCUXpresso-SDK: Software Development Kit for MCUXpresso](#) for details.

The MCUXpresso SDK is built with the following runtime software components:

- ARM® and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RTOS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
 - A USB device, host, and OTG stack with comprehensive USB class support.
 - CMSIS-DSP, a suite of common signal processing functions.
 - The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

All demo applications and driver examples are provided with projects for the following toolchains:

- IAR Embedded Workbench
- Keil MDK
- MCUXpresso IDE

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RTOS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the [kex.-nxp.com/apidoc](#).

Deliverable	Location
Examples	<install_dir>/examples/
Demo Applications	<install_dir>/examples/<board_name>/demo_apps/
Driver Examples	<install_dir>/examples/<board_name>/driver_examples/
Documentation	<install_dir>/doc/
USB Documentation	<install_dir>/doc/usb/
Middleware	<install_dir>/middleware/
USB Stack	<install_dir>/middleware/usb_<version>
Drivers	<install_dir>/<device_name>/drivers/
CMSIS Standard ARM Cortex-M Headers, math and DSP Libraries	<install_dir>/<device_name>/CMSIS/
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/
MCUXpresso SDK Utilities	<install_dir>/<device_name>/utilities/
RTOS Kernels	<install_dir>/rtos/

Table 1: MCUXpresso SDK Folder Structure

Chapter 2

Driver errors status

- `kStatus_DMA_Busy` = 5000
- `kStatus_SPI_Busy` = 1400
- `kStatus_SPI_Idle` = 1401
- `kStatus_SPI_Error` = 1402
- `kStatus_SPIFI_Busy` = 5900
- `kStatus_SPIFI_Idle` = 5901
- `kStatus_SPIFI_Error` = 5902



Chapter 3

Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/Sales-TermsandConditions

NXP, the NXP logo, Freescale, the Freescale logo, Kinetis, and Processor Expert are trademarks of NXP B.V. Tower is a trademark of NXP B.V. All other product or service names are the property of their respective owners. ARM, ARM powered logo, Keil, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2017 NXP B.V.



Chapter 4

Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

Overview

The MCUXpresso SDK architecture consists of five key components listed below.

1. The ARM Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
2. Peripheral Drivers
3. Real-time Operating Systems (RTOS)
4. Stacks and Middleware that integrate with the MCUXpresso SDK
5. Demo Applications based on the MCUXpresso SDK




Figure 1: MCUXpresso SDK Block Diagram

MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides a access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

CMSIS Support

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the ARM Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

MCUXpresso SDK Peripheral Drivers

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, `fsl_common.h`, and `fsl_clock.h` files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

Interrupt handling for transactional APIs

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

```
PUBWEAK SPI0_IRQHandler
PUBWEAK SPI0_DriverIRQHandler
SPI0_IRQHandler
```

```
LDR    R0, =SPI0_DriverIRQHandler
BX     R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/(<DEVICE_NAME>)/(<TOOLCHAIN>)/startup_<DEVICE_NAME>.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0_DriverIRQHandler) jumps to itself (B .). The MCUXpresso SDK drivers with transactional APIs provide the reimplement of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCUXpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0_UART1_IRQHandler according to the use case requirements.

Feature Header Files

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

Application

See the *Getting Started with MCUXpresso SDK* document (MCUXSDKGSUG).



Chapter 5

ACMP: Analog Comparator Driver

5.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Comparator (ACMP) module of MCUXpresso SDK devices.

The ACMP driver is created to help the user better operate the ACMP module. This driver can be considered as a basic comparator with advanced features. The APIs for a basic comparator can make the CMP work as a general comparator, which compares the two input channel's voltage and creates the output of the comparator result immediately. The APIs for advanced feature can be used as the plug-in function based on the basic comparator, and can provide more ways to process the comparator's output.

5.2 Typical use case

Example use of ACMP API.

```
int main(void)
{
    acmp_config_t config;
    BOARD_InitHardware();

    PRINTF("\r\nACMP example.\r\n");
    /*PA24--ACMP0N*/
    /*PA25--ACMP0P*/
    ACMP_GetDefaultConfig(&config);

    config.ch = DEMO_ACMP_USER_CHANNEL;
    config.refDiv = kACMP_ReferenceVoltageDivider4; /*0.75V*/
    config.refSrc = kACMP_ReferenceSourceVcc;
    config.hystEn = kACMP_HysteresisEnable;

    ACMP_Init(DEMO_ACMP_BASE, &config);
    ACMP_EnableInterrupts(DEMO_ACMP_BASE, DEMO_ACMP_USER_CHANNEL);
    ACMP_Enable(DEMO_ACMP_BASE, DEMO_ACMP_USER_CHANNEL);
    NVIC_EnableIRQ(ACMP0_IRQn);

    while (1)
    {
        while (!g_AcmpIntFlags)
        {
        }
        PRINTF("\r\nACMP0 interrupt. Input voltage is higher than 0.75V\r\n");
        g_AcmpIntFlags = 0;
    }
}
```

Files

- file [fsl_acmp.h](#)

Typical use case

Data Structures

- struct [acmp_config_t](#)
Describes ACMP configuration structure. [More...](#)

Enumerations

- enum [acmp_channel_t](#) {
 [kACMP_Channel0](#) = 0U,
 [kACMP_Channel1](#) = 1U }
Analog comparator channel.
- enum [acmp_reference_voltage_source_t](#)
Analog comparator reference voltage source.
- enum [acmp_hysteresis_t](#) {
 [kACMP_HysteresisDisable](#) = 0U,
 [kACMP_HysteresisEnable](#) = 1U }
Analog comparator hysteresis status.
- enum [acmp_trigger_edge_t](#)
Analog comparator interrupt trigger edge.
- enum [acmp_reference_voltage_divider_t](#) {
 [kACMP_ReferenceVoltageDivider1](#) = 1U,
 [kACMP_ReferenceVoltageDivider2](#),
 [kACMP_ReferenceVoltageDivider3](#),
 [kACMP_ReferenceVoltageDivider4](#),
 [kACMP_ReferenceVoltageDivider5](#),
 [kACMP_ReferenceVoltageDivider6](#),
 [kACMP_ReferenceVoltageDivider7](#),
 [kACMP_ReferenceVoltageDivider8](#),
 [kACMP_ReferenceVoltageDivider9](#),
 [kACMP_ReferenceVoltageDivider10](#),
 [kACMP_ReferenceVoltageDivider11](#),
 [kACMP_ReferenceVoltageDivider12](#),
 [kACMP_ReferenceVoltageDivider13](#),
 [kACMP_ReferenceVoltageDivider14](#),
 [kACMP_ReferenceVoltageDivider15](#) }
Analog comparator reference voltage divider.

Functions

- void [ACMP_Init](#) (SYSCON_Type *base, const [acmp_config_t](#) *config)
Initializes the ACMP with configuration.
- void [ACMP_Enable](#) (SYSCON_Type *base, [acmp_channel_t](#) ch)
Enable the ACMP module.
- void [ACMP_Disable](#) (SYSCON_Type *base, [acmp_channel_t](#) ch)
Disable the ACMP module.
- void [ACMP_EnableInterrupts](#) (SYSCON_Type *base, [acmp_channel_t](#) ch)
Enables the ACMP interrupt.
- void [ACMP_DisableInterrupts](#) (SYSCON_Type *base, [acmp_channel_t](#) ch)
Disables the ACMP interrupt.

- uint8_t [ACMP_GetValue](#) (SYSCON_Type *base, [acmp_channel_t](#) ch)
Get the ACMP value.
- static void [ACMP_Deinit](#) (SYSCON_Type *base)
Disable the ACMP module.
- void [ACMP_GetDefaultConfig](#) ([acmp_config_t](#) *config)
Gets the default configuration structure.

Driver version

- #define [FSL_ACMP_DRIVER_VERSION](#) (MAKE_VERSION(2, 0, 0))
QN ACMP driver version.

5.3 Data Structure Documentation

5.3.1 struct acmp_config_t

Data Fields

- [acmp_channel_t](#) ch
Analog comparator channel.
- [acmp_reference_voltage_source_t](#) refSrc
Analog comparator reference voltage source.
- [acmp_reference_voltage_divider_t](#) refDiv
Analog comparator reference voltage divider.
- [acmp_hysteresis_t](#) hystEn
Analog comparator hysteresis.
- [acmp_trigger_edge_t](#) triggerEdge
Analog comparator channel.

5.4 Enumeration Type Documentation

5.4.1 enum acmp_channel_t

Enumerator

kACMP_Channel0 Analog comparator channel 0.
kACMP_Channel1 Analog comparator channel 1.

5.4.2 enum acmp_hysteresis_t

Enumerator

kACMP_HysteresisDisable Analog comparator disable Hysteresis.
kACMP_HysteresisEnable Analog comparator enable Hysteresis.

Function Documentation

5.4.3 enum acmp_reference_voltage_divider_t

Enumerator

<i>kACMP_ReferenceVoltageDivider1</i>	Set reference voltage to 1/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider2</i>	Set reference voltage to 2/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider3</i>	Set reference voltage to 3/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider4</i>	Set reference voltage to 4/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider5</i>	Set reference voltage to 5/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider6</i>	Set reference voltage to 6/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider7</i>	Set reference voltage to 7/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider8</i>	Set reference voltage to 8/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider9</i>	Set reference voltage to 9/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider10</i>	Set reference voltage to 10/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider11</i>	Set reference voltage to 11/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider12</i>	Set reference voltage to 12/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider13</i>	Set reference voltage to 13/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider14</i>	Set reference voltage to 14/16 Band-Gap Voltage or Vcc.
<i>kACMP_ReferenceVoltageDivider15</i>	Set reference voltage to 15/16 Band-Gap Voltage or Vcc.

5.5 Function Documentation

5.5.1 void ACMP_Init (SYSCON_Type * *base*, const acmp_config_t * *config*)

This function configures the ACMP module with the user-defined settings.

Parameters

<i>base</i>	ACMP peripheral base address.
<i>config</i>	pointer to configuration structure

5.5.2 void ACMP_Enable (SYSCON_Type * *base*, acmp_channel_t *ch*)

This function enable the ACMP module.

Parameters

<i>base</i>	ACMP peripheral base address.
-------------	-------------------------------

<i>ch</i>	Specified the channel to be enabled
-----------	-------------------------------------

5.5.3 void ACMP_Disable (SYSCON_Type * *base*, acmp_channel_t *ch*)

This function disable the ACMP module.

Parameters

<i>base</i>	ACMP peripheral base address.
<i>ch</i>	Specified the channel to be disabled

5.5.4 void ACMP_EnableInterrupts (SYSCON_Type * *base*, acmp_channel_t *ch*)

This function enables the ACMP interrupt.

Parameters

<i>base</i>	ACMP peripheral base address.
<i>ch</i>	Specified the channel.

5.5.5 void ACMP_DisableInterrupts (SYSCON_Type * *base*, acmp_channel_t *ch*)

This function disables the ACMP interrupt.

Parameters

<i>base</i>	ACMP peripheral base address.
<i>ch</i>	Specified the channel

5.5.6 uint8_t ACMP_GetValue (SYSCON_Type * *base*, acmp_channel_t *ch*)

This function get ACMP output value.

Function Documentation

Parameters

<i>base</i>	ACMP peripheral base address.
<i>ch</i>	Specified the channel

Returns

acmp value

5.5.7 static void ACMP_Deinit (SYSCON_Type * *base*) [inline], [static]

This function disable the ACMP module.

Parameters

<i>base</i>	ACMP peripheral base address.
-------------	-------------------------------

5.5.8 void ACMP_GetDefaultConfig (acmp_config_t * *config*)

This function initializes the ACMP configuration structure to a default value. The default values are: config->ch = kACMP_Channel0; config->refSrc = kACMP_ReferenceSourceExternalReferenceVoltage; config->hystEn = kACMP_HysteresisDisable; config->trigerEdge = kACMP_TrigerRising; config->ref-Div = kACMP_ReferenceVoltageDivider1;

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

Chapter 6

ADC: 16-bit sigma-delta Analog-to-Digital Converter Driver

6.1 Overview

The MCUXpresso SDK provides a peripheral driver for the 16-bit sigma-delta Analog-to-Digital Converter (ADC) module of MCUXpresso SDK devices.

6.2 Typical use case

Example use of ADC API.

6.2.1 Basic Configuration

```
static void ADC_Configuration(void)
{
    adc_config_t adcConfigStruct;
    adc_sd_config_t adcSdConfigStruct;

    ADC_GetDefaultConfig(&adcConfigStruct);
    adcConfigStruct.channelEnable = (1U << DEMO_ADC_CHANNEL);
    adcConfigStruct.channelConfig = (DEMO_ADC_CFG_IDX << DEMO_ADC_CHANNEL);
    adcConfigStruct.triggerSource = DEMO_ADC_TRIGGER;
    adcConfigStruct.convMode = kADC_ConvModeSingle;
    ADC_Init(DEMO_ADC_BASE, &adcConfigStruct);

    /* Initial ADC Sigma Delta(SD) configuration */
    ADC_GetSdDefaultConfig(&adcSdConfigStruct);
    ADC_SetSdConfig(DEMO_ADC_BASE, DEMO_ADC_CFG_IDX, &adcSdConfigStruct);

    /* Bandgap voltage */
    g_AdcBandgap = ADC_GetBandgapCalibrationResult(DEMO_ADC_BASE,
        DEMO_ADC_CFG_IDX);

    /* Calibration VINN value */
    g_AdcVinn = ADC_GetVinnCalibrationResult(DEMO_ADC_BASE, &adcConfigStruct);

    /* Enable ADC */
    ADC_Enable(DEMO_ADC_BASE, true);
}
```

Files

- file [fsl_adc.h](#)

Data Structures

- struct [adc_config_t](#)
Define structure for configuring the block. [More...](#)
- struct [adc_sd_config_t](#)
Define structure for configuring Sigma Delta(SD) block. [More...](#)

Typical use case

- struct `adc_window_compare_config_t`
ADC window comparison configuration. [More...](#)

Enumerations

- enum `adc_clock_t`
Clock source.
- enum `adc_ref_source_t` {
 `kADC_RefSourceBandgapWithDriver` = 0U,
 `kADC_RefSourceExtWithDriver`,
 `kADC_RefSourceExtWithoutDriver`,
 `kADC_RefSourceVccWithDriver` }
Reference voltage source.
- enum `adc_data_format_t`
Data format.
- enum `adc_down_sample_t` {
 `kADC_DownSample32` = 1U,
 `kADC_DownSample64` = 3U,
 `kADC_DownSample128` = 5U,
 `kADC_DownSample256` = 4U }
Cic down sample rate.
- enum `adc_ref_gain_t` {
 `kADC_RefGain1` = 0U,
 `kADC_RefGain1P5` }
ADC reference gain.
- enum `adc_gain_t` {
 `kADC_Gain0P5` = 0U,
 `kADC_Gain1`,
 `kADC_Gain1P5`,
 `kADC_Gain2` }
ADC gain.
- enum `adc_vinn_select_t` {
 `kADC_VinnSelectVref` = 0U,
 `kADC_VinnSelectVref0P75`,
 `kADC_VinnSelectVref0P5`,
 `kADC_VinnSelectAvss` }
ADC vinn select.
- enum `adc_pga_gain_t` {
 `kADC_PgaBypass` = ADC_CFG_PGA_BP(1),
 `kADC_PgaGain1` = ADC_CFG_PGA_GAIN(0),
 `kADC_PgaGain2` = ADC_CFG_PGA_GAIN(1),
 `kADC_PgaGain4` = ADC_CFG_PGA_GAIN(2),
 `kADC_PgaGain8` = ADC_CFG_PGA_GAIN(3),
 `kADC_PgaGain16` = ADC_CFG_PGA_GAIN(4) }
PGA gain.
- enum `adc_conv_mode_t` {

```

kADC_ConvModeSingle = (ADC_CTRL_CONV_MODE(1) | ADC_CTRL_SCAN_EN(0)),
kADC_ConvModeBurst = (ADC_CTRL_CONV_MODE(0) | ADC_CTRL_SCAN_EN(0)),
kADC_ConvModeSingleScan = (ADC_CTRL_CONV_MODE(1) | ADC_CTRL_SCAN_EN(1)),
kADC_ConvModeBurstScan = (ADC_CTRL_CONV_MODE(0) | ADC_CTRL_SCAN_EN(1)) }

```

Convert mode.

- enum `adc_pga_adjust_direction_t` {
`kADC_PgaAdjustMoveDown` = 0U,
`kADC_PgaAdjustMoveUp` }

PGA adjust direction.

- enum `adc_vcm_voltage_t` {
`kADC_VcmVoltage1D16` = 0U,
`kADC_VcmVoltage1D8`,
`kADC_VcmVoltage2D8`,
`kADC_VcmVoltage3D8`,
`kADC_VcmVoltage4D8`,
`kADC_VcmVoltage5D8`,
`kADC_VcmVoltage6D8`,
`kADC_VcmVoltage7D8` }

VCM voltage select.

- enum `_adc_interrupt_enable` {
`kADC_InterruptMaskEnable` = (int)ADC_INTEN_ADC_INTEN_MASK,
`kADC_InterruptDataReadyEnable` = ADC_INTEN_DAT_RDY_INTEN_MASK,
`kADC_InterruptCompareEnable` = ADC_INTEN_WCMP_INTEN_MASK,
`kADC_InterruptOverflowEnable` = ADC_INTEN_FIFO_OF_INTEN_MASK }

Interrupts.

- enum `_adc_status_flags` {
`kADC_InterruptFlag` = (int)ADC_INT_ADC_INT_MASK,
`kADC_DataReadyFlag` = ADC_INT_DAT_RDY_INT_MASK,
`kADC_WindowCompareFlag` = ADC_INT_WCMP_INT_MASK,
`kADC_OverflowFlag` = ADC_INT_FIFO_OF_INT_MASK }

Status flag.

- enum `adc_trigger_select_t` {

Typical use case

```
kADC_TriggerSelectGPIOA0 = 0U,  
kADC_TriggerSelectGPIOA1 = 1U,  
kADC_TriggerSelectGPIOA2 = 2U,  
kADC_TriggerSelectGPIOA3 = 3U,  
kADC_TriggerSelectGPIOA4 = 4U,  
kADC_TriggerSelectGPIOA5 = 5U,  
kADC_TriggerSelectGPIOA6 = 6U,  
kADC_TriggerSelectGPIOA7 = 7U,  
kADC_TriggerSelectGPIOA8 = 8U,  
kADC_TriggerSelectGPIOA9 = 9U,  
kADC_TriggerSelectGPIOA10 = 10U,  
kADC_TriggerSelectGPIOA11 = 11U,  
kADC_TriggerSelectGPIOA12 = 12U,  
kADC_TriggerSelectGPIOA13 = 13U,  
kADC_TriggerSelectGPIOA14 = 14U,  
kADC_TriggerSelectGPIOA15 = 15U,  
kADC_TriggerSelectGPIOA16 = 16U,  
kADC_TriggerSelectGPIOA17 = 17U,  
kADC_TriggerSelectGPIOA18 = 18U,  
kADC_TriggerSelectGPIOA19 = 19U,  
kADC_TriggerSelectGPIOA20 = 20U,  
kADC_TriggerSelectGPIOA21 = 21U,  
kADC_TriggerSelectGPIOA22 = 22U,  
kADC_TriggerSelectGPIOA23 = 23U,  
kADC_TriggerSelectGPIOA24 = 24U,  
kADC_TriggerSelectGPIOA25 = 25U,  
kADC_TriggerSelectGPIOA26 = 26U,  
kADC_TriggerSelectGPIOA27 = 27U,  
kADC_TriggerSelectGPIOA28 = 28U,  
kADC_TriggerSelectGPIOA29 = 29U,  
kADC_TriggerSelectGPIOA30 = 30U,  
kADC_TriggerSelectGPIOA31 = 31U,  
kADC_TriggerSelectGPIOB0 = 32u,  
kADC_TriggerSelectGPIOB1 = 33u,  
kADC_TriggerSelectGPIOB2 = 34u,  
kADC_TriggerSelectSoftware = 35U,  
kADC_TriggerSelectRNG = 36U,  
kADC_TriggerSelectPWMOUT0 = 38U,  
kADC_TriggerSelectPWMOUT1 = 39U,  
kADC_TriggerSelectPWMOUT2 = 40U,  
kADC_TriggerSelectPWMOUT3 = 41U,  
kADC_TriggerSelectPWMOUT4 = 42U,  
kADC_TriggerSelectPWMOUT5 = 43U,  
kADC_TriggerSelectPWMOUT6 = 44U,  
kADC_TriggerSelectPWMOUT7 = 45U,  
kADC_TriggerSelectPWMOUT8 = 46U,  
kADC_TriggerSelectPWMOUT9 = 47U,  
kADC_TriggerSelectTIMER0OUT0 = 48U,  
kADC_TriggerSelectTIMER0OUT1 = 49U,
```

```
kADC_TriggerSelectTIMER3OUT3 = 63U }
```

Driver version

- #define `FSL_ADC_DRIVER_VERSION` (`MAKE_VERSION`(2, 0, 0))
QN ADC driver version 2.0.0.

Initialization

- void `ADC_Init` (`ADC_Type *base`, const `adc_config_t *config`)
Initialize the ADC module.
- void `ADC_Deinit` (`ADC_Type *base`)
Deinitialize the ADC module.
- void `ADC_GetDefaultConfig` (`adc_config_t *config`)
Gets an available pre-defined settings for initial configuration.
- void `ADC_SetSdConfig` (`ADC_Type *base`, `uint8_t idx`, const `adc_sd_config_t *config`)
Set the sigma delta configuration.
- void `ADC_GetSdDefaultConfig` (`adc_sd_config_t *config`)
Gets an available pre-defined settings for SD configuration.
- float `ADC_GetBandgapCalibrationResult` (`ADC_Type *base`, `uint8_t idx`)
Get Bandgap calibration result.
- `uint32_t` `ADC_GetVinnCalibrationResult` (`ADC_Type *base`, const `adc_config_t *config`)
Get VINN calibration result.
- `uint32_t` `ADC_GetOffsetCalibrationResult` (`ADC_Type *base`, const `adc_config_t *config`)
Get VINN calibration result.
- static void `ADC_EnableTemperatureSensor` (`ADC_Type *base`, bool enable)
Enable the internal temperature sensor measurement.
- static void `ADC_EnableBatteryMonitor` (bool enable)
Enable the internal battery monitor.
- void `ADC_WindowCompareConfig` (`ADC_Type *base`, const `adc_window_compare_config_t *config`)
Configures the window compare mode.
- static void `ADC_Enable` (`ADC_Type *base`, bool enable)
Enable/Disable the ADC.
- static void `ADC_DoSoftwareTrigger` (`ADC_Type *base`)
Do trigger conversion by software.

Interrupts.

- static void `ADC_EnableInterrupts` (`ADC_Type *base`, `uint32_t mask`)
Enable interrupts for conversion sequences.
- static void `ADC_DisableInterrupts` (`ADC_Type *base`, `uint32_t mask`)
Disable interrupts for conversion sequences.

Status.

- static `uint32_t` `ADC_GetStatusFlags` (`ADC_Type *base`)
Get status flags of ADC module.
- static void `ADC_ClearStatusFlags` (`ADC_Type *base`, `uint32_t mask`)
Clear status flags of ADC module.

Data result.

- static uint32_t [ADC_GetConversionResult](#) (ADC_Type *base)
Get the conversion value.
- float [ADC_ConversionResult2Mv](#) (ADC_Type *base, uint8_t ch, uint8_t idx, float vref, uint32_t vinn, uint32_t result)
Conversion result to mv.
- static void [ADC_EmptyChannelConversionBuffer](#) (ADC_Type *base)
Empty conversion buffer.

Advanced Features

- static void [ADC_EnableInputSignalInvert](#) (ADC_Type *base, bool enable)
Enable/Disable the signal invert.
- static void [ADC_PgaChopperEnable](#) (ADC_Type *base, bool enable)
Enable/Disable the PGA chopper.

6.3 Data Structure Documentation

6.3.1 struct adc_config_t

Data Fields

- uint32_t [channelEnable](#)
Channel enable, each bit represent one channel.
- uint32_t [channelConfig](#)
Channel configure for Sigma Delta(SD) select, 0: indicate the channel use SD configure0 1: indicate the channel use SD configura1.
- [adc_trigger_select_t](#) [triggerSource](#)
Triger source select, only one triger source can be selected.
- [adc_conv_mode_t](#) [convMode](#)
Convert mode.
- [adc_clock_t](#) [clock](#)
Select the ADC working clock.
- [adc_ref_source_t](#) [refSource](#)
Select the reference voltage source.
- [adc_data_format_t](#) [dataFormat](#)
Select the Data format.

6.3.1.0.0.1 Field Documentation

6.3.1.0.0.1.1 uint32_t adc_config_t::channelConfig

6.3.1.0.0.1.2 adc_trigger_select_t adc_config_t::triggerSource

6.3.1.0.0.1.3 adc_conv_mode_t adc_config_t::convMode

Single convert, only one conversion performed and the first channel from LSB with 1 set will be converted. Burst convert, stop until ADC enable bit cleared and the first channel from LSB with 1 set will be converted. Single Scan convert, scan all channels with 1 set , automatic stoped after all channels conversion

complete. Burst Scan convert, scan all channels with 1 set , stop until ADC enable bit cleared

6.3.1.0.0.1.4 `adc_ref_source_t` `adc_config_t::refSource`

6.3.2 `struct adc_sd_config_t`

Data Fields

- `adc_gain_t` `gain`
ADC gain.
- `adc_ref_gain_t` `refGain`
ADC reference gain.
- `adc_pga_gain_t` `pgaGain`
PGA gain.
- `adc_vinn_select_t` `vinnSelect`
Vinn select, take effect when single-ended channel configured.
- `adc_down_sample_t` `downSample`
Down sample rate.
- `adc_pga_adjust_direction_t` `adjustDirection`
PGA adjust direction.
- `uint8_t` `adjustValue`
PGA adjust value, Passing 0 to disable PGA adjust feature adjustment = (adjustValue[5] + 1)(adjustValue[3:0] + 1)*40mv.*
- `adc_vcm_voltage_t` `vcmSelect`
ADC input Voltage of Common Mode(VCM) selection.

6.3.3 `struct adc_window_compare_config_t`

Data Fields

- `int16_t` `lowValue`
Setting window low threshold.
- `int16_t` `highValue`
Setting window high threshold.

6.3.3.0.0.2 Field Documentation

6.3.3.0.0.2.1 `int16_t` `adc_window_compare_config_t::lowValue`

6.3.3.0.0.2.2 `int16_t` `adc_window_compare_config_t::highValue`

6.4 Macro Definition Documentation

6.4.1 `#define FSL_ADC_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`

Enumeration Type Documentation

6.5 Enumeration Type Documentation

6.5.1 enum adc_ref_source_t

Enumerator

kADC_RefSourceBandgapWithDriver Internal 1.2v.
kADC_RefSourceExtWithDriver External reference with driver .
kADC_RefSourceExtWithoutDriver External reference without driver .
kADC_RefSourceVccWithDriver VCC.

6.5.2 enum adc_down_sample_t

Enumerator

kADC_DownSample32 Down sample 32.
kADC_DownSample64 Down sample 64.
kADC_DownSample128 Down sample 128.
kADC_DownSample256 Down sample 256.

6.5.3 enum adc_ref_gain_t

Enumerator

kADC_RefGain1 Reference gain 1.
kADC_RefGain1P5 Reference gain 1.5.

6.5.4 enum adc_gain_t

Enumerator

kADC_Gain0P5 ADC gain 0.5.
kADC_Gain1 ADC gain 1.
kADC_Gain1P5 ADC gain 1.5.
kADC_Gain2 ADC gain 2.

6.5.5 enum adc_vinn_select_t

Enumerator

kADC_VinnSelectVref Select Vref as VINN.

kADC_VinnSelectVref0P75 Select 0.75Vref as VINN.

kADC_VinnSelectVref0P5 Select 0.5Vref as VINN.

kADC_VinnSelectAvss Select AVSS as VINN.

6.5.6 enum adc_pga_gain_t

Enumerator

kADC_PgaBypass PGA bypass.

kADC_PgaGain1 PGA gain 1.

kADC_PgaGain2 PGA gain 2.

kADC_PgaGain4 PGA gain 4.

kADC_PgaGain8 PGA gain 8.

kADC_PgaGain16 PGA gain 16.

6.5.7 enum adc_conv_mode_t

Enumerator

kADC_ConvModeSingle Single convert mode.

kADC_ConvModeBurst Burst convert mode.

kADC_ConvModeSingleScan Single scan convert mode.

kADC_ConvModeBurstScan Burst scan convert mode.

6.5.8 enum adc_pga_adjust_direction_t

Enumerator

kADC_PgaAdjustMoveDown PGA adjust move down.

kADC_PgaAdjustMoveUp PGA adjust move up.

6.5.9 enum adc_vcm_voltage_t

Enumerator

kADC_VcmVoltage1D16 VCM voltage selection 1/16VCC.

kADC_VcmVoltage1D8 VCM voltage selection 1/8VCC.

kADC_VcmVoltage2D8 VCM voltage selection 2/8VCC.

kADC_VcmVoltage3D8 VCM voltage selection 3/8VCC.

kADC_VcmVoltage4D8 VCM voltage selection 4/8VCC.

Enumeration Type Documentation

kADC_VcmVoltage5D8 VCM voltage selection 5/8VCC.
kADC_VcmVoltage6D8 VCM voltage selection 6/8VCC.
kADC_VcmVoltage7D8 VCM voltage selection 7/8VCC.

6.5.10 enum _adc_interrupt_enable

Note

kADC_InterruptMaskEnable item is the ADC interrupts mask

Enumerator

kADC_InterruptMaskEnable Interrupt enable mask.
kADC_InterruptDataReadyEnable Data ready interrupt enable.
kADC_InterruptCompareEnable Window comparison interrupt enable.
kADC_InterruptOverflowEnable Fifo overflow enable.

6.5.11 enum _adc_status_flags

Enumerator

kADC_InterruptFlag Interrupt flag.
kADC_DataReadyFlag Data ready flag.
kADC_WindowCompareFlag Window comparison flag.
kADC_OverflowFlag Fifo overflow flag.

6.5.12 enum adc_trigger_select_t

Enumerator

kADC_TriggerSelectGPIOA0 GPIOA0 trigger.
kADC_TriggerSelectGPIOA1 GPIOA1 trigger.
kADC_TriggerSelectGPIOA2 GPIOA2 trigger.
kADC_TriggerSelectGPIOA3 GPIOA3 trigger.
kADC_TriggerSelectGPIOA4 GPIOA4 trigger.
kADC_TriggerSelectGPIOA5 GPIOA5 trigger.
kADC_TriggerSelectGPIOA6 GPIOA6 trigger.
kADC_TriggerSelectGPIOA7 GPIOA7 trigger.
kADC_TriggerSelectGPIOA8 GPIOA8 trigger.
kADC_TriggerSelectGPIOA9 GPIOA9 trigger.
kADC_TriggerSelectGPIOA10 GPIOA10 trigger.
kADC_TriggerSelectGPIOA11 GPIOA11 trigger.

kADC_TriggerSelectGPIOA12 GPIOA12 trigger.
kADC_TriggerSelectGPIOA13 GPIOA13 trigger.
kADC_TriggerSelectGPIOA14 GPIOA14 trigger.
kADC_TriggerSelectGPIOA15 GPIOA15 trigger.
kADC_TriggerSelectGPIOA16 GPIOA16 trigger.
kADC_TriggerSelectGPIOA17 GPIOA17 trigger.
kADC_TriggerSelectGPIOA18 GPIOA18 trigger.
kADC_TriggerSelectGPIOA19 GPIOA19 trigger.
kADC_TriggerSelectGPIOA20 GPIOA20 trigger.
kADC_TriggerSelectGPIOA21 GPIOA21 trigger.
kADC_TriggerSelectGPIOA22 GPIOA22 trigger.
kADC_TriggerSelectGPIOA23 GPIOA23 trigger.
kADC_TriggerSelectGPIOA24 GPIOA24 trigger.
kADC_TriggerSelectGPIOA25 GPIOA25 trigger.
kADC_TriggerSelectGPIOA26 GPIOA26 trigger.
kADC_TriggerSelectGPIOA27 GPIOA27 trigger.
kADC_TriggerSelectGPIOA28 GPIOA28 trigger.
kADC_TriggerSelectGPIOA29 GPIOA29 trigger.
kADC_TriggerSelectGPIOA30 GPIOA30 trigger.
kADC_TriggerSelectGPIOA31 GPIOA31 trigger.
kADC_TriggerSelectGPIOB0 GPIOB0 trigger.
kADC_TriggerSelectGPIOB1 GPIOB1 trigger.
kADC_TriggerSelectGPIOB2 GPIOB2 trigger.
kADC_TriggerSelectSoftware Software trigger.
kADC_TriggerSelectRNG RNG trigger.
kADC_TriggerSelectPWMOUT0 PWMOUT0 trigger.
kADC_TriggerSelectPWMOUT1 PWMOUT1 trigger.
kADC_TriggerSelectPWMOUT2 PWMOUT2 trigger.
kADC_TriggerSelectPWMOUT3 PWMOUT3 trigger.
kADC_TriggerSelectPWMOUT4 PWMOUT4 trigger.
kADC_TriggerSelectPWMOUT5 PWMOUT5 trigger.
kADC_TriggerSelectPWMOUT6 PWMOUT6 trigger.
kADC_TriggerSelectPWMOUT7 PWMOUT7 trigger.
kADC_TriggerSelectPWMOUT8 PWMOUT8 trigger.
kADC_TriggerSelectPWMOUT9 PWMOUT9 trigger.
kADC_TriggerSelectTIMER0OUT0 TIMER0OUT0 trigger.
kADC_TriggerSelectTIMER0OUT1 TIMER0OUT1 trigger.
kADC_TriggerSelectTIMER0OUT2 TIMER0OUT2 trigger.
kADC_TriggerSelectTIMER0OUT3 TIMER0OUT3 trigger.
kADC_TriggerSelectTIMER1OUT0 TIMER1OUT0 trigger.
kADC_TriggerSelectTIMER1OUT1 TIMER1OUT1 trigger.
kADC_TriggerSelectTIMER1OUT2 TIMER1OUT2 trigger.
kADC_TriggerSelectTIMER1OUT3 TIMER1OUT3 trigger.
kADC_TriggerSelectTIMER2OUT0 TIMER2OUT0 trigger.
kADC_TriggerSelectTIMER2OUT1 TIMER2OUT1 trigger.

Function Documentation

kADC_TriggerSelectTIMER2OUT2 TIMER2OUT2 trigger.
kADC_TriggerSelectTIMER2OUT3 TIMER2OUT3 trigger.
kADC_TriggerSelectTIMER3OUT0 TIMER3OUT0 trigger.
kADC_TriggerSelectTIMER3OUT1 TIMER3OUT1 trigger.
kADC_TriggerSelectTIMER3OUT2 TIMER3OUT2 trigger.
kADC_TriggerSelectTIMER3OUT3 TIMER3OUT3 trigger.

6.6 Function Documentation

6.6.1 void ADC_Init (ADC_Type * *base*, const adc_config_t * *config*)

This function initializes the ADC module, including:

- Enable ADC module clock.
- Reset ADC module.
- Configure the ADC with user configuration.

Parameters

<i>base</i>	ADC peripheral base address.
<i>config</i>	Pointer to configuration structure, see to adc_config_t .

6.6.2 void ADC_Deinit (ADC_Type * *base*)

This function de-initializes the ADC module, including:

- Disable the ADC module clock.

Parameters

<i>base</i>	ADC peripheral base address.
-------------	------------------------------

6.6.3 void ADC_GetDefaultConfig (adc_config_t * *config*)

This function initializes the initial configuration structure with an available settings. The default values are:

```
* config->channelEnable = 0;  
* config->channelConfig = 0;  
* config->triggerSource = kADC_TriggerSelectSoftware;  
* config->convMode = kADC_ConvModeSingle;  
* config->clock = kADC_Clock500K;  
* config->refSource = kADC_RefSourceBandgapWithDriver;  
* config->dataFormat = kADC_DataFormat1WithIdx;  
*
```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

6.6.4 void ADC_SetSdConfig (ADC_Type * *base*, uint8_t *idx*, const adc_sd_config_t * *config*)

This function set the sigma delta with user configuration. There are two SD configuration registers, and the *idx* parameter is used to choose the register.

Parameters

<i>base</i>	ADC peripheral base address.
<i>idx</i>	Configure register index, 0 for register CFG0 and 1 for register CFG1
<i>config</i>	Pointer to the "adc_sd_config_t" structure

6.6.5 void ADC_GetSdDefaultConfig (adc_sd_config_t * *config*)

This function initializes the initial configuration structure with an available settings. The default values are:

```
* config->gain           = kADC_Gain1;
* config->refGain        = kADC_RefGain1P5;
* config->pgaGain        = kADC_PgaGain1;
* config->vinnSelect     = kADC_VinnSelectVref0P75;
* config->downSample     = kADC_DownSample256;
* config->adjustDirection = kADC_PgaAdjustMoveDown;
* config->adjustValue     = 0;
* config->vcmSelect      = kADC_VcmVoltage4D8;
*
```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

6.6.6 float ADC_GetBandgapCalibrationResult (ADC_Type * *base*, uint8_t *idx*)

Function Documentation

Parameters

<i>base</i>	ADC peripheral base address.
-------------	------------------------------

Returns

Bandgap voltage in mv.

6.6.7 `uint32_t ADC_GetVinnCalibrationResult ( ADC_Type * base, const adc_config_t * config )`

This function is use to measure the VINN value with channel 20.

Parameters

<i>base</i>	ADC peripheral base address.
<i>idx</i>	Configure register index, 0 for register CFG0 and 1 for register CFG1.

Returns

VINN calibration result.

6.6.8 `uint32_t ADC_GetOffsetCalibrationResult ( ADC_Type * base, const adc_config_t * config )`

This function is use to measure the offset value with channel 15.

Parameters

<i>base</i>	ADC peripheral base address.
<i>idx</i>	Configure register index, 0 for register CFG0 and 1 for register CFG1.

Returns

Offset calibration result.

6.6.9 `static void ADC_EnableTemperatureSensor ( ADC_Type * base, bool enable ) [inline], [static]`

Parameters

<i>base</i>	ADC peripheral base address.
<i>enable</i>	Switcher to enable the feature or not.

6.6.10 static void ADC_EnableBatteryMonitor (bool *enable*) [inline], [static]

Parameters

<i>enable</i>	Switcher to enable the feature or not.
---------------	--

6.6.11 void ADC_WindowCompareConfig (ADC_Type * *base*, const adc_window_compare_config_t * *config*)

Parameters

<i>base</i>	ADC peripheral base address.
<i>config</i>	Pointer to the "adc_window_compare_config_t" structure. Passing "NULL" disables the feature.

6.6.12 static void ADC_Enable (ADC_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	ADC peripheral base address.
<i>enable</i>	true to enable the ADC, false to disable.

6.6.13 static void ADC_DoSoftwareTrigger (ADC_Type * *base*) [inline], [static]

Function Documentation

Parameters

<i>base</i>	ADC peripheral base address.
-------------	------------------------------

6.6.14 static void ADC_EnableInterrupts (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	ADC peripheral base address.
<i>mask</i>	Mask value for the interrupts. See "_adc_interrupt_enable".

6.6.15 static void ADC_DisableInterrupts (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	ADC peripheral base address.
<i>mask</i>	Mask value for the interrupts. See "_adc_interrupt_enable".

6.6.16 static uint32_t ADC_GetStatusFlags (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	ADC peripheral base address.
-------------	------------------------------

Returns

Mask of status flags of module. See "_adc_status_flags".

6.6.17 static void ADC_ClearStatusFlags (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	ADC peripheral base address.
<i>mask</i>	Mask of status flags of module, see to "_adc_status_flags".

6.6.18 static uint32_t ADC_GetConversionResult (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	ADC peripheral base address.
-------------	------------------------------

Returns

Conversion result value.

6.6.19 float ADC_ConversionResult2Mv (ADC_Type * *base*, uint8_t *ch*, uint8_t *idx*, float *vref*, uint32_t *vinn*, uint32_t *result*)

Parameters

<i>base</i>	ADC peripheral base address.
<i>ch</i>	ADC channel number.
<i>idx</i>	Configure register index, 0 for register CFG0 and 1 for register CFG1
<i>verf</i>	ADC reference voltage in mv.
<i>vinn</i>	ADC conversion result get from ADC_GetConversionResult function.
<i>result</i>	ADC conversion result get from ADC_GetConversionResult() function.

Returns

Conversion result in mv.

6.6.20 static void ADC_EmptyChannelConversionBuffer (ADC_Type * *base*) [inline], [static]

Function Documentation

Parameters

<i>base</i>	ADC peripheral base address.
-------------	------------------------------

6.6.21 static void ADC_EnableInputSignalInvert (ADC_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	ADC peripheral base address.
<i>enable</i>	true to enable the signal invert, false to disable.

6.6.22 static void ADC_PgaChopperEnable (ADC_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	ADC peripheral base address.
<i>enable</i>	true to enable the PGA chopper, false to disable.

Chapter 7

BOD: Browned Out Detector

7.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Browned Out Detector (BOD) module of MCUXpresso SDK devices.

7.2 Typical use case

Example use of BOD API.

```
int main(void)
{
    bod_config_t config;
    BOARD_InitHardware();

    PRINTF("\r\nBOD example.\r\n");

    /* Check Reset source(Brown-Down reset source will be set when voltage is less than the user-defined)
    */
    if (kRESET_SrcBrownDown == RESET_GetResetSource())
    {
        PRINTF("Brown-Down reset occurred\r\n");
    }
    /* Clear reset source */
    RESET_ClearResetSource();

    BOD_GetDefaultConfig(&config);

    config.int_thr = kBOD_InterruptThreshold2; /*2.72V*/
    config.reset_thr = kBOD_ResetThreshold2; /*2.0V*/

    /*Init BOD module*/
    BOD_Init(DEMO_BOD_BASE, &config);
    BOD_Enable(DEMO_BOD_BASE, kBOD_InterruptEnable |
               kBOD_ResetEnable);
    NVIC_EnableIRQ(BOD_IRQn);

    while (!g_BodIntFlags)
    ;
    PRINTF("\r\nBOD interrupt. Input voltage is lower than 2.72V\r\n");

    PRINTF("CPU will be reset when input voltage is lower than 2.0V\r\n");

    while (1)
    {
    }
}
```

Files

- file [fsl_bod.h](#)

Data Structures

- struct [bod_config_t](#)

Enumeration Type Documentation

Describes BOD configuration structure. [More...](#)

Enumerations

- enum `bod_interrupt_threshold_t` {
 `kBOD_InterruptThreshold0` = 0U,
 `kBOD_InterruptThreshold1`,
 `kBOD_InterruptThreshold2`,
 `kBOD_InterruptThreshold3` }
 BOD interrupt threshold voltages.
- enum `bod_reset_threshold_t` {
 `kBOD_ResetThreshold0` = 0U,
 `kBOD_ResetThreshold1`,
 `kBOD_ResetThreshold2`,
 `kBOD_ResetThreshold3` }
 BOD reset threshold voltages.
- enum `bod_mode_t` {
 `kBOD_InterruptEnable` = 1U,
 `kBOD_ResetEnable` = 2U }

Functions

- void `BOD_Init` (SYSCON_Type *base, const `bod_config_t` *config)
 Initializes the BOD with configuration.
- void `BOD_Deinit` (SYSCON_Type *base)
 Disable the BOD module.
- void `BOD_Enable` (SYSCON_Type *base, uint8_t mode)
 Enable the BOD module.
- void `BOD_Disable` (SYSCON_Type *base, uint8_t mode)
 Disable the BOD module.
- void `BOD_GetDefaultConfig` (`bod_config_t` *config)
 Gets the default configuration structure.

BOD Driver version

- #define `FSL_BOD_DRIVER_VERSION` (MAKE_VERSION(2, 0, 0))
 BOD driver version.

7.3 Data Structure Documentation

7.3.1 struct `bod_config_t`

7.4 Enumeration Type Documentation

7.4.1 enum `bod_interrupt_threshold_t`

Enumerator

`kBOD_InterruptThreshold0` trigger at 2.06V

kBOD_InterruptThreshold1 trigger at 2.45V
kBOD_InterruptThreshold2 trigger at 2.72V
kBOD_InterruptThreshold3 trigger at 3.04V

7.4.2 enum bod_reset_threshold_t

Enumerator

kBOD_ResetThreshold0 trigger at 1.5V
kBOD_ResetThreshold1 trigger at 1.85V
kBOD_ResetThreshold2 trigger at 2.0V
kBOD_ResetThreshold3 trigger at 3.0V

7.4.3 enum bod_mode_t

Enumerator

kBOD_InterruptEnable interrupt enable
kBOD_ResetEnable reset enable

7.5 Function Documentation

7.5.1 void BOD_Init (SYSCON_Type * *base*, const bod_config_t * *config*)

This function configures the BOD module with the user-defined settings.

Parameters

<i>base</i>	BOD peripheral base address.
<i>config</i>	pointer to configuration structure

7.5.2 void BOD_Deinit (SYSCON_Type * *base*)

This function disable the BOD module.

Parameters

Function Documentation

<i>base</i>	BOD peripheral base address.
-------------	------------------------------

7.5.3 void BOD_Enable (SYSCON_Type * *base*, uint8_t *mode*)

This function enable the ACMP module.

Parameters

<i>base</i>	BOD peripheral base address.
<i>mode</i>	Specified the work mode to be enabled.The mode is a logical OR of the enumeration members. see bod_mode_t

7.5.4 void BOD_Disable (SYSCON_Type * *base*, uint8_t *mode*)

This function enable the BOD module.

Parameters

<i>base</i>	BOD peripheral base address.
<i>mode</i>	Specified the work mode to be disabled.The mode is a logical OR of the enumeration members. see bod_mode_t

7.5.5 void BOD_GetDefaultConfig (bod_config_t * *config*)

This function initializes the BOD configuration structure to a default value. The default values are: config->int_thr = kBOD_InterruptThreshold2; config->reset_thr = kBOD_ResetThreshold2;

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

Chapter 8 Common Driver

8.1 Overview

The MCUXpresso SDK provides a driver for the common module of MCUXpresso SDK devices.

Files

- file [fsl_power.h](#)

Macros

- #define [MAKE_STATUS](#)(group, code) (((group)*100) + (code)))
Construct a status code value from a group and code number.
- #define [MAKE_VERSION](#)(major, minor, bugfix) (((major) << 16) | ((minor) << 8) | (bugfix))
Construct the version number for drivers.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_NONE](#) 0U
No debug console.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_UART](#) 1U
Debug console base on UART.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_LPUART](#) 2U
Debug console base on LPUART.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_LPSCI](#) 3U
Debug console base on LPSCI.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_USBCDC](#) 4U
Debug console base on USBCDC.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM](#) 5U
Debug console base on USBCDC.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_IUART](#) 6U
Debug console base on i.MX UART.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_VUSART](#) 7U
Debug console base on LPC_USART.
- #define [ARRAY_SIZE](#)(x) (sizeof(x) / sizeof((x)[0]))
Computes the number of elements in an array.
- #define [SWDIO_GPIO_PIN](#) 23U
SWDIO pin is used as wakeup source, in order to provide better debug experience.
- #define [MAKE_PD_BITS](#)(reg, slot) ((reg << 8) | slot)
Power name used for POWER_EnablePD/POWER_DisablePD.

Typedefs

- typedef int32_t [status_t](#)
Type used for all status and error return values.
- typedef void(* [p_POWER_RegisterWakeupEntry](#))(uint32_t ram_addr)
Register address to bootloader.

Enumerations

- enum _status_groups {
 - kStatusGroup_Generic = 0,
 - kStatusGroup_FLASH = 1,
 - kStatusGroup_LPSPI = 4,
 - kStatusGroup_FLEXIO_SPI = 5,
 - kStatusGroup_DSPI = 6,
 - kStatusGroup_FLEXIO_UART = 7,
 - kStatusGroup_FLEXIO_I2C = 8,
 - kStatusGroup_LPI2C = 9,
 - kStatusGroup_UART = 10,
 - kStatusGroup_I2C = 11,
 - kStatusGroup_LPSCI = 12,
 - kStatusGroup_LPUART = 13,
 - kStatusGroup_SPI = 14,
 - kStatusGroup_XRDC = 15,
 - kStatusGroup_SEMA42 = 16,
 - kStatusGroup_SDHC = 17,
 - kStatusGroup_SDMMC = 18,
 - kStatusGroup_SAI = 19,
 - kStatusGroup_MCG = 20,
 - kStatusGroup_SCG = 21,
 - kStatusGroup_SDSPI = 22,
 - kStatusGroup_FLEXIO_I2S = 23,
 - kStatusGroup_FLEXIO_MCULCD = 24,
 - kStatusGroup_FLASHIAP = 25,
 - kStatusGroup_FLEXCOMM_I2C = 26,
 - kStatusGroup_I2S = 27,
 - kStatusGroup_IUART = 28,
 - kStatusGroup_CSI = 29,
 - kStatusGroup_SDRAMC = 35,
 - kStatusGroup_POWER = 39,
 - kStatusGroup_ENET = 40,
 - kStatusGroup_PHY = 41,
 - kStatusGroup_TRGMUX = 42,
 - kStatusGroup_SMARTCARD = 43,
 - kStatusGroup_LMEM = 44,
 - kStatusGroup_QSPI = 45,
 - kStatusGroup_DMA = 50,
 - kStatusGroup_EDMA = 51,
 - kStatusGroup_DMAMGR = 52,
 - kStatusGroup_FLEXCAN = 53,
 - kStatusGroup_LTC = 54,
 - kStatusGroup_FLEXIO_CAMERA = 55,
 - kStatusGroup_LPC_SPI = 56,
 - kStatusGroup_LPC_USART = 57,
 - kStatusGroup_DMIC = 58,
 - kStatusGroup_SDIF = 59,
 - kStatusGroup_SPIFI = 60,

Overview

`kStatusGroup_ApplicationRangeStart = 100 }`

Status group numbers.

- enum `_generic_status`

Generic status return codes.

- enum `power_mode_t` {
 `kPmActive`,
 `kPmSleep`,
 `kPmPowerDown0`,
 `kPmPowerDown1` }

Power modes.

- enum `SYSCON_RSTn_t` {
 `kFC0_RST_SHIFT_RSTn` = 0,
 `kFC1_RST_SHIFT_RSTn` = 1,
 `kFC2_RST_SHIFT_RSTn` = 2,
 `kFC3_RST_SHIFT_RSTn` = 3,
 `kTIM0_RST_SHIFT_RSTn` = 4,
 `kTIM1_RST_SHIFT_RSTn` = 5,
 `kTIM2_RST_SHIFT_RSTn` = 6,
 `kTIM3_RST_SHIFT_RSTn` = 7,
 `kSCT0_RST_SHIFT_RSTn` = 8,
 `kWDT_RST_SHIFT_RSTn` = 9,
 `kUSB_RST_SHIFT_RSTn` = 10,
 `kGPIO_RST_SHIFT_RSTn` = 11,
 `kRTC_RST_SHIFT_RSTn` = 12,
 `kADC_RST_SHIFT_RSTn` = 13,
 `kDAC_RST_SHIFT_RSTn` = 14,
 `kCS_RST_SHIFT_RSTn` = 15,
 `kFSP_RST_SHIFT_RSTn` = 16,
 `kDMA_RST_SHIFT_RSTn` = 32,
 `kPINT_RST_SHIFT_RSTn` = 32,
 `kMUX_RST_SHIFT_RSTn` = 32,
 `kQDEC0_RST_SHIFT_RSTn` = 19,
 `kQDEC1_RST_SHIFT_RSTn` = 20,
 `kSPIFI_RST_SHIFT_RSTn` = 22,
 `kCAL_RST_SHIFT_RSTn` = 25,
 `kCPU_RST_SHIFT_RSTn` = 26,
 `kBLE_RST_SHIFT_RSTn` = 27,
 `kFLASH_RST_SHIFT_RSTn` = 28,
 `kDP_RST_SHIFT_RSTn` = 29,
 `kREG_RST_SHIFT_RSTn` = 30,
 `kREBOOT_RST_SHIFT_RSTn` = 31 }
 Enumeration for peripheral reset control bits.
- enum `reset_source_t` {

```

kRESET_SrcPowerOn,
kRESET_SrcBrownDown,
kRESET_SrcExternalPin,
kRESET_SrcWatchDog,
kRESET_SrcLockUp,
kRESET_SrcReboot,
kRESET_SrcCpuSystem,
kRESET_SrcWakeUp,
kRESET_SrcCpuSoftware }

```

Reset source.

Functions

- static [status_t EnableIRQ](#) (IRQn_Type interrupt)
Enable specific interrupt.
- static [status_t DisableIRQ](#) (IRQn_Type interrupt)
Disable specific interrupt.
- static [uint32_t DisableGlobalIRQ](#) (void)
Disable the global IRQ.
- static void [EnableGlobalIRQ](#) (uint32_t primask)
Enable the global IRQ.
- [uint32_t InstallIRQHandler](#) (IRQn_Type irq, uint32_t irqHandler)
install IRQ handler
- void [EnableDeepSleepIRQ](#) (IRQn_Type interrupt)
Enable specific interrupt for wake-up from deep-sleep mode.
- void [DisableDeepSleepIRQ](#) (IRQn_Type interrupt)
Disable specific interrupt for wake-up from deep-sleep mode.
- void [POWER_WritePmuCtrl1](#) (SYSCON_Type *base, uint32_t mask, uint32_t value)
Work around for PMU_CTRL1's hardware issue.
- void [POWER_EnablePD](#) (pd_bit_t en)
Enable power down.
- void [POWER_DisablePD](#) (pd_bit_t en)
Disable power down.
- void [POWER_EnableDCDC](#) (bool flag)
Enable or disable DC-DC.
- void [POWER_EnableADC](#) (bool flag)
Enable or disable ADC power.
- void [POWER_LatchIO](#) (void)
Latch the output status and level of GPIO during power down.
- void [POWER_RestoreIO](#) (void)
Restore the gpio output control registers and take over controll of gpio pads.
- void [POWER_EnableSwdWakeup](#) (void)
Configure the SWDIO to gpio and as wakeup source before power down.
- void [POWER_RestoreSwd](#) (void)
Recover swdio's pin-mux configuration that swd access is available after waking up from power down.
- bool [POWER_GpioActiveRequest](#) (void)
Check if any wake io is active.
- void [POWER_PreEnterLowPower](#) (void)
Prepares to enter stop modes.
- void [POWER_PostExitLowPower](#) (void)

Overview

- *Recovers after wake up from stop modes.*
void **POWER_EnterSleep** (void)
- *Make the chip enter sleep mode.*
void **POWER_EnterPowerDown** (uint32_t exclude_from_pd)
- *Make the chip enter power down mode.*
void **POWER_Init** (void)
@ brief Init of power management unit.
- static void **RESET_SetPeripheralReset** (reset_ip_name_t peripheral)
Assert reset to peripheral.
- static void **RESET_ClearPeripheralReset** (reset_ip_name_t peripheral)
Clear reset to peripheral.
- static void **RESET_PeripheralReset** (reset_ip_name_t peripheral)
Reset peripheral module.
- static void **RESET_SetDmaPintInputMuxReset** (void)
Reset DMA, PINT and InputMux module.
- **reset_source_t** **RESET_GetResetSource** (void)
This function is used to get the CPU start up source.
- static void **RESET_ClearResetSource** (void)
Clear the reset source.

Min/max macros

- #define **MIN**(a, b) ((a) < (b) ? (a) : (b))
- #define **MAX**(a, b) ((a) > (b) ? (a) : (b))

UINT16_MAX/UINT32_MAX value

- #define **UINT16_MAX** ((uint16_t)-1)
- #define **UINT32_MAX** ((uint32_t)-1)

Timer utilities

- #define **USEC_TO_COUNT**(us, clockFreqInHz) (uint64_t)((uint64_t)us * clockFreqInHz / 1000000U)
Macro to convert a microsecond period to raw count value.
- #define **COUNT_TO_USEC**(count, clockFreqInHz) (uint64_t)((uint64_t)count * 1000000U / clockFreqInHz)
Macro to convert a raw count value to microsecond.
- #define **MSEC_TO_COUNT**(ms, clockFreqInHz) (uint64_t)((uint64_t)ms * clockFreqInHz / 1000U)
Macro to convert a millisecond period to raw count value.
- #define **COUNT_TO_MSEC**(count, clockFreqInHz) (uint64_t)((uint64_t)count * 1000U / clockFreqInHz)
Macro to convert a raw count value to millisecond.

Alignment variable definition macros

- #define **SDK_ALIGN**(var, alignbytes) var
- #define **SDK_SIZEALIGN**(var, alignbytes) ((unsigned int)((var) + ((alignbytes)-1)) & (unsigned int)(~(unsigned int)((alignbytes)-1)))
Macro to change a value to a given size aligned value.

Non-cacheable region definition macros

- `#define AT_NONCACHEABLE_SECTION(var) var`
- `#define AT_NONCACHEABLE_SECTION_ALIGN(var, alignbytes) var`

Driver version

- `#define FSL_QN9080_POWER_VERSION (MAKE_VERSION(2, 0, 0))`
QN9080 power version 2.0.0.

8.2 Macro Definition Documentation

8.2.1 `#define MAKE_STATUS( group, code ) (((group)*100) + (code))`

8.2.2 `#define MAKE_VERSION( major, minor, bugfix ) (((major) << 16) | ((minor) << 8) | (bugfix))`

8.2.3 `#define DEBUG_CONSOLE_DEVICE_TYPE_NONE 0U`

8.2.4 `#define DEBUG_CONSOLE_DEVICE_TYPE_UART 1U`

8.2.5 `#define DEBUG_CONSOLE_DEVICE_TYPE_LPUART 2U`

8.2.6 `#define DEBUG_CONSOLE_DEVICE_TYPE_LPSCI 3U`

8.2.7 `#define DEBUG_CONSOLE_DEVICE_TYPE_USBCDC 4U`

8.2.8 `#define DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM 5U`

8.2.9 `#define DEBUG_CONSOLE_DEVICE_TYPE_IUART 6U`

8.2.10 `#define DEBUG_CONSOLE_DEVICE_TYPE_VUSART 7U`

8.2.11 `#define ARRAY_SIZE( x ) (sizeof(x) / sizeof((x)[0]))`

8.2.12 `#define FSL_QN9080_POWER_VERSION (MAKE_VERSION(2, 0, 0))`

8.2.13 `#define MAKE_PD_BITS( reg, slot ) ((reg << 8) | slot)`

Enumeration Type Documentation

8.3 Typedef Documentation

8.3.1 typedef int32_t status_t

8.3.2 typedef void(* p_POWER_RegisterWakeupEntry)(uint32_t ram_addr)

This is an ROM API. The ram function address registered will be stored in a global variable in the reserved ram area for bootloader. After waking up from power down, bootloader will jump to the function registered.

Parameters

<i>ram_addr</i>	a function address in ram area.
-----------------	---------------------------------

8.4 Enumeration Type Documentation

8.4.1 enum _status_groups

Enumerator

kStatusGroup_Generic Group number for generic status codes.
kStatusGroup_FLASH Group number for FLASH status codes.
kStatusGroup_LPSPI Group number for LPSPI status codes.
kStatusGroup_FLEXIO_SPI Group number for FLEXIO SPI status codes.
kStatusGroup_DSPI Group number for DSPI status codes.
kStatusGroup_FLEXIO_UART Group number for FLEXIO UART status codes.
kStatusGroup_FLEXIO_I2C Group number for FLEXIO I2C status codes.
kStatusGroup_LPI2C Group number for LPI2C status codes.
kStatusGroup_UART Group number for UART status codes.
kStatusGroup_I2C Group number for UART status codes.
kStatusGroup_LPSCI Group number for LPSCI status codes.
kStatusGroup_LPUART Group number for LPUART status codes.
kStatusGroup_SPI Group number for SPI status code.
kStatusGroup_XRDC Group number for XRDC status code.
kStatusGroup_SEMA42 Group number for SEMA42 status code.
kStatusGroup_SDHC Group number for SDHC status code.
kStatusGroup_SDMMC Group number for SDMMC status code.
kStatusGroup_SAI Group number for SAI status code.
kStatusGroup_MCG Group number for MCG status codes.
kStatusGroup_SCG Group number for SCG status codes.
kStatusGroup_SDSPI Group number for SDSPI status codes.
kStatusGroup_FLEXIO_I2S Group number for FLEXIO I2S status codes.
kStatusGroup_FLEXIO_MCULCD Group number for FLEXIO LCD status codes.
kStatusGroup_FLASHIAP Group number for FLASHIAP status codes.
kStatusGroup_FLEXCOMM_I2C Group number for FLEXCOMM I2C status codes.
kStatusGroup_I2S Group number for I2S status codes.

kStatusGroup_IUART Group number for IUART status codes.
kStatusGroup_CSI Group number for CSI status codes.
kStatusGroup_SDRAMC Group number for SDRAMC status codes.
kStatusGroup_POWER Group number for POWER status codes.
kStatusGroup_ENET Group number for ENET status codes.
kStatusGroup_PHY Group number for PHY status codes.
kStatusGroup_TRGMUX Group number for TRGMUX status codes.
kStatusGroup_SMARTCARD Group number for SMARTCARD status codes.
kStatusGroup_LMEM Group number for LMEM status codes.
kStatusGroup_QSPI Group number for QSPI status codes.
kStatusGroup_DMA Group number for DMA status codes.
kStatusGroup_EDMA Group number for EDMA status codes.
kStatusGroup_DMAMGR Group number for DMAMGR status codes.
kStatusGroup_FLEXCAN Group number for FlexCAN status codes.
kStatusGroup_LTC Group number for LTC status codes.
kStatusGroup_FLEXIO_CAMERA Group number for FLEXIO CAMERA status codes.
kStatusGroup_LPC_SPI Group number for LPC_SPI status codes.
kStatusGroup_LPC_USART Group number for LPC_USART status codes.
kStatusGroup_DMIC Group number for DMIC status codes.
kStatusGroup_SDIF Group number for SDIF status codes.
kStatusGroup_SPIFI Group number for SPIFI status codes.
kStatusGroup_OTP Group number for OTP status codes.
kStatusGroup_MCAN Group number for MCAN status codes.
kStatusGroup_CAAM Group number for CAAM status codes.
kStatusGroup_ECSPI Group number for ECSPI status codes.
kStatusGroup_USDHC Group number for USDHC status codes.
kStatusGroup_ESAI Group number for ESAI status codes.
kStatusGroup_FLEXSPI Group number for FLEXSPI status codes.
kStatusGroup_MMDC Group number for MMDC status codes.
kStatusGroup_MICFIL Group number for MIC status codes.
kStatusGroup_SDMA Group number for SDMA status codes.
kStatusGroup_NOTIFIER Group number for NOTIFIER status codes.
kStatusGroup_DebugConsole Group number for debug console status codes.
kStatusGroup_ApplicationRangeStart Starting number for application groups.

8.4.2 enum _generic_status

8.4.3 enum power_mode_t

Enumerator

kPmActive CPU is executing.
kPmSleep CPU clock is gated.

Enumeration Type Documentation

kPmPowerDown0 Power is shut down except for always on domain, 32k clock and selected wakeup source.

kPmPowerDown1 Power is shut down except for always on domain and selected wakeup source.

8.4.4 enum SYSCON_RSTn_t

Defines the enumeration for peripheral reset control bits in PRESETCTRL/ASYNCPRESETCTRL registers

Enumerator

kFC0_RST_SHIFT_RSTn Flexcomm Interface 0 reset control
kFC1_RST_SHIFT_RSTn Flexcomm Interface 1 reset control
kFC2_RST_SHIFT_RSTn Flexcomm Interface 2 reset control
kFC3_RST_SHIFT_RSTn Flexcomm Interface 3 reset control
kTIM0_RST_SHIFT_RSTn CTimer0 reset control
kTIM1_RST_SHIFT_RSTn CTimer1 reset control
kTIM2_RST_SHIFT_RSTn CTimer2 reset control
kTIM3_RST_SHIFT_RSTn CTimer3 reset control
kSCT0_RST_SHIFT_RSTn SCTimer/PWM 0 (SCT0) reset control
kWDT_RST_SHIFT_RSTn WDT reset control
kUSB_RST_SHIFT_RSTn USB reset control
kGPIO_RST_SHIFT_RSTn GPIO reset control
kRTC_RST_SHIFT_RSTn RTC reset control
kADC_RST_SHIFT_RSTn ADC reset control
kDAC_RST_SHIFT_RSTn DAC reset control
kCS_RST_SHIFT_RSTn Capacitive Sense reset control
kFSP_RST_SHIFT_RSTn FSP reset control
kDMA_RST_SHIFT_RSTn (Do not execute reset as default)DMA reset control
kPINT_RST_SHIFT_RSTn (Do not execute reset as default)Pin interrupt (PINT) reset control
kMUX_RST_SHIFT_RSTn (Do not execute reset as default)Input mux reset control
kQDEC0_RST_SHIFT_RSTn QDEC0 reset control
kQDEC1_RST_SHIFT_RSTn QDEC1 reset control
kSPIFI_RST_SHIFT_RSTn SPIFI reset control
kCAL_RST_SHIFT_RSTn Calibration reset control
kCPU_RST_SHIFT_RSTn CPU reset control
kBLE_RST_SHIFT_RSTn BLE reset control
kFLASH_RST_SHIFT_RSTn Flash reset control
kDP_RST_SHIFT_RSTn Data path reset control
kREG_RST_SHIFT_RSTn Retention register reset control
kREBOOT_RST_SHIFT_RSTn Reboot reset control

8.4.5 enum reset_source_t

Enumerator

kRESET_SrcPowerOn Power on reset
kRESET_SrcBrownDown Brown down reset
kRESET_SrcExternalPin External pin reset
kRESET_SrcWatchDog Watch dog reset
kRESET_SrcLockUp Lock up reset
kRESET_SrcReboot Reboot reset
kRESET_SrcCpuSystem CPU system reset
kRESET_SrcWakeUp Wake up reset
kRESET_SrcCpuSoftware CPU software reset

8.5 Function Documentation

8.5.1 static status_t EnableIRQ (IRQn_Type *interrupt*) [inline], [static]

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

<i>interrupt</i>	The IRQ number.
------------------	-----------------

Return values

<i>kStatus_Success</i>	Interrupt enabled successfully
<i>kStatus_Fail</i>	Failed to enable the interrupt

8.5.2 static status_t DisableIRQ (IRQn_Type *interrupt*) [inline], [static]

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Function Documentation

Parameters

<i>interrupt</i>	The IRQ number.
------------------	-----------------

Return values

<i>kStatus_Success</i>	Interrupt disabled successfully
<i>kStatus_Fail</i>	Failed to disable the interrupt

8.5.3 static uint32_t DisableGlobalIRQ (void) [inline], [static]

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the [EnableGlobalIRQ\(\)](#).

Returns

Current primask value.

8.5.4 static void EnableGlobalIRQ (uint32_t primask) [inline], [static]

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convinience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the [EnableGlobalIRQ\(\)](#) and [DisableGlobalIRQ\(\)](#) in pair.

Parameters

<i>primask</i>	value of primask register to be restored. The primask value is supposed to be provided by the DisableGlobalIRQ() .
----------------	--

8.5.5 uint32_t InstallIRQHandler (IRQn_Type irq, uint32_t irqHandler)

Parameters

<i>irq</i>	IRQ number
------------	------------

<i>irqHandler</i>	IRQ handler address
-------------------	---------------------

Returns

The old IRQ handler address

8.5.6 void EnableDeepSleepIRQ (IRQn_Type *interrupt*)

Enable the interrupt for wake-up from deep sleep mode. Some interrupts are typically used in sleep mode only and will not occur during deep-sleep mode because relevant clocks are stopped. However, it is possible to enable those clocks (significantly increasing power consumption in the reduced power mode), making these wake-ups possible.

Note

This function also enables the interrupt in the NVIC ([EnableIRQ\(\)](#) is called internally).

Parameters

<i>interrupt</i>	The IRQ number.
------------------	-----------------

8.5.7 void DisableDeepSleepIRQ (IRQn_Type *interrupt*)

Disable the interrupt for wake-up from deep sleep mode. Some interrupts are typically used in sleep mode only and will not occur during deep-sleep mode because relevant clocks are stopped. However, it is possible to enable those clocks (significantly increasing power consumption in the reduced power mode), making these wake-ups possible.

Note

This function also disables the interrupt in the NVIC ([DisableIRQ\(\)](#) is called internally).

Parameters

<i>interrupt</i>	The IRQ number.
------------------	-----------------

8.5.8 void POWER_WritePmuCtrl1 (SYSCON_Type * *base*, uint32_t *mask*, uint32_t *value*)

Refer to Errata PMU.1.

8.5.9 void POWER_EnablePD (pd_bit_t *en*)

Note that enabling the bit powers down the peripheral

Parameters

<i>en</i>	any value defined by enum
-----------	---------------------------

8.5.10 void POWER_DisablePD (pd_bit_t *en*)

Note that disabling the bit powers up the peripheral

Parameters

<i>en</i>	any value defined by enum
-----------	---------------------------

8.5.11 void POWER_EnableDCDC (bool *flag*)

Parameters

<i>flag</i>	true to enable the DC-DC, false to disable.
-------------	---

8.5.12 void POWER_EnableADC (bool *flag*)

Parameters

<i>flag</i>	true to enable the ADC power, false to disable.
-------------	---

8.5.13 void POWER_LatchIO (void)

During power down, GPIO registers at GPIOA_BASE and GPIOB_BASE will get lost, and GPIO controller loses control of the pads. This result in unceratin level on pads during power down. Use this function to capture the current GPIO output status and level to always-on registers, SYSCON->PIO_CAP_OUT0/1 and SYSCON->PIO_CAP_OE0/1, and hand over control of pads to these always-on registers.

8.5.14 void POWER_RestoreIO (void)

Should be called in pair with [POWER_LatchIO\(\)](#).

Function Documentation

8.5.15 void POWER_EnableSwdWakeup (void)

By using this, the chip can be waked up by swd debugger from power down.

8.5.16 void POWER_PreEnterLowPower (void)

This function should be called before entering low power modes.

8.5.17 void POWER_PostExitLowPower (void)

This function should be called after wake up from low power modes. It is used with [POWER_PreEnterLowPower](#).

8.5.18 void POWER_EnterPowerDown (uint32_t *exclude_from_pd*)

If 32k clock source is on before calling this, the chip will go to power down 0. If 32k clock source is turned off before this, the chip will go to power down 1.

Parameters

<i>exclude_from_pd</i>	when entering power down, leave the modules indicated by <i>exclude_from_pd</i> on.
------------------------	---

8.5.19 static void RESET_SetPeripheralReset (reset_ip_name_t *peripheral*) [inline], [static]

Asserts reset signal to specified peripheral module.

Parameters

<i>peripheral</i>	Assert reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.
-------------------	--

Note

The peripheral will be in reset state until function `RESET_ClearPeripheralReset(...)` called.

8.5.20 static void RESET_ClearPeripheralReset (reset_ip_name_t *peripheral*)
[inline], [static]

Clears reset signal to specified peripheral module, allows it to operate.

Function Documentation

Parameters

<i>peripheral</i>	Clear reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.
-------------------	---

8.5.21 static void RESET_PeripheralReset (reset_ip_name_t *peripheral*) [inline], [static]

Reset peripheral module.

Parameters

<i>peripheral</i>	Peripheral to reset. The enum argument contains encoding of reset register and reset bit position in the reset register.
-------------------	--

8.5.22 reset_source_t RESET_GetResetSource (void)

Returns

Reset source [reset_source_t](#)

Chapter 9

CRC: Cyclic Redundancy Check Driver

9.1 Overview

MCUXpresso SDK provides the Peripheral driver for the Cyclic Redundancy Check (CRC) module of MCUXpresso SDK devices.

The cyclic redundancy check (CRC) module generates 16/32-bit CRC code for error detection. The CRC module provides three variants of polynomials, a programmable seed and other parameters required to implement a 16-bit or 32-bit CRC standard.

9.2 CRC Driver Initialization and Configuration

[CRC_Init\(\)](#) function enables the clock for the CRC module in the LPC SYSCON block and fully (re-)configures the CRC module according to configuration structure. It also starts checksum computation by writing the seed.

The seed member of the configuration structure is the initial checksum for which new data can be added to. When starting new checksum computation, the seed shall be set to the initial checksum per the CRC protocol specification. For continued checksum operation, the seed shall be set to the intermediate checksum value as obtained from previous calls to [CRC_GetConfig\(\)](#) function. After [CRC_Init\(\)](#), one or multiple [CRC_WriteData\(\)](#) calls follow to update checksum with data, then [CRC_Get16bitResult\(\)](#) or [CRC_Get32bitResult\(\)](#) follows to read the result. [CRC_Init\(\)](#) can be called as many times as required, thus, allows for runtime changes of CRC protocol.

[CRC_GetDefaultConfig\(\)](#) function can be used to set the module configuration structure with parameters for CRC-16/CCITT-FALSE protocol.

[CRC_Deinit\(\)](#) function disables clock to the CRC module.

[CRC_Reset\(\)](#) performs hardware reset of the CRC module.

9.3 CRC Write Data

The [CRC_WriteData\(\)](#) function is used to add data to actual CRC. Internally it tries to use 32-bit reads and writes for all aligned data in the user buffer and it uses 8-bit reads and writes for all unaligned data in the user buffer. This function can update CRC with user supplied data chunks of arbitrary size, so one can update CRC byte by byte or with all bytes at once. Prior call of CRC configuration function [CRC_Init\(\)](#) fully specifies the CRC module configuration for [CRC_WriteData\(\)](#) call.

9.4 CRC Get Checksum

The [CRC_Get16bitResult\(\)](#) or [CRC_Get32bitResult\(\)](#) function is used to read the CRC module checksum register. The bit reverse and 1's complement operations are already applied to the result if previously configured. Use [CRC_GetConfig\(\)](#) function to get the actual checksum without bit reverse and 1's complement applied so it can be used as seed when resuming calculation later.

CRC Driver Examples

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / [CRC_Get16bitResult\(\)](#) to get final checksum.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / ... / [CRC_WriteData\(\)](#) / [CRC_Get16bitResult\(\)](#) to get final checksum.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / [CRC_GetConfig\(\)](#) to get intermediate checksum to be used as seed value in future.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / ... / [CRC_WriteData\(\)](#) / [CRC_GetConfig\(\)](#) to get intermediate checksum.

9.5 Comments about API usage in RTOS

If multiple RTOS tasks share the CRC module to compute checksums with different data and/or protocols, the following needs to be implemented by the user:

The triplets

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / [CRC_Get16bitResult\(\)](#) or [CRC_Get32bitResult\(\)](#) or [CRC_GetConfig\(\)](#)

shall be protected by RTOS mutex to protect CRC module against concurrent accesses from different tasks. Example:

```
CRC_Module_RTOS_Mutex_Lock;  
CRC_Init();  
CRC_WriteData();  
CRC_Get16bitResult();  
CRC_Module_RTOS_Mutex_Unlock;
```

Alternatively, the context switch handler could read original configuration and restore it when switching back to original task/thread:

```
CRC_GetConfig(base, &originalConfig);  
/* ... other task using CRC engine... */  
CRC_Init(base, &originalConfig);
```

9.6 Comments about API usage in interrupt handler

All APIs can be used from interrupt handler although execution time shall be considered (interrupt latency of equal and lower priority interrupts increases). Protection against concurrent accesses from different interrupt handlers and/or tasks shall be assured by the user.

9.7 CRC Driver Examples

9.7.1 Simple examples

Simple example with default CRC-16/CCITT-FALSE protocol

```
crc_config_t config;  
CRC_Type *base;  
uint8_t data[] = {0x00, 0x01, 0x02, 0x03, 0x04};  
uint16_t checksum;  
  
base = CRC0;  
CRC_GetDefaultConfig(base, &config); /* default gives CRC-16/CCITT-FALSE */  
CRC_Init(base, &config);  
CRC_WriteData(base, data, sizeof(data));  
checksum = CRC_Get16bitResult(base);  
CRC_Deinit(base);
```

Simple example with CRC-32 protocol configuration

```

crc_config_t config;
uint32_t checksum;

config.polynomial = kCRC_Polynomial_CRC_32;
config.reverseIn = true;
config.complementIn = false;
config.reverseOut = true;
config.complementOut = true;
config.seed = 0xFFFFFFFFu;

CRC_Init(base, &config);
/* example: update by 1 byte at time */
while (dataSize)
{
    uint8_t c = GetCharacter();
    CRC_WriteData(base, &c, 1);
    dataSize--;
}
checksum = CRC_Get32bitResult(base);
CRC_Deinit(base);

```

9.7.2 Advanced examples

Per-partes data updates with context switch between. Assuming we have 3 tasks/threads, each using CRC module to compute checksums of different protocol, with context switches.

Firstly, we prepare 3 CRC configurations for 3 different protocols: CRC-16 (ARC), CRC-16/CCITT-FALSE and CRC-32. Table below lists the individual protocol specifications. See also: <http://reveng.sourceforge.net/crc-catalogue/>

	CRC-16/CCITT-FALSE	CRC-16	CRC-32
Width	16 bits	16 bits	32 bits
Polynomial	0x1021	0x8005	0x04C11DB7
Initial seed	0xFFFF	0x0000	0xFFFFFFFF
Complement check-sum	No	No	Yes
Reflect In	No	Yes	Yes
Reflect Out	No	Yes	Yes

Corresponding functions to get configurations:

```

void GetConfigCrc16Ccitt(CRC_Type *base, crc_config_t *config)
{
    config->polynomial = kCRC_Polynomial_CRC_CCITT;
    config->reverseIn = false;
    config->complementIn = false;
    config->reverseOut = false;
    config->complementOut = false;
    config->seed = 0xFFFFU;
}

```

CRC Driver Examples

```
void GetConfigCrc16(CRC_Type *base, crc_config_t *config)
{
    config->polynomial = kCRC_Polynomial_CRC_16;
    config->reverseIn = true;
    config->complementIn = false;
    config->reverseOut = true;
    config->complementOut = false;
    config->seed = 0x0U;
}

void GetConfigCrc32(CRC_Type *base, crc_config_t *config)
{
    config->polynomial = kCRC_Polynomial_CRC_32;
    config->reverseIn = true;
    config->complementIn = false;
    config->reverseOut = true;
    config->complementOut = true;
    config->seed = 0xFFFFFFFFU;
}
```

The following context switches show possible API usage:

```
uint16_t checksumCrc16;
uint32_t checksumCrc32;
uint16_t checksumCrc16Ccitt;

crc_config_t configCrc16;
crc_config_t configCrc32;
crc_config_t configCrc16Ccitt;

GetConfigCrc16(base, &configCrc16);
GetConfigCrc32(base, &configCrc32);
GetConfigCrc16Ccitt(base, &configCrc16Ccitt);

/* Task A bytes[0-3] */
CRC_Init(base, &configCrc16);
CRC_WriteData(base, &data[0], 4);
CRC_GetConfig(base, &configCrc16);

/* Task B bytes[0-3] */
CRC_Init(base, &configCrc16Ccitt);
CRC_WriteData(base, &data[0], 4);
CRC_GetConfig(base, &configCrc16Ccitt);

/* Task C 4 bytes[0-3] */
CRC_Init(base, &configCrc32);
CRC_WriteData(base, &data[0], 4);
CRC_GetConfig(base, &configCrc32);

/* Task B add final 5 bytes[4-8] */
CRC_Init(base, &configCrc16Ccitt);
CRC_WriteData(base, &data[4], 5);
checksumCrc16Ccitt = CRC_Get16bitResult(base);

/* Task C 3 bytes[4-6] */
CRC_Init(base, &configCrc32);
CRC_WriteData(base, &data[4], 3);
CRC_GetConfig(base, &configCrc32);

/* Task A 3 bytes[4-6] */
CRC_Init(base, &configCrc16);
CRC_WriteData(base, &data[4], 3);
CRC_GetConfig(base, &configCrc16);

/* Task C add final 2 bytes[7-8] */
```

```

CRC_Init(base, &configCrc32);
CRC_WriteData(base, &data[7], 2);
checksumCrc32 = CRC_Get32bitResult(base);

/* Task A add final 2 bytes[7-8] */
CRC_Init(base, &configCrc16);
CRC_WriteData(base, &data[7], 2);
checksumCrc16 = CRC_Get16bitResult(base);

```

Files

- file [fsl_crc.h](#)

Data Structures

- struct [crc_config_t](#)
CRC protocol configuration. [More...](#)

Macros

- #define [CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT](#) 1
Default configuration structure filled by [CRC_GetDefaultConfig\(\)](#).

Enumerations

- enum [crc_polynomial_t](#) {
 [kCRC_Polynomial_CRC_CCITT](#) = 0U,
 [kCRC_Polynomial_CRC_16](#) = 1U,
 [kCRC_Polynomial_CRC_32](#) = 2U }
CRC polynomials to use.

Functions

- void [CRC_Init](#) (CRC_Type *base, const [crc_config_t](#) *config)
Enables and configures the CRC peripheral module.
- static void [CRC_Deinit](#) (CRC_Type *base)
Disables the CRC peripheral module.
- void [CRC_Reset](#) (CRC_Type *base)
resets CRC peripheral module.
- void [CRC_GetDefaultConfig](#) ([crc_config_t](#) *config)
Loads default values to CRC protocol configuration structure.
- void [CRC_GetConfig](#) (CRC_Type *base, [crc_config_t](#) *config)
Loads actual values configured in CRC peripheral to CRC protocol configuration structure.
- void [CRC_WriteData](#) (CRC_Type *base, const uint8_t *data, size_t dataSize)
Writes data to the CRC module.
- static uint32_t [CRC_Get32bitResult](#) (CRC_Type *base)
Reads 32-bit checksum from the CRC module.
- static uint16_t [CRC_Get16bitResult](#) (CRC_Type *base)
Reads 16-bit checksum from the CRC module.

Macro Definition Documentation

Driver version

- `#define FSL_CRC_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))`
CRC driver version.

9.8 Data Structure Documentation

9.8.1 struct crc_config_t

This structure holds the configuration for the CRC protocol.

Data Fields

- `crc_polynomial_t polynomial`
CRC polynomial.
- `bool reverseIn`
Reverse bits on input.
- `bool complementIn`
Perform 1's complement on input.
- `bool reverseOut`
Reverse bits on output.
- `bool complementOut`
Perform 1's complement on output.
- `uint32_t seed`
Starting checksum value.

9.8.1.0.0.3 Field Documentation

9.8.1.0.0.3.1 `crc_polynomial_t crc_config_t::polynomial`

9.8.1.0.0.3.2 `bool crc_config_t::reverseIn`

9.8.1.0.0.3.3 `bool crc_config_t::complementIn`

9.8.1.0.0.3.4 `bool crc_config_t::reverseOut`

9.8.1.0.0.3.5 `bool crc_config_t::complementOut`

9.8.1.0.0.3.6 `uint32_t crc_config_t::seed`

9.9 Macro Definition Documentation

9.9.1 `#define FSL_CRC_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))`

Version 2.0.1.

Current version: 2.0.1

Change log:

- Version 2.0.0

- initial version
- Version 2.0.1
 - add explicit type cast when writing to WR_DATA

9.9.2 #define CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT 1

Uses CRC-16/CCITT-FALSE as default.

9.10 Enumeration Type Documentation

9.10.1 enum crc_polynomial_t

Enumerator

kCRC_Polynomial_CRC_CCITT $x^{16}+x^{12}+x^5+1$

kCRC_Polynomial_CRC_16 $x^{16}+x^{15}+x^2+1$

kCRC_Polynomial_CRC_32 $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1$

9.11 Function Documentation

9.11.1 void CRC_Init (CRC_Type * *base*, const crc_config_t * *config*)

This functions enables the CRC peripheral clock in the LPC SYSCON block. It also configures the CRC engine and starts checksum computation by writing the seed.

Parameters

<i>base</i>	CRC peripheral address.
<i>config</i>	CRC module configuration structure.

9.11.2 static void CRC_Deinit (CRC_Type * *base*) [inline], [static]

This functions disables the CRC peripheral clock in the LPC SYSCON block.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

9.11.3 void CRC_Reset (CRC_Type * *base*)

Function Documentation

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

9.11.4 void CRC_GetDefaultConfig (crc_config_t * *config*)

Loads default values to CRC protocol configuration structure. The default values are:

```
* config->polynomial = kCRC_Polynomial_CRC_CCITT;
* config->reverseIn = false;
* config->complementIn = false;
* config->reverseOut = false;
* config->complementOut = false;
* config->seed = 0xFFFFU;
*
```

Parameters

<i>config</i>	CRC protocol configuration structure
---------------	--------------------------------------

9.11.5 void CRC_GetConfig (CRC_Type * *base*, crc_config_t * *config*)

The values, including seed, can be used to resume CRC calculation later.

Parameters

<i>base</i>	CRC peripheral address.
<i>config</i>	CRC protocol configuration structure

9.11.6 void CRC_WriteData (CRC_Type * *base*, const uint8_t * *data*, size_t *dataSize*)

Writes input data buffer bytes to CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

<i>data</i>	Input data stream, MSByte in data[0].
<i>dataSize</i>	Size of the input data buffer in bytes.

9.11.7 **static uint32_t CRC_Get32bitResult (CRC_Type * *base*) [inline], [static]**

Reads CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

Returns

final 32-bit checksum, after configured bit reverse and complement operations.

9.11.8 **static uint16_t CRC_Get16bitResult (CRC_Type * *base*) [inline], [static]**

Reads CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

Returns

final 16-bit checksum, after configured bit reverse and complement operations.

Chapter 10

CTIMER: Standard counter/timers

10.1 Overview

The MCUXpresso SDK provides a driver for the ctimer module of MCUXpresso SDK devices.

10.2 Function groups

The ctimer driver supports the generation of PWM signals, input capture and setting up the timer match conditions.

10.2.1 Initialization and deinitialization

The function [CTIMER_Init\(\)](#) initializes the ctimer with specified configurations. The function [CTIMER_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the counter/timer mode and input selection when running in counter mode.

The function [CTIMER_Deinit\(\)](#) stops the timer and turns off the module clock.

10.2.2 PWM Operations

The function [CTIMER_SetupPwm\(\)](#) sets up channels for PWM output. Each channel has its own duty cycle, however the same PWM period is applied to all channels requesting the PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 0 and 100 0=inactive signal(0% duty cycle) and 100=always active signal (100% duty cycle).

The function [CTIMER_UpdatePwmDutycycle\(\)](#) updates the PWM signal duty cycle of a particular channel.

10.2.3 Match Operation

The function [CTIMER_SetupMatch\(\)](#) sets up channels for match operation. Each channel is configured with a match value, if the counter should stop on match, if counter should reset on match and output pin action. The output signal can be cleared, set or toggled on match.

10.2.4 Input capture operations

The function [CTIMER_SetupCapture\(\)](#) sets up an channel for input capture. The user can specify the capture edge and if a interrupt should be generated when processing the input signal.

Typical use case

10.3 Typical use case

10.3.1 Match example

Set up a match channel to toggle output when a match occurs.

```
int main(void)
{
    ctimer_config_t config;
    ctimer_match_config_t matchConfig;

    /* Init hardware*/
    BOARD_InitHardware();

    PRINTF("CTimer match example to toggle the output on a match\r\n");

    CTIMER_GetDefaultConfig(&config);

    CTIMER_Init(CTIMER, &config);

    matchConfig.enableCounterReset = true;
    matchConfig.enableCounterStop = false;
    matchConfig.matchValue = CLOCK_GetFreq(kCLOCK_BusClk) / 2;
    matchConfig.outControl = kCTIMER_Output_Toggle;
    matchConfig.outPinInitState = true;
    matchConfig.enableInterrupt = false;
    matchConfig.cb_func = NULL;
    CTIMER_SetupMatch(CTIMER, CTIMER_MAT_OUT, &matchConfig);
    CTIMER_StartTimer(CTIMER);

    while (1)
    {
    }
}
```

10.3.2 PWM output example

Set up a channel for PWM output.

```
int main(void)
{
    ctimer_config_t config;
    uint32_t srcClock_Hz;

    /* Init hardware*/
    BOARD_InitHardware();

    /* CTimer0 counter uses the AHB clock, some CTimer1 modules use the Aysnc clock */
    srcClock_Hz = CLOCK_GetFreq(kCLOCK_BusClk);

    PRINTF("CTimer example to generate a PWM signal\r\n");

    CTIMER_GetDefaultConfig(&config);

    CTIMER_Init(CTIMER, &config);
    CTIMER_SetupPwm(CTIMER, CTIMER_MAT_OUT, 20, 20000, srcClock_Hz, NULL);
    CTIMER_StartTimer(CTIMER);

    while (1)
    {
    }
}
```

Files

- file [fsl_ctimer.h](#)

Data Structures

- struct [ctimer_match_config_t](#)
Match configuration. [More...](#)
- struct [ctimer_config_t](#)
Timer configuration structure. [More...](#)

Enumerations

- enum [ctimer_capture_channel_t](#) {
 [kCTIMER_Capture_0](#) = 0U,
 [kCTIMER_Capture_1](#),
 [kCTIMER_Capture_2](#) }
List of Timer capture channels.
- enum [ctimer_capture_edge_t](#) {
 [kCTIMER_Capture_RiseEdge](#) = 1U,
 [kCTIMER_Capture_FallEdge](#) = 2U,
 [kCTIMER_Capture_BothEdge](#) = 3U }
List of capture edge options.
- enum [ctimer_match_t](#) {
 [kCTIMER_Match_0](#) = 0U,
 [kCTIMER_Match_1](#),
 [kCTIMER_Match_2](#),
 [kCTIMER_Match_3](#) }
List of Timer match registers.
- enum [ctimer_match_output_control_t](#) {
 [kCTIMER_Output_NoAction](#) = 0U,
 [kCTIMER_Output_Clear](#),
 [kCTIMER_Output_Set](#),
 [kCTIMER_Output_Toggle](#) }
List of output control options.
- enum [ctimer_timer_mode_t](#)
List of Timer modes.
- enum [ctimer_interrupt_enable_t](#) {
 [kCTIMER_Match0InterruptEnable](#) = CTIMER_MCR_MR0I_MASK,
 [kCTIMER_Match1InterruptEnable](#) = CTIMER_MCR_MR1I_MASK,
 [kCTIMER_Match2InterruptEnable](#) = CTIMER_MCR_MR2I_MASK,
 [kCTIMER_Match3InterruptEnable](#) = CTIMER_MCR_MR3I_MASK,
 [kCTIMER_Capture0InterruptEnable](#) = CTIMER_CCR_CAP0I_MASK,
 [kCTIMER_Capture1InterruptEnable](#) = CTIMER_CCR_CAP1I_MASK,
 [kCTIMER_Capture2InterruptEnable](#) = CTIMER_CCR_CAP2I_MASK }
List of Timer interrupts.
- enum [ctimer_status_flags_t](#) {

Typical use case

```
kCTIMER_Match0Flag = CTIMER_IR_MR0INT_MASK,  
kCTIMER_Match1Flag = CTIMER_IR_MR1INT_MASK,  
kCTIMER_Match2Flag = CTIMER_IR_MR2INT_MASK,  
kCTIMER_Match3Flag = CTIMER_IR_MR3INT_MASK,  
kCTIMER_Capture0Flag = CTIMER_IR_CR0INT_MASK,  
kCTIMER_Capture1Flag = CTIMER_IR_CR1INT_MASK,  
kCTIMER_Capture2Flag = CTIMER_IR_CR2INT_MASK }
```

List of Timer flags.

- enum `ctimer_callback_type_t` {
 `kCTIMER_SingleCallback`,
 `kCTIMER_MultipleCallback` }

Callback type when registering for a callback.

Functions

- void `CTIMER_SetupMatch` (CTIMER_Type *base, `ctimer_match_t` matchChannel, const `ctimer_match_config_t` *config)
Setup the match register.
- void `CTIMER_SetupCapture` (CTIMER_Type *base, `ctimer_capture_channel_t` capture, `ctimer_capture_edge_t` edge, bool enableInt)
Setup the capture.
- void `CTIMER_RegisterCallBack` (CTIMER_Type *base, `ctimer_callback_t` *cb_func, `ctimer_callback_type_t` cb_type)
Register callback.
- static void `CTIMER_Reset` (CTIMER_Type *base)
Reset the counter.

Driver version

- #define `FSL_CTIMER_DRIVER_VERSION` (MAKE_VERSION(2, 0, 0))
Version 2.0.0.

Initialization and deinitialization

- void `CTIMER_Init` (CTIMER_Type *base, const `ctimer_config_t` *config)
Un-gates the clock and configures the peripheral for basic operation.
- void `CTIMER_Deinit` (CTIMER_Type *base)
Gates the timer clock.
- void `CTIMER_GetDefaultConfig` (`ctimer_config_t` *config)
Fills in the timers configuration structure with the default settings.

PWM setup operations

- `status_t` `CTIMER_SetupPwm` (CTIMER_Type *base, `ctimer_match_t` matchChannel, uint8_t dutyCyclePercent, uint32_t pwmFreq_Hz, uint32_t srcClock_Hz, bool enableInt)
Configures the PWM signal parameters.
- void `CTIMER_UpdatePwmDutycycle` (CTIMER_Type *base, `ctimer_match_t` matchChannel, uint8_t dutyCyclePercent)
Updates the duty cycle of an active PWM signal.

Interrupt Interface

- static void [CTIMER_EnableInterrupts](#) (CTIMER_Type *base, uint32_t mask)
Enables the selected Timer interrupts.
- static void [CTIMER_DisableInterrupts](#) (CTIMER_Type *base, uint32_t mask)
Disables the selected Timer interrupts.
- static uint32_t [CTIMER_GetEnabledInterrupts](#) (CTIMER_Type *base)
Gets the enabled Timer interrupts.

Status Interface

- static uint32_t [CTIMER_GetStatusFlags](#) (CTIMER_Type *base)
Gets the Timer status flags.
- static void [CTIMER_ClearStatusFlags](#) (CTIMER_Type *base, uint32_t mask)
Clears the Timer status flags.

Counter Start and Stop

- static void [CTIMER_StartTimer](#) (CTIMER_Type *base)
Starts the Timer counter.
- static void [CTIMER_StopTimer](#) (CTIMER_Type *base)
Stops the Timer counter.

10.4 Data Structure Documentation

10.4.1 struct ctimer_match_config_t

This structure holds the configuration settings for each match register.

Data Fields

- uint32_t [matchValue](#)
This is stored in the match register.
- bool [enableCounterReset](#)
true: Match will reset the counter false: Match will not reset the counter
- bool [enableCounterStop](#)
true: Match will stop the counter false: Match will not stop the counter
- [ctimer_match_output_control_t](#) [outControl](#)
Action to be taken on a match on the EM bit/output.
- bool [outPinInitState](#)
Initial value of the EM bit/output.
- bool [enableInterrupt](#)
true: Generate interrupt upon match false: Do not generate interrupt on match

10.4.2 struct ctimer_config_t

This structure holds the configuration settings for the Timer peripheral. To initialize this structure to reasonable defaults, call the [CTIMER_GetDefaultConfig\(\)](#) function and pass a pointer to the configuration

Enumeration Type Documentation

structure instance.

The configuration structure can be made constant so as to reside in flash.

Data Fields

- [ctimer_timer_mode_t mode](#)
Timer mode.
- [ctimer_capture_channel_t input](#)
Input channel to increment the timer, used only in timer modes that rely on this input signal to increment TC.
- [uint32_t prescale](#)
Prescale value.

10.5 Enumeration Type Documentation

10.5.1 enum ctimer_capture_channel_t

Enumerator

kCTIMER_Capture_0 Timer capture channel 0.
kCTIMER_Capture_1 Timer capture channel 1.
kCTIMER_Capture_2 Timer capture channel 2.

10.5.2 enum ctimer_capture_edge_t

Enumerator

kCTIMER_Capture_RiseEdge Capture on rising edge.
kCTIMER_Capture_FallEdge Capture on falling edge.
kCTIMER_Capture_BothEdge Capture on rising and falling edge.

10.5.3 enum ctimer_match_t

Enumerator

kCTIMER_Match_0 Timer match register 0.
kCTIMER_Match_1 Timer match register 1.
kCTIMER_Match_2 Timer match register 2.
kCTIMER_Match_3 Timer match register 3.

10.5.4 enum ctimer_match_output_control_t

Enumerator

kCTIMER_Output_NoAction No action is taken.
kCTIMER_Output_Clear Clear the EM bit/output to 0.
kCTIMER_Output_Set Set the EM bit/output to 1.
kCTIMER_Output_Toggle Toggle the EM bit/output.

10.5.5 enum ctimer_interrupt_enable_t

Enumerator

kCTIMER_Match0InterruptEnable Match 0 interrupt.
kCTIMER_Match1InterruptEnable Match 1 interrupt.
kCTIMER_Match2InterruptEnable Match 2 interrupt.
kCTIMER_Match3InterruptEnable Match 3 interrupt.
kCTIMER_Capture0InterruptEnable Capture 0 interrupt.
kCTIMER_Capture1InterruptEnable Capture 1 interrupt.
kCTIMER_Capture2InterruptEnable Capture 2 interrupt.

10.5.6 enum ctimer_status_flags_t

Enumerator

kCTIMER_Match0Flag Match 0 interrupt flag.
kCTIMER_Match1Flag Match 1 interrupt flag.
kCTIMER_Match2Flag Match 2 interrupt flag.
kCTIMER_Match3Flag Match 3 interrupt flag.
kCTIMER_Capture0Flag Capture 0 interrupt flag.
kCTIMER_Capture1Flag Capture 1 interrupt flag.
kCTIMER_Capture2Flag Capture 2 interrupt flag.

10.5.7 enum ctimer_callback_type_t

When registering a callback an array of function pointers is passed the size could be 1 or 8, the callback type will tell that.

Enumerator

kCTIMER_SingleCallback Single Callback type where there is only one callback for the timer.
 based on the status flags different channels needs to be handled differently

Function Documentation

kCTIMER_MultipleCallback Multiple Callback type where there can be 8 valid callbacks, one per channel. for both match/capture

10.6 Function Documentation

10.6.1 void CTIMER_Init (CTIMER_Type * *base*, const ctimer_config_t * *config*)

Note

This API should be called at the beginning of the application before using the driver.

Parameters

<i>base</i>	Ctimer peripheral base address
<i>config</i>	Pointer to the user configuration structure.

10.6.2 void CTIMER_Deinit (CTIMER_Type * *base*)

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

10.6.3 void CTIMER_GetDefaultConfig (ctimer_config_t * *config*)

The default values are:

```
* config->mode = kCTIMER_TimerMode;
* config->input = kCTIMER_Capture_0;
* config->prescale = 0;
*
```

Parameters

<i>config</i>	Pointer to the user configuration structure.
---------------	--

10.6.4 status_t CTIMER_SetupPwm (CTIMER_Type * *base*, ctimer_match_t *matchChannel*, uint8_t *dutyCyclePercent*, uint32_t *pwmFreq_Hz*, uint32_t *srcClock_Hz*, bool *enableInt*)

Enables PWM mode on the match channel passed in and will then setup the match value and other match parameters to generate a PWM signal. This function will assign match channel 3 to set the PWM cycle.

Note

When setting PWM output from multiple output pins, all should use the same PWM frequency

Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match pin to be used to output the PWM signal
<i>dutyCycle-Percent</i>	PWM pulse width; the value should be between 0 to 100
<i>pwmFreq_Hz</i>	PWM signal frequency in Hz
<i>srcClock_Hz</i>	Timer counter clock in Hz
<i>enableInt</i>	Enable interrupt when the timer value reaches the match value of the PWM pulse, if it is 0 then no interrupt is generated

Returns

kStatus_Success on success kStatus_Fail If matchChannel passed in is 3; this channel is reserved to set the PWM cycle

10.6.5 void CTIMER_UpdatePwmDutycycle (CTIMER_Type * *base*, ctimer_match_t *matchChannel*, uint8_t *dutyCyclePercent*)

Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match pin to be used to output the PWM signal
<i>dutyCycle-Percent</i>	New PWM pulse width; the value should be between 0 to 100

10.6.6 void CTIMER_SetupMatch (CTIMER_Type * *base*, ctimer_match_t *matchChannel*, const ctimer_match_config_t * *config*)

User configuration is used to setup the match value and action to be taken when a match occurs.

Function Documentation

Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match register to configure
<i>config</i>	Pointer to the match configuration structure

10.6.7 void CTIMER_SetupCapture (CTIMER_Type * *base*, ctimer_capture_channel_t *capture*, ctimer_capture_edge_t *edge*, bool *enableInt*)

Parameters

<i>base</i>	Ctimer peripheral base address
<i>capture</i>	Capture channel to configure
<i>edge</i>	Edge on the channel that will trigger a capture
<i>enableInt</i>	Flag to enable channel interrupts, if enabled then the registered call back is called upon capture

10.6.8 void CTIMER_RegisterCallBack (CTIMER_Type * *base*, ctimer_callback_t * *cb_func*, ctimer_callback_type_t *cb_type*)

Parameters

<i>base</i>	Ctimer peripheral base address
<i>cb_func</i>	callback function
<i>cb_type</i>	callback function type, singular or multiple

10.6.9 static void CTIMER_EnableInterrupts (CTIMER_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	Ctimer peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration ctimer-_interrupt_enable_t

10.6.10 static void CTIMER_DisableInterrupts (CTIMER_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	Ctimer peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration ctimer-_interrupt_enable_t

10.6.11 static uint32_t CTIMER_GetEnabledInterrupts (CTIMER_Type * *base*) [inline], [static]

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [ctimer_interrupt_enable_t](#)

10.6.12 static uint32_t CTIMER_GetStatusFlags (CTIMER_Type * *base*) [inline], [static]

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

Returns

The status flags. This is the logical OR of members of the enumeration [ctimer_status_flags_t](#)

10.6.13 `static void CTIMER_ClearStatusFlags ( CTIMER_Type * base, uint32_t mask ) [inline], [static]`

Parameters

<i>base</i>	Ctimer peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration ctimer-_status_flags_t

10.6.14 static void CTIMER_StartTimer (CTIMER_Type * *base*) [inline], [static]

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

10.6.15 static void CTIMER_StopTimer (CTIMER_Type * *base*) [inline], [static]

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

10.6.16 static void CTIMER_Reset (CTIMER_Type * *base*) [inline], [static]

The timer counter and prescale counter are reset on the next positive edge of the APB clock.

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

Chapter 11

DAC: Digital-to-Analog Converter Driver

11.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Digital-to-Analog Converter (DAC) module of MCUXpresso SDK devices.

11.2 Typical use case

Example use of DAC API.

```
int main(void)
{
    dac_config_t config;
    BOARD_InitHardware();

    POWER_DisablePD(kPDRUNCFG_PD_DAC);

    PRINTF("\r\nDAC example.\r\n");
    /*Sin wave test*/
    if (DAC_SIN_WAVE_TEST)
    {
        DAC_GetDefaultConfig(&config);
        config.sin_cfg.amp = 0xffff;
        config.sin_cfg.dc_offset = 1;
        config.sin_cfg.freq = 0xffff;
        config.sin_cfg.en = kDAC_SinWaveEnable;
        config.sign_inv = 1;
        config.output = kDAC_BufferOutAlignLeft;
        config.trg_cfg.mode = kDAC_TriggerModeContinueMode;
        DAC_Init(DEMO_DAC_BASE, &config);

        DAC_Enable(DEMO_DAC_BASE, true);
    }

    /*Basic test*/
    if (DAC_BASIC_TEST)
    {
        uint32_t i = 0;
        uint32_t j = 0;
        DAC_GetDefaultConfig(&config);
        config.trg_cfg.src = kDAC_TriggerSelectSoftware;
        config.trg_cfg.mode = kDAC_TriggerModeSingleMode;
        config.trg_cfg.edge = kDAC_TriggerEdgeSelectBothEdge;
        DAC_Init(DEMO_DAC_BASE, &config);
        DAC_Enable(DEMO_DAC_BASE, true);
        for (j = 0; j < 4; j++)
        {
            for (i = 0; i < 256; i++)
            {
                DAC_SetData(DEMO_DAC_BASE, i);

                DAC_DoSoftwareTrigger(DEMO_DAC_BASE);
                while (DAC_GetStatusFlags(DEMO_DAC_BASE) &
DAC_INT_STAT_BUF_FUL_INT_STAT_MASK)
                    ;
            }
        }
    }
}
```

Typical use case

```
    }  
    }  
    while (1)  
    ;  
}
```

Files

- file [fsl_dac.h](#)

Data Structures

- struct [dac_analog_config_t](#)
DAC analog configuration structure definition. [More...](#)
- struct [dac_sinwave_config_t](#)
DAC sin wave configuration structure definition. [More...](#)
- struct [dac_modulator_config_t](#)
DAC Modulator configuration structure definition. [More...](#)
- struct [dac_trigger_config_t](#)
DAC trigger configuration structure definition. [More...](#)
- struct [dac_config_t](#)
DAC initial structure definition. [More...](#)

Enumerations

- enum [dac_amp_t](#)
the current bias of the DAC
- enum [dac_filter_bandwidth_t](#) {
 [kDAC_FilterBandwidth56FF](#) = 0U,
 [kDAC_FilterBandwidth97Point6FF](#) = 1U,
 [kDAC_FilterBandwidth141Point5FF](#) = 2U,
 [kDAC_FilterBandwidth183Point1FF](#) = 3U }
The Miller compensation capacitance of the OPAMP.
- enum [dac_filter_150k_en_t](#)
Set the filter type and bandwidth.
- enum [dac_voltage_common_mode_t](#) {

```

kDAC_VoltageCommonMode800mv = 0U,
kDAC_VoltageCommonMode900mv = 1U,
kDAC_VoltageCommonMode1000mv = 2U,
kDAC_VoltageCommonMode1100mv = 3U,
kDAC_VoltageCommonMode1200mv = 4U,
kDAC_VoltageCommonMode1300mv = 5U,
kDAC_VoltageCommonMode1400mv = 6U,
kDAC_VoltageCommonMode1500mv = 7U,
kDAC_VoltageCommonMode1600mv = 8U,
kDAC_VoltageCommonMode1700mv = 9U,
kDAC_VoltageCommonMode1800mv = 10U,
kDAC_VoltageCommonMode1900mv = 11U,
kDAC_VoltageCommonMode2000mv = 12U,
kDAC_VoltageCommonMode2100mv = 13U,
kDAC_VoltageCommonMode2200mv = 14U,
kDAC_VoltageCommonMode2300mv = 15U }

```

Set the common mode voltage of the filter output.

- enum `dac_enable_t` {
`kDAC_Disable` = 0U,
`kDAC_Enable` = 1U }

DAC module.

- enum `dac_sin_enable_t` {
`kDAC_SinWaveDisable` = 0U,
`kDAC_SinWaveEnable` = 1U }

Sin Wave .

- enum `dac_modulator_enable_t` {
`kDAC_ModulatorDisable` = 0U,
`kDAC_ModulatorEnable` = 1U }

Modulator .

- enum `dac_modulator_output_width_t` {
`kDAC_ModulatorWidth1bit` = 0U,
`kDAC_ModulatorWidth8bit` = 1U }

Modulator output width.

- enum `dac_sample_rate_t`
sigma delta modulator sample rate
- enum `dac_buffer_out_align_t` {
`kDAC_BufferOutAlignRight` = 0U,
`kDAC_BufferOutAlignLeft` = 1U }

FIFO output data align, when no modulation mode.

- enum `dac_buffer_in_align_t` {
`kDAC_BufferInAlignRight` = 0U,
`kDAC_BufferInAlignLeft` = 1U }

Input data align mode.

- enum `dac_trigger_mode_t` {
`kDAC_TriggerModeSingleMode` = 0U,
`kDAC_TriggerModeContinueMode` = 1U }

Trigger mode.

Typical use case

- enum `dac_trigger_edge_select_t` {
 `kDAC_TriggerEdgeSelectPositiveEdge` = 0U,
 `kDAC_TriggerEdgeSelectNegativeEdge` = 1U,
 `kDAC_TriggerEdgeSelectBothEdge` = 2U }
 The edge of trigger signal is used to start the DAC conversion.
- enum `dac_trigger_select_t` {

```

kDAC_TriggerSelectGPIOA0 = 0U,
kDAC_TriggerSelectGPIOA1 = 1U,
kDAC_TriggerSelectGPIOA2 = 2U,
kDAC_TriggerSelectGPIOA3 = 3U,
kDAC_TriggerSelectGPIOA4 = 4U,
kDAC_TriggerSelectGPIOA5 = 5U,
kDAC_TriggerSelectGPIOA6 = 6U,
kDAC_TriggerSelectGPIOA7 = 7U,
kDAC_TriggerSelectGPIOA8 = 8U,
kDAC_TriggerSelectGPIOA9 = 9U,
kDAC_TriggerSelectGPIOA10 = 10U,
kDAC_TriggerSelectGPIOA11 = 11U,
kDAC_TriggerSelectGPIOA12 = 12U,
kDAC_TriggerSelectGPIOA13 = 13U,
kDAC_TriggerSelectGPIOA14 = 14U,
kDAC_TriggerSelectGPIOA15 = 15U,
kDAC_TriggerSelectGPIOA16 = 16U,
kDAC_TriggerSelectGPIOA17 = 17U,
kDAC_TriggerSelectGPIOA18 = 18U,
kDAC_TriggerSelectGPIOA19 = 19U,
kDAC_TriggerSelectGPIOA20 = 20U,
kDAC_TriggerSelectGPIOA21 = 21U,
kDAC_TriggerSelectGPIOA22 = 22U,
kDAC_TriggerSelectGPIOA23 = 23U,
kDAC_TriggerSelectGPIOA24 = 24U,
kDAC_TriggerSelectGPIOA25 = 25U,
kDAC_TriggerSelectGPIOA26 = 26U,
kDAC_TriggerSelectGPIOA27 = 27U,
kDAC_TriggerSelectGPIOA28 = 28U,
kDAC_TriggerSelectGPIOA29 = 29U,
kDAC_TriggerSelectGPIOA30 = 30U,
kDAC_TriggerSelectGPIOA31 = 31U,
kDAC_TriggerSelectGPIOB0 = 32u,
kDAC_TriggerSelectGPIOB1 = 33u,
kDAC_TriggerSelectGPIOB2 = 34u,
kDAC_TriggerSelectSoftware = 35U,
kDAC_TriggerSelectPWMOUT0 = 38U,
kDAC_TriggerSelectPWMOUT1 = 39U,
kDAC_TriggerSelectPWMOUT2 = 40U,
kDAC_TriggerSelectPWMOUT3 = 41U,
kDAC_TriggerSelectPWMOUT4 = 42U,
kDAC_TriggerSelectPWMOUT5 = 43U,
kDAC_TriggerSelectPWMOUT6 = 44U,
kDAC_TriggerSelectPWMOUT7 = 45U,
kDAC_TriggerSelectPWMOUT8 = 46U,
kDAC_TriggerSelectPWMOUT9 = 47U,
kDAC_TriggerSelectTIMER0OUT0 = 48U,
kDAC_TriggerSelectTIMER0OUT1 = 49U,
kDAC_TriggerSelectTIMER0OUT2 = 50U,

```

Typical use case

- `kDAC_TriggerSelectTIMER3OUT3 = 63U }`
- enum `_dac_buffer_status_flags` {
 `kDAC_BufferNotFullFlag` = `DAC_INT_BUF_NFUL_INT_MASK`,
 `kDAC_BufferFullFlag` = `DAC_INT_BUF_FUL_INT_MASK`,
 `kDAC_BufferEmptyFlag` = `DAC_INT_BUF_EMT_INT_MASK`,
 `kDAC_BufferHalfEmptyFlag` = `DAC_INT_BUF_HEMT_INT_MASK`,
 `kDAC_BufferOverFlowFlag` = `DAC_INT_BUF_OV_INT_MASK`,
 `kDAC_BufferUnderFlowFlag` = `DAC_INT_BUF_UD_INT_MASK`,
 `kDAC_BufferHalfFlag` = `DAC_INT_BUF_HFUL_INT_MASK` }
 DAC buffer flags.
- enum `_dac_buffer_interrupt_enable` {
 `kDAC_BufferNotFullInterruptEnable` = `DAC_INTEN_BUF_NFUL_INTEN_MASK`,
 `kDAC_BufferFullInterruptEnable` = `DAC_INTEN_BUF_FUL_INTEN_MASK`,
 `kDAC_BufferEmptyInterruptEnable` = `DAC_INTEN_BUF_EMT_INTEN_MASK`,
 `kDAC_BufferHalfEmptyInterruptEnable` = `DAC_INTEN_BUF_HEMT_INTEN_MASK`,
 `kDAC_BufferOverFlowInterruptEnable` = `DAC_INTEN_BUF_OV_INTEN_MASK`,
 `kDAC_BufferUnderFlowInterruptEnable` = `DAC_INTEN_BUF_UD_INTEN_MASK`,
 `kDAC_BufferHalfFullInterruptEnable` = `DAC_INTEN_BUF_HFUL_INTEN_MASK` }
 DAC buffer interrupts.

Functions

- void `DAC_Init` (`DAC_Type *base`, const `dac_config_t *config`)
 Initializes the DAC with configuration.
- void `DAC_Deinit` (`DAC_Type *base`)
 De-initialize the DAC peripheral.
- static void `DAC_Enable` (`DAC_Type *base`, bool enable)
 Enable the DAC's converter or not.
- void `DAC_GetDefaultConfig` (`dac_config_t *config`)
 Sets the DAC configuration structure to default values.
- static uint32_t `DAC_GetStatusFlags` (`DAC_Type *base`)
 Get DAC status flags.
- static void `DAC_ClearStatusFlags` (`DAC_Type *base`, uint32_t mask)
 Clears status flags with the provided mask.
- static void `DAC_EnableInterrupts` (`DAC_Type *base`, uint32_t mask)
 Enables the DAC interrupt.
- static void `DAC_DisableInterrupts` (`DAC_Type *base`, uint32_t mask)
 Disables the DAC interrupt.
- static void `DAC_SetData` (`DAC_Type *base`, uint32_t value)
 Set data into the entry of FIFO buffer.
- static void `DAC_DoSoftwareTrigger` (`DAC_Type *base`)
 Do trigger the FIFO by software.

Driver version

- #define `FSL_DAC_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 0)`)
 DAC driver version 2.0.0.

11.3 Data Structure Documentation

11.3.1 struct dac_analog_config_t

Data Fields

- [dac_amp_t amp](#)
the current bias of the DAC
- [dac_filter_bandwidth_t filter_bandwidth](#)
The Miller compensation capacitance of the OPAMP.
- [dac_filter_150k_en_t filter_150k_en](#)
the filter type and bandwidth
- [dac_voltage_common_mode_t vcm](#)
the common mode voltage of the filter output.

11.3.1.0.0.4 Field Documentation

11.3.1.0.0.4.1 dac_voltage_common_mode_t dac_analog_config_t::vcm

11.3.2 struct dac_sinwave_config_t

Data Fields

- [uint32_t freq](#)
Sine wave frequency.
- [uint32_t amp](#)
Sine wave amplitude.
- [uint32_t dc_offset](#)
DC value of sin wave.
- [dac_sin_enable_t en](#)
Sin Wave enable or disable.

11.3.3 struct dac_modulator_config_t

Data Fields

- [dac_modulator_output_width_t out_wd](#)
Modulator output width.
- [dac_sample_rate_t smpl_rate](#)
Modulator down-sample rate.
- [dac_modulator_enable_t en](#)
Modulator enable or disable.

Macro Definition Documentation

11.3.3.0.0.5 Field Documentation

11.3.3.0.0.5.1 `dac_modulator_output_width_t` `dac_modulator_config_t::out_wd`

11.3.4 `struct dac_trigger_config_t`

Data Fields

- `dac_trigger_edge_select_t` `edge`
Trigger edge.
- `dac_trigger_mode_t` `mode`
Trigger mode.
- `dac_trigger_select_t` `src`
Trigger source.

11.3.5 `struct dac_config_t`

Data Fields

- `dac_analog_config_t` `ana_cfg`
analog config
- `dac_sinwave_config_t` `sin_cfg`
sin wave config
- `dac_modulator_config_t` `mod_cfg`
Modulator config.
- `dac_trigger_config_t` `trg_cfg`
trigger config
- `uint32_t` `sign_inv`
inverse sign
- `uint32_t` `gain_ctrl`
dac gain
- `dac_buffer_in_align_t` `input`
buffer in align
- `dac_buffer_out_align_t` `output`
buffer out align
- `uint32_t` `clk_inv`
DAC clock invert.
- `uint32_t` `clk_div`
DAC clock divider.

11.4 Macro Definition Documentation

11.4.1 `#define FSL_DAC_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`

11.5 Enumeration Type Documentation

11.5.1 enum dac_filter_bandwidth_t

Enumerator

kDAC_FilterBandwidth56FF 1K~1.4K
kDAC_FilterBandwidth97Point6FF 1.4K~3K
kDAC_FilterBandwidth141Point5FF 3K~11K
kDAC_FilterBandwidth183Point1FF >11k

11.5.2 enum dac_voltage_common_mode_t

Enumerator

kDAC_VoltageCommonMode800mv Analog output common mode voltage 800mv.
kDAC_VoltageCommonMode900mv Analog output common mode voltage 900mv.
kDAC_VoltageCommonMode1000mv Analog output common mode voltage 1000mv.
kDAC_VoltageCommonMode1100mv Analog output common mode voltage 1100mv.
kDAC_VoltageCommonMode1200mv Analog output common mode voltage 1200mv.
kDAC_VoltageCommonMode1300mv Analog output common mode voltage 1300mv.
kDAC_VoltageCommonMode1400mv Analog output common mode voltage 1400mv.
kDAC_VoltageCommonMode1500mv Analog output common mode voltage 1500mv.
kDAC_VoltageCommonMode1600mv Analog output common mode voltage 1600mv.
kDAC_VoltageCommonMode1700mv Analog output common mode voltage 1700mv.
kDAC_VoltageCommonMode1800mv Analog output common mode voltage 1800mv.
kDAC_VoltageCommonMode1900mv Analog output common mode voltage 1900mv.
kDAC_VoltageCommonMode2000mv Analog output common mode voltage 2000mv.
kDAC_VoltageCommonMode2100mv Analog output common mode voltage 2100mv.
kDAC_VoltageCommonMode2200mv Analog output common mode voltage 2200mv.
kDAC_VoltageCommonMode2300mv Analog output common mode voltage 2300mv.

11.5.3 enum dac_enable_t

Enumerator

kDAC_Disable DAC module disable.
kDAC_Enable DAC module enable.

11.5.4 enum dac_sin_enable_t

Enumerator

kDAC_SinWaveDisable Sin wave module disable.

Enumeration Type Documentation

kDAC_SinWaveEnable Sin wave module enable.

11.5.5 enum dac_modulator_enable_t

Enumerator

kDAC_ModulatorDisable Modulator disable.

kDAC_ModulatorEnable Modulator enable.

11.5.6 enum dac_modulator_output_width_t

Enumerator

kDAC_ModulatorWidth1bit feed back 1 bit

kDAC_ModulatorWidth8bit feed back 8 bit

11.5.7 enum dac_buffer_out_align_t

Enumerator

kDAC_BufferOutAlignRight right align

kDAC_BufferOutAlignLeft left align

11.5.8 enum dac_buffer_in_align_t

Enumerator

kDAC_BufferInAlignRight right align

kDAC_BufferInAlignLeft left align

11.5.9 enum dac_trigger_mode_t

Enumerator

kDAC_TriggerModeSingleMode single model

kDAC_TriggerModeContinueMode continue model

11.5.10 enum dac_trigger_edge_select_t

Enumerator

kDAC_TriggerEdgeSelectPositiveEdge positive edge
kDAC_TriggerEdgeSelectNegativeEdge negative edge
kDAC_TriggerEdgeSelectBothEdge both edge

11.5.11 enum dac_trigger_select_t

Enumerator

kDAC_TriggerSelectGPIOA0 GPIOA0 trigger.
kDAC_TriggerSelectGPIOA1 GPIOA1 trigger.
kDAC_TriggerSelectGPIOA2 GPIOA2 trigger.
kDAC_TriggerSelectGPIOA3 GPIOA3 trigger.
kDAC_TriggerSelectGPIOA4 GPIOA4 trigger.
kDAC_TriggerSelectGPIOA5 GPIOA5 trigger.
kDAC_TriggerSelectGPIOA6 GPIOA6 trigger.
kDAC_TriggerSelectGPIOA7 GPIOA7 trigger.
kDAC_TriggerSelectGPIOA8 GPIOA8 trigger.
kDAC_TriggerSelectGPIOA9 GPIOA9 trigger.
kDAC_TriggerSelectGPIOA10 GPIOA10 trigger.
kDAC_TriggerSelectGPIOA11 GPIOA11 trigger.
kDAC_TriggerSelectGPIOA12 GPIOA12 trigger.
kDAC_TriggerSelectGPIOA13 GPIOA13 trigger.
kDAC_TriggerSelectGPIOA14 GPIOA14 trigger.
kDAC_TriggerSelectGPIOA15 GPIOA15 trigger.
kDAC_TriggerSelectGPIOA16 GPIOA16 trigger.
kDAC_TriggerSelectGPIOA17 GPIOA17 trigger.
kDAC_TriggerSelectGPIOA18 GPIOA18 trigger.
kDAC_TriggerSelectGPIOA19 GPIOA19 trigger.
kDAC_TriggerSelectGPIOA20 GPIOA20 trigger.
kDAC_TriggerSelectGPIOA21 GPIOA21 trigger.
kDAC_TriggerSelectGPIOA22 GPIOA22 trigger.
kDAC_TriggerSelectGPIOA23 GPIOA23 trigger.
kDAC_TriggerSelectGPIOA24 GPIOA24 trigger.
kDAC_TriggerSelectGPIOA25 GPIOA25 trigger.
kDAC_TriggerSelectGPIOA26 GPIOA26 trigger.
kDAC_TriggerSelectGPIOA27 GPIOA27 trigger.
kDAC_TriggerSelectGPIOA28 GPIOA28 trigger.
kDAC_TriggerSelectGPIOA29 GPIOA29 trigger.
kDAC_TriggerSelectGPIOA30 GPIOA30 trigger.
kDAC_TriggerSelectGPIOA31 GPIOA31 trigger.

Enumeration Type Documentation

kDAC_TriggerSelectGPIOB0 GPIOB0 trigger.
kDAC_TriggerSelectGPIOB1 GPIOB1 trigger.
kDAC_TriggerSelectGPIOB2 GPIOB2 trigger.
kDAC_TriggerSelectSoftware Software trigger.
kDAC_TriggerSelectPWMOUT0 PWMOUT0 trigger.
kDAC_TriggerSelectPWMOUT1 PWMOUT1 trigger.
kDAC_TriggerSelectPWMOUT2 PWMOUT2 trigger.
kDAC_TriggerSelectPWMOUT3 PWMOUT3 trigger.
kDAC_TriggerSelectPWMOUT4 PWMOUT4 trigger.
kDAC_TriggerSelectPWMOUT5 PWMOUT5 trigger.
kDAC_TriggerSelectPWMOUT6 PWMOUT6 trigger.
kDAC_TriggerSelectPWMOUT7 PWMOUT7 trigger.
kDAC_TriggerSelectPWMOUT8 PWMOUT8 trigger.
kDAC_TriggerSelectPWMOUT9 PWMOUT9 trigger.
kDAC_TriggerSelectTIMER0OUT0 TIMER0OUT0 trigger.
kDAC_TriggerSelectTIMER0OUT1 TIMER0OUT1 trigger.
kDAC_TriggerSelectTIMER0OUT2 TIMER0OUT2 trigger.
kDAC_TriggerSelectTIMER0OUT3 TIMER0OUT3 trigger.
kDAC_TriggerSelectTIMER1OUT0 TIMER1OUT0 trigger.
kDAC_TriggerSelectTIMER1OUT1 TIMER1OUT1 trigger.
kDAC_TriggerSelectTIMER1OUT2 TIMER1OUT2 trigger.
kDAC_TriggerSelectTIMER1OUT3 TIMER1OUT3 trigger.
kDAC_TriggerSelectTIMER2OUT0 TIMER2OUT0 trigger.
kDAC_TriggerSelectTIMER2OUT1 TIMER2OUT1 trigger.
kDAC_TriggerSelectTIMER2OUT2 TIMER2OUT2 trigger.
kDAC_TriggerSelectTIMER2OUT3 TIMER2OUT3 trigger.
kDAC_TriggerSelectTIMER3OUT0 TIMER3OUT0 trigger.
kDAC_TriggerSelectTIMER3OUT1 TIMER3OUT1 trigger.
kDAC_TriggerSelectTIMER3OUT2 TIMER3OUT2 trigger.
kDAC_TriggerSelectTIMER3OUT3 TIMER3OUT3 trigger.

11.5.12 enum _dac_buffer_status_flags

Enumerator

kDAC_BufferNotFullFlag Buffer not full interrupt.
kDAC_BufferFullFlag Buffer full interrupt.
kDAC_BufferEmptyFlag Buffer empty interrupt.
kDAC_BufferHalfEmptyFlag Buffer half empty interrupt.
kDAC_BufferOverflowFlag Buffer over flow interrupt.
kDAC_BufferUnderFlowFlag Buffer under flow interrupt.
kDAC_BufferHalfFlag Buffer half full interrupt.

11.5.13 enum _dac_buffer_interrupt_enable

Enumerator

kDAC_BufferNotFullInterruptEnable Buffer not full interrupt enable.
kDAC_BufferFullInterruptEnable Buffer full interrupt enable.
kDAC_BufferEmptyInterruptEnable Buffer empty interrupt enable.
kDAC_BufferHalfEmptyInterruptEnable Buffer half empty interrupt enable.
kDAC_BufferOverFlowInterruptEnable Buffer over flow interrupt enable.
kDAC_BufferUnderFlowInterruptEnable Buffer under flow interrupt enable.
kDAC_BufferHalfFullInterruptEnable Buffer half full interrupt enable.

11.6 Function Documentation

11.6.1 void DAC_Init (DAC_Type * *base*, const dac_config_t * *config*)

Parameters

<i>base</i>	DAC peripheral base address.
<i>config</i>	pointer to configuration structure

Returns

none

11.6.2 void DAC_Deinit (DAC_Type * *base*)

Parameters

<i>base</i>	DAC peripheral base address.
-------------	------------------------------

Returns

none

11.6.3 static void DAC_Enable (DAC_Type * *base*, bool *enable*) [inline], [static]

Function Documentation

Parameters

<i>base</i>	DAC peripheral base address.
<i>enable</i>	Enable the DAC's converter or not.

11.6.4 void DAC_GetDefaultConfig (dac_config_t * config)

```
config->ana_cfg.amp = kDAC_Amplitude100pct;
config->ana_cfg.filter_bandwidth =
    kDAC_FilterBandwidth56FF;
config->ana_cfg.filter_150k_en = kDAC_Filter150kEnable150Khz;
config->ana_cfg.vcm = kDAC_VoltageCommonMode1500mv;
config->sin_cfg.en = kDAC_SinWaveDisable;
config->mod_cfg.en = kDAC_ModulatorDisable;
config->mod_cfg.out_wd = kDAC_ModulatorWidth1bit;
config->mod_cfg.smpl_rate = kDAC_SampleRate8;
config->sign_inv = 0;
config->output = kDAC_BufferOutAlignRight;
config->input = kDAC_BufferInAlignRight;
config->trg_cfg.mode = kDAC_TriggerModeSingleMode;
config->trg_cfg.edge = kDAC_TriggerEdgeSelectPositiveEdge;
config->trg_cfg.src = kDAC_TriggerSelectSoftware;
config->clk_div = apb_clk / 1000000 / 2 - 1;
config->clk_inv = 0;
config->sin_cfg.freq = 0;
config->sin_cfg.amp = 0;
config->sin_cfg.dc_offset = 0;
```

```
config->gain_ctrl = 0x10;
*
```

Parameters

<i>config</i>	pointer to DAC config structure
---------------	---------------------------------

11.6.5 static uint32_t DAC_GetStatusFlags (DAC_Type * base) [inline], [static]

Parameters

<i>base</i>	DAC peripheral base address.
-------------	------------------------------

Returns

DAC status flags.

11.6.6 `static void DAC_ClearStatusFlags ( DAC_Type * base, uint32_t mask )`
`[inline], [static]`

Function Documentation

Parameters

<i>base</i>	DAC peripheral base address.
-------------	------------------------------

Returns

none

11.6.7 static void DAC_EnableInterrupts (DAC_Type * *base*, uint32_t *mask*) [inline], [static]

This function enables the DAC interrupt.

Parameters

<i>base</i>	DAC peripheral base address.
<i>mask</i>	interrupt source.

11.6.8 static void DAC_DisableInterrupts (DAC_Type * *base*, uint32_t *mask*) [inline], [static]

This function disables the DAC interrupt.

Parameters

<i>base</i>	DAC peripheral base address.
<i>mask</i>	interrupt source.

11.6.9 static void DAC_SetData (DAC_Type * *base*, uint32_t *value*) [inline], [static]

Parameters

<i>base</i>	DAC peripheral base address.
-------------	------------------------------

<i>value</i>	Setting value into FIFO buffer.
--------------	---------------------------------

**11.6.10 static void DAC_DoSoftwareTrigger (DAC_Type * *base*) [inline],
[static]**

Parameters

<i>base</i>	DAC peripheral base address.
-------------	------------------------------

Chapter 12 Debug Console

12.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data.

12.2 Function groups

12.2.1 Initialization

To initialize the debug console, call the `DbgConsole_Init()` function with these parameters. This function automatically enables the module and the clock.

```
/*
 * @brief Initializes the the peripheral used to debug messages.
 *
 * @param baseAddr      Indicates which address of the peripheral is used to send debug messages.
 * @param baudRate      The desired baud rate in bits per second.
 * @param device        Low level device type for the debug console, can be one of:
 *                      @arg DEBUG_CONSOLE_DEVICE_TYPE_UART,
 *                      @arg DEBUG_CONSOLE_DEVICE_TYPE_LPUART,
 *                      @arg DEBUG_CONSOLE_DEVICE_TYPE_LPSCI,
 *                      @arg DEBUG_CONSOLE_DEVICE_TYPE_USBCDC.
 * @param clkSrcFreq    Frequency of peripheral source clock.
 *
 * @return              Whether initialization was successful or not.
 */
status_t DbgConsole_Init(uint32_t baseAddr, uint32_t baudRate, uint8_t device, uint32_t clkSrcFreq)
```

Selects the supported debug console hardware device type, such as

```
DEBUG_CONSOLE_DEVICE_TYPE_NONE
DEBUG_CONSOLE_DEVICE_TYPE_LPSCI
DEBUG_CONSOLE_DEVICE_TYPE_UART
DEBUG_CONSOLE_DEVICE_TYPE_LPUART
DEBUG_CONSOLE_DEVICE_TYPE_USBCDC
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral. The debug console state is stored in the `debug_console_state_t` structure, such as shown here.

```
typedef struct DebugConsoleState
{
    uint8_t          type;
    void*            base;
    debug_console_ops_t ops;
} debug_console_state_t;
```

Function groups

This example shows how to call the DbgConsole_Init() given the user configuration structure.

```
uint32_t uartClkSrcFreq = CLOCK_GetFreq (BOARD_DEBUG_UART_CLKSRC);  
  
DbgConsole_Init (BOARD_DEBUG_UART_BASEADDR, BOARD_DEBUG_UART_BAUDRATE,  
                DEBUG_CONSOLE_DEVICE_TYPE_UART, uartClkSrcFreq);
```

12.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

- Support a format specifier for PRINTF following this prototype " %[flags][width][.precision][length]specifier", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with o, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width sub-specifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

.precision	Description
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

length	Description
Do not support	

specifier	Description
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
x	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
o	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
c	Character
s	String of characters
n	Nothing printed

Function groups

- Support a format specifier for SCANF following this prototype " %[*][width][length]specifier", which is explained below

*	Description
An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.	

width	Description
This specifies the maximum number of characters to be read in the current reading operation.	

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
l	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
ll	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	Qualifying Input	Type of argument
c	Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end.	char *

specifier	Qualifying Input	Type of argument
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
o	Octal Integer:	int *
s	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(const char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE    /* Select printf, scanf, putchar, getchar of SDK version. */
#define PRINTF          DbgConsole_Printf
#define SCANF           DbgConsole_Scanf
#define PUTCHAR         DbgConsole_Putchar
#define GETCHAR         DbgConsole_Getchar
#else                  /* Select printf, scanf, putchar, getchar of toolchain. */
#define PRINTF          printf
#define SCANF           scanf
#define PUTCHAR         putchar
#define GETCHAR         getchar
#endif /* SDK_DEBUGCONSOLE */
```

12.3 Typical use case

Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

Typical use case

Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalent 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: %s\n\rTime: %u ticks %2.5f milliseconds\n\rDONE\n\r", "1 day", 86400, 86.4);
```

Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

Print out failure messages using KSDK __assert_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file ,
        line, func);
    for (;;)
    {}
}
```

Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl-_sbrk.c to your project.

Modules

- [Semihosting](#)

12.4 Semihosting

Semihosting is a mechanism for ARM targets to communicate input/output requests from application code to a host computer running a debugger. This mechanism can be used, for example, to enable functions in the C library, such as `printf()` and `scanf()`, to use the screen and keyboard of the host rather than having a screen and keyboard on the target system.

12.4.1 Guide Semihosting for IAR

NOTE: After the setting both "printf" and "scanf" are available for debugging.

Step 1: Setting up the environment

1. To set debugger options, choose Project>Options. In the Debugger category, click the Setup tab.
2. Select Run to main and click OK. This ensures that the debug session starts by running the main function.
3. The project is now ready to be built.

Step 2: Building the project

1. Compile and link the project by choosing Project>Make or F7.
2. Alternatively, click the Make button on the tool bar. The Make command compiles and links those files that have been modified.

Step 3: Starting semihosting

1. Choose "Semihosting_IAR" project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
3. Start the project by choosing Project>Download and Debug.
4. Choose View>Terminal I/O to display the output from the I/O operations.

12.4.2 Guide Semihosting for Keil µVision

NOTE: Keil supports Semihosting only for Cortex-M3/Cortex-M4 cores.

Step 1: Prepare code

Remove function `fputc` and `fgetc` is used to support KEIL in "fsl_debug_console.c" and add the following code to project.

```
#pragma import(__use_no_semihosting_swi)

volatile int ITM_RxBuffer = ITM_RXBUFFER_EMPTY;      /* used for Debug Input */
```

Semihosting

```
struct __FILE
{
    int handle;
};
FILE __stdout;
FILE __stdin;

int fputc(int ch, FILE *f)
{
    return (ITM_SendChar(ch));
}

int fgetc(FILE *f)
{
    /* blocking */
    while (ITM_CheckChar() != 1)
        ;
    return (ITM_ReceiveChar());
}

int ferror(FILE *f)
{
    /* Your implementation of ferror */
    return EOF;
}

void _ttywrch(int ch)
{
    ITM_SendChar(ch);
}

void _sys_exit(int return_code)
{
label:
    goto label; /* endless loop */
}
```

Step 2: Setting up the environment

1. In menu bar, choose Project>Options for target or using Alt+F7 or click.
2. Select "Target" tab and not select "Use MicroLIB".
3. Select "Debug" tab, select "J-Link/J-Trace Cortex" and click "Setting button".
4. Select "Debug" tab and choose Port:SW, then select "Trace" tab, choose "Enable" and click OK.

Step 3: Building the project

1. Compile and link the project by choosing Project>Build Target or using F7.

Step 4: Building the project

1. Choose "Debug" on menu bar or Ctrl F5.
2. In menu bar, choose "Serial Window" and click to "Debug (printf) Viewer".
3. Run line by line to see result in Console Window.

12.4.3 Guide Semihosting for KDS

NOTE: After the setting use "printf" for debugging.

Step 1: Setting up the environment

1. In menu bar, choose Project>Properties>C/C++ Build>Settings>Tool Settings.
2. Select "Libraries" on "Cross ARM C Linker" and delete "nosys".
3. Select "Miscellaneous" on "Cross ARM C Linker", add "-specs=rdimon.specs" to "Other link flages" and tick "Use newlib-nano", and click OK.

Step 2: Building the project

1. In menu bar, choose Project>Build Project.

Step 3: Starting semihosting

1. In Debug configurations, choose "Startup" tab, tick "Enable semihosting and Telnet". Press "Apply" and "Debug".
2. After clicking Debug, the Window is displayed same as below. Run line by line to see the result in the Console Window.

12.4.4 Guide Semihosting for ATL

NOTE: J-Link has to be used to enable semihosting.

Step 1: Prepare code

Add the following code to the project.

```
int _write(int file, char *ptr, int len)
{
    /* Implement your write code here. This is used by puts and printf. */
    int i=0;
    for(i=0 ; i<len ; i++)
        ITM_SendChar((*ptr++));
    return len;
}
```

Step 2: Setting up the environment

1. In menu bar, choose Debug Configurations. In tab "Embedded C/C++ Application" choose "- Semihosting_ATL_xxx debug J-Link".
2. In tab "Debugger" set up as follows.
 - JTAG mode must be selected

Semihosting

- SWV tracing must be enabled
 - Enter the Core Clock frequency, which is hardware board-specific.
 - Enter the desired SWO Clock frequency. The latter depends on the JTAG Probe and must be a multiple of the Core Clock value.
3. Click "Apply" and "Debug".

Step 3: Starting semihosting

1. In the Views menu, expand the submenu SWV and open the docking view "SWV Console". 2. Open the SWV settings panel by clicking the "Configure Serial Wire Viewer" button in the SWV Console view toolbar. 3. Configure the data ports to be traced by enabling the ITM channel 0 check-box in the ITM stimulus ports group: Choose "EXETRC: Trace Exceptions" and In tab "ITM Stimulus Ports" choose "Enable Port" 0. Then click "OK".
2. It is recommended not to enable other SWV trace functionalities at the same time because this may over use the SWO pin causing packet loss due to a limited bandwidth (certain other SWV tracing capabilities can send a lot of data at very high-speed). Save the SWV configuration by clicking the OK button. The configuration is saved with other debug configurations and remains effective until changed.
3. Press the red Start/Stop Trace button to send the SWV configuration to the target board to enable SWV trace recoding. The board does not send any SWV packages until it is properly configured. The SWV Configuration must be present, if the configuration registers on the target board are reset. Also, tracing does not start until the target starts to execute.
4. Start the target execution again by pressing the green Resume Debug button.
5. The SWV console now shows the printf() output.

12.4.5 Guide Semihosting for ARMGCC

Step 1: Setting up the environment

1. Turn on "J-LINK GDB Server" -> Select suitable "Target device" -> "OK".
2. Turn on "PuTTY". Set up as follows.
 - "Host Name (or IP address)" : localhost
 - "Port" :2333
 - "Connection type" : Telet.
 - Click "Open".
3. Increase "Heap/Stack" for GCC to 0x2000:

Add to "CMakeLists.txt"

```
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}
--defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --
defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --
```

```
defsym=__heap_size__=0x2000")
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}
--defsym=__heap_size__=0x2000")
```

Step 2: Building the project

1. Change "CMakeLists.txt":

Change "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE} -specs=nano.specs")"

to "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE} -specs=rdimon.specs")"

Replace paragraph

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-fno-common")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-ffunction-sections")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-fdata-sections")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-ffreestanding")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-fno-builtin")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-mthumb")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-mapcs")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-Xlinker")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
--gc-sections")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-Xlinker")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-static")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-Xlinker")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-z")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-Xlinker")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
muldefs")
```

To

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
```

Semihosting

```
G} --specs=rdimon.specs ")
```

Remove

```
target_link_libraries(semihosting_ARMGCC.elf debug nosys)
```

2. Run "build_debug.bat" to build project

Step 3: Starting semihosting

- (a) Download the image and set as follows.

```
cd D:\mcu-sdk-2.0-origin\boards\twrk64f120m\driver_examples\semihosting\armgcc\debug
d:
C:\PROGRA~2\GNUTOO~1\4BD65~1.920\bin\arm-none-eabi-gdb.exe
target remote localhost:2331
monitor reset
monitor semihosting enable
monitor semihosting thumbSWI 0xAB
monitor semihosting IOClient 1
monitor flash device = MK64FN1M0xxx12
load semihosting_ARMGCC.elf
monitor reg pc = (0x00000004)
monitor reg sp = (0x00000000)
continue
```

- (b) After the setting, press "enter". The PuTTY window now shows the printf() output.

Chapter 13

DMA: Direct Memory Access Controller Driver

13.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Direct Memory Access (DMA) of MCU-Xpresso SDK devices.

13.2 Typical use case

13.2.1 DMA Operation

```
dma_transfer_config_t transferConfig;
uint32_t transferDone = false;

DMA_Init(DMA0);
DMA_EnableChannel(DMA0, channel);
DMA_SetChannelPriority(DMA0, channel,
    kDMA_ChannelPriority0);
DMA_CreateHandle(&g_DMA_Handle, DMA0, channel);
DMA_SetCallback(&g_DMA_Handle, DMA_Callback, &transferDone);
DMA_PrepareTransfer(&transferConfig, srcAddr, destAddr, transferByteWidth, transferBytes
    ,
    kDMA_MemoryToMemory, NULL);
DMA_SubmitTransfer(&g_DMA_Handle, &transferConfig);
DMA_StartTransfer(&g_DMA_Handle);
/* Wait for DMA transfer finish */
while (transferDone != true);
```

Files

- file [fsl_dma.h](#)

Data Structures

- struct [dma_descriptor_t](#)
DMA descriptor structure. [More...](#)
- struct [dma_xfercfg_t](#)
DMA transfer configuration. [More...](#)
- struct [dma_channel_trigger_t](#)
DMA channel trigger. [More...](#)
- struct [dma_transfer_config_t](#)
DMA transfer configuration. [More...](#)
- struct [dma_handle_t](#)
DMA transfer handle structure. [More...](#)

Typedefs

- typedef void(* [dma_callback](#))(struct _dma_handle *handle, void *userData, bool transferDone, uint32_t intmode)
Define Callback function for DMA.

Enumerations

- enum `dma_priority_t` {
 `kDMA_ChannelPriority0` = 0,
 `kDMA_ChannelPriority1`,
 `kDMA_ChannelPriority2`,
 `kDMA_ChannelPriority3`,
 `kDMA_ChannelPriority4`,
 `kDMA_ChannelPriority5`,
 `kDMA_ChannelPriority6`,
 `kDMA_ChannelPriority7` }
 DMA channel priority.
- enum `dma_irq_t` {
 `kDMA_IntA`,
 `kDMA_IntB` }
 DMA interrupt flags.
- enum `dma_trigger_type_t` {
 `kDMA_NoTrigger` = 0,
 `kDMA_LowLevelTrigger` = `DMA_CHANNEL_CFG_HWTRIGEN(1) | DMA_CHANNEL_CFG-_TRIGTYPE(1)`,
 `kDMA_HighLevelTrigger` = `DMA_CHANNEL_CFG_HWTRIGEN(1) | DMA_CHANNEL_CFG-_TRIGTYPE(1) | DMA_CHANNEL_CFG_TRIGPOL(1)`,
 `kDMA_FallingEdgeTrigger` = `DMA_CHANNEL_CFG_HWTRIGEN(1)`,
 `kDMA_RisingEdgeTrigger` = `DMA_CHANNEL_CFG_HWTRIGEN(1) | DMA_CHANNEL_CFG-_TRIGPOL(1)` }
 DMA trigger type.
- enum `dma_trigger_burst_t` {
 `kDMA_SingleTransfer` = 0,
 `kDMA_LevelBurstTransfer` = `DMA_CHANNEL_CFG_TRIGBURST(1)`,
 `kDMA_EdgeBurstTransfer1` = `DMA_CHANNEL_CFG_TRIGBURST(1)`,
 `kDMA_EdgeBurstTransfer2` = `DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNEL_C-_FG_BURSTPOWER(1)`,
 `kDMA_EdgeBurstTransfer4` = `DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNEL_C-_FG_BURSTPOWER(2)`,
 `kDMA_EdgeBurstTransfer8` = `DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNEL_C-_FG_BURSTPOWER(3)`,
 `kDMA_EdgeBurstTransfer16` = `DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNEL_C-_CFG_BURSTPOWER(4)`,
 `kDMA_EdgeBurstTransfer32` = `DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNEL_C-_CFG_BURSTPOWER(5)`,
 `kDMA_EdgeBurstTransfer64` = `DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNEL_C-_CFG_BURSTPOWER(6)`,
 `kDMA_EdgeBurstTransfer128` = `DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNEL_C-_CFG_BURSTPOWER(7)`,
 `kDMA_EdgeBurstTransfer256` = `DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNEL_C-_`

- ```

_CFG_BURSTPOWER(8),
kDMA_EdgeBurstTransfer512 = DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNEL-
_CFG_BURSTPOWER(9),
kDMA_EdgeBurstTransfer1024 = DMA_CHANNEL_CFG_TRIGBURST(1) | DMA_CHANNE-
L_CFG_BURSTPOWER(10) }
 DMA trigger burst.
• enum dma_burst_wrap_t {
 kDMA_NoWrap = 0,
 kDMA_SrcWrap = DMA_CHANNEL_CFG_SRCBURSTWRAP(1),
 kDMA_DstWrap = DMA_CHANNEL_CFG_DSTBURSTWRAP(1),
 kDMA_SrcAndDstWrap = DMA_CHANNEL_CFG_SRCBURSTWRAP(1) | DMA_CHANNEL-
_CFG_DSTBURSTWRAP(1) }
 DMA burst wrapping.
• enum dma_transfer_type_t {
 kDMA_MemoryToMemory = 0x0U,
 kDMA_PeripheralToMemory,
 kDMA_MemoryToPeripheral,
 kDMA_StaticToStatic }
 DMA transfer type.
• enum _dma_transfer_status { kStatus_DMA_Busy = MAKE_STATUS(kStatusGroup_DMA, 0) }
 DMA transfer status.

```

## Driver version

- #define **FSL\_DMA\_DRIVER\_VERSION** (**MAKE\_VERSION**(2, 0, 0))  
DMA driver version.

## DMA initialization and De-initialization

- void **DMA\_Init** (DMA\_Type \*base)  
Initializes DMA peripheral.
- void **DMA\_Deinit** (DMA\_Type \*base)  
Deinitializes DMA peripheral.

## DMA Channel Operation

- static bool **DMA\_ChannelIsActive** (DMA\_Type \*base, uint32\_t channel)  
Return whether DMA channel is processing transfer.
- static void **DMA\_EnableChannelInterrupts** (DMA\_Type \*base, uint32\_t channel)  
Enables the interrupt source for the DMA transfer.
- static void **DMA\_DisableChannelInterrupts** (DMA\_Type \*base, uint32\_t channel)  
Disables the interrupt source for the DMA transfer.
- static void **DMA\_EnableChannel** (DMA\_Type \*base, uint32\_t channel)  
Enable DMA channel.
- static void **DMA\_DisableChannel** (DMA\_Type \*base, uint32\_t channel)  
Disable DMA channel.
- static void **DMA\_EnableChannelPeriphRq** (DMA\_Type \*base, uint32\_t channel)  
Set PERIPHREQEN of channel configuration register.
- static void **DMA\_DisableChannelPeriphRq** (DMA\_Type \*base, uint32\_t channel)

## Data Structure Documentation

- *Get PERIPHREQEN value of channel configuration register.*  
void [DMA\\_ConfigureChannelTrigger](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_channel\\_trigger\\_t](#) \*trigger)  
*Set trigger settings of DMA channel.*
- uint32\_t [DMA\\_GetRemainingBytes](#) (DMA\_Type \*base, uint32\_t channel)  
*Gets the remaining bytes of the current DMA descriptor transfer.*
- static void [DMA\\_SetChannelPriority](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_priority\\_t](#) priority)  
*Set priority of channel configuration register.*
- static [dma\\_priority\\_t](#) [DMA\\_GetChannelPriority](#) (DMA\_Type \*base, uint32\_t channel)  
*Get priority of channel configuration register.*
- void [DMA\\_CreateDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, [dma\\_xfercfg\\_t](#) \*xfercfg, void \*srcAddr, void \*dstAddr, void \*nextDesc)  
*Create application specific DMA descriptor to be used in a chain in transfer.*

## DMA Transactional Operation

- void [DMA\\_AbortTransfer](#) ([dma\\_handle\\_t](#) \*handle)  
*Abort running transfer by handle.*
- void [DMA\\_CreateHandle](#) ([dma\\_handle\\_t](#) \*handle, DMA\_Type \*base, uint32\_t channel)  
*Creates the DMA handle.*
- void [DMA\\_SetCallback](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_callback](#) callback, void \*userData)  
*Installs a callback function for the DMA transfer.*
- void [DMA\\_PrepareTransfer](#) ([dma\\_transfer\\_config\\_t](#) \*config, void \*srcAddr, void \*dstAddr, uint32\_t byteWidth, uint32\_t transferBytes, [dma\\_transfer\\_type\\_t](#) type, void \*nextDesc)  
*Prepares the DMA transfer structure.*
- [status\\_t](#) [DMA\\_SubmitTransfer](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_transfer\\_config\\_t](#) \*config)  
*Submits the DMA transfer request.*
- void [DMA\\_StartTransfer](#) ([dma\\_handle\\_t](#) \*handle)  
*DMA start transfer.*
- void [DMA\\_HandleIRQ](#) (void)  
*DMA IRQ handler for descriptor transfer complete.*

## 13.3 Data Structure Documentation

### 13.3.1 struct dma\_descriptor\_t

#### Data Fields

- uint32\_t [xfercfg](#)  
*Transfer configuration.*
- void \* [srcEndAddr](#)  
*Last source address of DMA transfer.*
- void \* [dstEndAddr](#)  
*Last destination address of DMA transfer.*
- void \* [linkToNextDesc](#)  
*Address of next DMA descriptor in chain.*

### 13.3.2 struct dma\_xfercfg\_t

#### Data Fields

- bool [valid](#)  
*Descriptor is ready to transfer.*
- bool [reload](#)  
*Reload channel configuration register after current descriptor is exhausted.*
- bool [swtrig](#)  
*Perform software trigger.*
- bool [clrtrig](#)  
*Clear trigger.*
- bool [intA](#)  
*Raises IRQ when transfer is done and set IRQA status register flag.*
- bool [intB](#)  
*Raises IRQ when transfer is done and set IRQB status register flag.*
- uint8\_t [byteWidth](#)  
*Byte width of data to transfer.*
- uint8\_t [srcInc](#)  
*Increment source address by 'srcInc' x 'byteWidth'.*
- uint8\_t [dstInc](#)  
*Increment destination address by 'dstInc' x 'byteWidth'.*
- uint16\_t [transferCount](#)  
*Number of transfers.*

#### 13.3.2.0.0.6 Field Documentation

##### 13.3.2.0.0.6.1 bool dma\_xfercfg\_t::swtrig

Transfer if fired when 'valid' is set

### 13.3.3 struct dma\_channel\_trigger\_t

### 13.3.4 struct dma\_transfer\_config\_t

#### Data Fields

- uint8\_t \* [srcAddr](#)  
*Source data address.*
- uint8\_t \* [dstAddr](#)  
*Destination data address.*
- uint8\_t \* [nextDesc](#)  
*Chain custom descriptor.*
- [dma\\_xfercfg\\_t](#) [xfercfg](#)  
*Transfer options.*
- bool [isPeriph](#)  
*DMA transfer is driven by peripheral.*

## Enumeration Type Documentation

### 13.3.5 struct dma\_handle\_t

#### Data Fields

- [dma\\_callback](#) [callback](#)  
*Callback function.*
- void \* [userData](#)  
*Callback function parameter.*
- DMA\_Type \* [base](#)  
*DMA peripheral base address.*
- uint8\_t [channel](#)  
*DMA channel number.*

#### 13.3.5.0.0.7 Field Documentation

##### 13.3.5.0.0.7.1 dma\_callback dma\_handle\_t::callback

Invoked when transfer of descriptor with interrupt flag finishes

## 13.4 Macro Definition Documentation

### 13.4.1 #define FSL\_DMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

Version 2.0.0.

## 13.5 Typedef Documentation

### 13.5.1 typedef void(\* dma\_callback)(struct \_dma\_handle \*handle, void \*userData, bool transferDone, uint32\_t intmode)

## 13.6 Enumeration Type Documentation

### 13.6.1 enum dma\_priority\_t

Enumerator

- |                                     |                                        |
|-------------------------------------|----------------------------------------|
| <b><i>kDMA_ChannelPriority0</i></b> | Highest channel priority - priority 0. |
| <b><i>kDMA_ChannelPriority1</i></b> | Channel priority 1.                    |
| <b><i>kDMA_ChannelPriority2</i></b> | Channel priority 2.                    |
| <b><i>kDMA_ChannelPriority3</i></b> | Channel priority 3.                    |
| <b><i>kDMA_ChannelPriority4</i></b> | Channel priority 4.                    |
| <b><i>kDMA_ChannelPriority5</i></b> | Channel priority 5.                    |
| <b><i>kDMA_ChannelPriority6</i></b> | Channel priority 6.                    |
| <b><i>kDMA_ChannelPriority7</i></b> | Lowest channel priority - priority 7.  |

### 13.6.2 enum dma\_irq\_t

Enumerator

***kDMA\_IntA*** DMA interrupt flag A.

***kDMA\_IntB*** DMA interrupt flag B.

### 13.6.3 enum dma\_trigger\_type\_t

Enumerator

***kDMA\_NoTrigger*** Trigger is disabled.

***kDMA\_LowLevelTrigger*** Low level active trigger.

***kDMA\_HighLevelTrigger*** High level active trigger.

***kDMA\_FallingEdgeTrigger*** Falling edge active trigger.

***kDMA\_RisingEdgeTrigger*** Rising edge active trigger.

### 13.6.4 enum dma\_trigger\_burst\_t

Enumerator

***kDMA\_SingleTransfer*** Single transfer.

***kDMA\_LevelBurstTransfer*** Burst transfer driven by level trigger.

***kDMA\_EdgeBurstTransfer1*** Perform 1 transfer by edge trigger.

***kDMA\_EdgeBurstTransfer2*** Perform 2 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer4*** Perform 4 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer8*** Perform 8 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer16*** Perform 16 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer32*** Perform 32 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer64*** Perform 64 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer128*** Perform 128 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer256*** Perform 256 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer512*** Perform 512 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer1024*** Perform 1024 transfers by edge trigger.

### 13.6.5 enum dma\_burst\_wrap\_t

Enumerator

***kDMA\_NoWrap*** Wrapping is disabled.

***kDMA\_SrcWrap*** Wrapping is enabled for source.

***kDMA\_DstWrap*** Wrapping is enabled for destination.

***kDMA\_SrcAndDstWrap*** Wrapping is enabled for source and destination.

## Function Documentation

### 13.6.6 enum dma\_transfer\_type\_t

Enumerator

***kDMA\_MemoryToMemory*** Transfer from memory to memory (increment source and destination)

***kDMA\_PeripheralToMemory*** Transfer from peripheral to memory (increment only destination)

***kDMA\_MemoryToPeripheral*** Transfer from memory to peripheral (increment only source)

***kDMA\_StaticToStatic*** Peripheral to static memory (do not increment source or destination)

### 13.6.7 enum \_dma\_transfer\_status

Enumerator

***kStatus\_DMA\_Busy*** Channel is busy and can't handle the transfer request.

## 13.7 Function Documentation

### 13.7.1 void DMA\_Init ( DMA\_Type \* *base* )

This function enable the DMA clock, set descriptor table and enable DMA peripheral.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DMA peripheral base address. |
|-------------|------------------------------|

### 13.7.2 void DMA\_Deinit ( DMA\_Type \* *base* )

This function gates the DMA clock.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DMA peripheral base address. |
|-------------|------------------------------|

### 13.7.3 static bool DMA\_ChannelsActive ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

## Returns

True for active state, false otherwise.

### 13.7.4 static void DMA\_EnableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

### 13.7.5 static void DMA\_DisableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

### 13.7.6 static void DMA\_EnableChannel ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

### 13.7.7 static void DMA\_DisableChannel ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Function Documentation

### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

### 13.7.8 static void DMA\_EnableChannelPeriphRq ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

### 13.7.9 static void DMA\_DisableChannelPeriphRq ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

### Returns

True for enabled PeriphRq, false for disabled.

### 13.7.10 void DMA\_ConfigureChannelTrigger ( DMA\_Type \* *base*, uint32\_t *channel*, dma\_channel\_trigger\_t \* *trigger* )

### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

|                |                        |
|----------------|------------------------|
| <i>trigger</i> | trigger configuration. |
|----------------|------------------------|

### 13.7.11 uint32\_t DMA\_GetRemainingBytes ( DMA\_Type \* *base*, uint32\_t *channel* )

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

Returns

The number of bytes which have not been transferred yet.

### 13.7.12 static void DMA\_SetChannelPriority ( DMA\_Type \* *base*, uint32\_t *channel*, dma\_priority\_t *priority* ) [inline], [static]

Parameters

|                 |                              |
|-----------------|------------------------------|
| <i>base</i>     | DMA peripheral base address. |
| <i>channel</i>  | DMA channel number.          |
| <i>priority</i> | Channel priority value.      |

### 13.7.13 static dma\_priority\_t DMA\_GetChannelPriority ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

Returns

Channel priority value.

### 13.7.14 void DMA\_CreateDescriptor ( dma\_descriptor\_t \* *desc*, dma\_xfercfg\_t \* *xfercfg*, void \* *srcAddr*, void \* *dstAddr*, void \* *nextDesc* )

## Function Documentation

### Parameters

|                 |                                            |
|-----------------|--------------------------------------------|
| <i>desc</i>     | DMA descriptor address.                    |
| <i>xfercfg</i>  | Transfer configuration for DMA descriptor. |
| <i>srcAddr</i>  | Address of last item to transmit           |
| <i>dstAddr</i>  | Address of last item to receive.           |
| <i>nextDesc</i> | Address of next descriptor in chain.       |

### 13.7.15 void DMA\_AbortTransfer ( dma\_handle\_t \* *handle* )

This function aborts DMA transfer specified by handle.

### Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

### 13.7.16 void DMA\_CreateHandle ( dma\_handle\_t \* *handle*, DMA\_Type \* *base*, uint32\_t *channel* )

This function is called if using transaction API for DMA. This function initializes the internal state of DMA handle.

### Parameters

|                |                                                                             |
|----------------|-----------------------------------------------------------------------------|
| <i>handle</i>  | DMA handle pointer. The DMA handle stores callback function and parameters. |
| <i>base</i>    | DMA peripheral base address.                                                |
| <i>channel</i> | DMA channel number.                                                         |

### 13.7.17 void DMA\_SetCallback ( dma\_handle\_t \* *handle*, dma\_callback *callback*, void \* *userData* )

This callback is called in DMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

## Parameters

|                 |                                  |
|-----------------|----------------------------------|
| <i>handle</i>   | DMA handle pointer.              |
| <i>callback</i> | DMA callback function pointer.   |
| <i>userData</i> | Parameter for callback function. |

**13.7.18 void DMA\_PrepareTransfer ( dma\_transfer\_config\_t \* *config*, void \* *srcAddr*, void \* *dstAddr*, uint32\_t *byteWidth*, uint32\_t *transferBytes*, dma\_transfer\_type\_t *type*, void \* *nextDesc* )**

This function prepares the transfer configuration structure according to the user input.

## Parameters

|                      |                                                          |
|----------------------|----------------------------------------------------------|
| <i>config</i>        | The user configuration structure of type dma_transfer_t. |
| <i>srcAddr</i>       | DMA transfer source address.                             |
| <i>dstAddr</i>       | DMA transfer destination address.                        |
| <i>byteWidth</i>     | DMA transfer destination address width(bytes).           |
| <i>transferBytes</i> | DMA transfer bytes to be transferred.                    |
| <i>type</i>          | DMA transfer type.                                       |
| <i>nextDesc</i>      | Chain custom descriptor to transfer.                     |

## Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, so the source address must be 4 bytes aligned, or it shall result in source address error(SAE).

**13.7.19 status\_t DMA\_SubmitTransfer ( dma\_handle\_t \* *handle*, dma\_transfer\_config\_t \* *config* )**

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time.

## Function Documentation

### Parameters

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>handle</i> | DMA handle pointer.                              |
| <i>config</i> | Pointer to DMA transfer configuration structure. |

### Return values

|                              |                                                                     |
|------------------------------|---------------------------------------------------------------------|
| <i>kStatus_DMA_Success</i>   | It means submit transfer request succeed.                           |
| <i>kStatus_DMA_QueueFull</i> | It means TCD queue is full. Submit transfer request is not allowed. |
| <i>kStatus_DMA_Busy</i>      | It means the given channel is busy, need to submit request later.   |

### 13.7.20 void DMA\_StartTransfer ( dma\_handle\_t \* *handle* )

This function enables the channel request. User can call this function after submitting the transfer request or before submitting the transfer request.

### Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

### 13.7.21 void DMA\_HandleIRQ ( void )

This function clears the channel major interrupt flag and call the callback function if it is not NULL.

## Chapter 14

# FLASH: flash driver

### 14.1 Overview

The MCUXpresso SDK provides a peripheral driver for the flash driver module of MCUXpresso SDK devices.

### 14.2 Typical use case

Example use of FLASH API.

```
int main(void)
{
 flash_config_t config;
 bool pass = true;
 status_t result = 0;
 uint32_t i = 0;
 uint8_t data_buf[TEST_MEM_SIZE];

 /* Board pin, clock, debug console init */
 BOARD_InitHardware();
 /* Configure Flash */
 FLASH_GetDefaultConfig(&config);
 /*Flash module init*/
 FLASH_Init(DEMO_FLASH_BASE, &config);
 PRINTF("FLASH_Init\r\n");

 /* erase test page*/
 result = FLASH_PageErase(DEMO_FLASH_BASE, &config,
 FLASH_ADDR_TO_PAGE(TEST_START_ADDR));
 if (result)
 {
 PRINTF("FLASH_PageErase error result = %d \r\n", result);
 while (1)
 ;
 }
 /*set test data */
 for (i = 0; i < TEST_MEM_SIZE; i++)
 {
 data_buf[i] = (uint8_t)i;
 }
 result = FLASH_Program(DEMO_FLASH_BASE, &config, TEST_START_ADDR, (uint8_t *)&data_buf[0],
 TEST_MEM_SIZE - 1);
 if (result)
 {
 PRINTF("FLASH_Program error result = %d \r\n", result);
 while (1)
 ;
 }
 if (memcmp((void *)TEST_START_ADDR, (uint8_t *)&data_buf[0], TEST_MEM_SIZE - 1))
 {
 pass = false;
 }
 /*show result*/
 if (pass)
 {
 PRINTF("Passed!\r\n");
 }
}
```

## Typical use case

```
 }
 else
 {
 PRINTF("Failed!\r\n");
 }

 while (1)
 ;
}
```

## Files

- file [fsl\\_flash.h](#)

## Data Structures

- struct [flash\\_config\\_t](#)  
*Flash configuration structure. [More...](#)*
- struct [flash\\_lock\\_bit\\_t](#)  
*Flash lock bit Structure definition. [More...](#)*

## Macros

- #define [FLASH\\_TIME\\_BASE](#)(clk)  
*Time base of FLASH timing, 2us: 64 cycles in 32 MHz/32 cycles in 16 MHz/16 cycles in 8 MHz.*
- #define [FLASH\\_ERASE\\_TIME\\_BASE](#) 16000  
*Time base of FLASH timing, 2ms: 16000 cycles in 8 MHz(internal fixed clock)*
- #define [FLASH\\_PROG\\_CYCLE](#) 30  
*Program times in normal write mode.*
- #define [FLASH\\_ADDR\\_TO\\_PAGE](#)(addr) ((uint8\_t)((addr) >> 11))  
*FLASH address convert to page.*

## Enumerations

- enum [flash\\_status\\_t](#) {  
    [kStatus\\_FLASH\\_Success](#) = MAKE\_STATUS(kStatusGroup\_Generic, 0),  
    [kStatus\\_FLASH\\_Fail](#) = MAKE\_STATUS(kStatusGroup\_Generic, 1),  
    [kStatus\\_FLASH\\_InvalidArgument](#) = MAKE\_STATUS(kStatusGroup\_Generic, 4),  
    [kStatus\\_FLASH\\_AddressError](#) = MAKE\_STATUS(kStatusGroup\_FLASH, 0),  
    [kStatus\\_FLASH\\_EraseError](#) = MAKE\_STATUS(kStatusGroup\_FLASH, 1),  
    [kStatus\\_FLASH\\_WriteError](#) = MAKE\_STATUS(kStatusGroup\_FLASH, 2),  
    [kStatus\\_FLASH\\_ProtectionViolation](#),  
    [kStatus\\_FLASH\\_AHBError](#) = MAKE\_STATUS(kStatusGroup\_FLASH, 4),  
    [kStatus\\_FLASH\\_Busy](#) = MAKE\_STATUS(kStatusGroup\_FLASH, 5),  
    [kStatus\\_FLASH\\_WriteDmaIdle](#) = MAKE\_STATUS(kStatusGroup\_FLASH, 6),  
    [kStatus\\_FLASH\\_ReadDmaIdle](#) = MAKE\_STATUS(kStatusGroup\_FLASH, 7) }  
• enum [flash\\_block\\_t](#) {  
    [kFLASH\\_Block0](#) = 1U,  
    [kFLASH\\_Block1](#) = 2U }  
}

## Functions

- static uint32\_t [FLASH\\_GetStatusFlags](#) (void)  
*Get FLASH status flags.*
- static void [FLASH\\_ClearStatusFlags](#) (uint32\_t mask)  
*Clears status flags with the provided mask.*
- static void [FLASH\\_EnableInterrupts](#) (uint32\_t mask)  
*Enables the FLASH interrupt.*
- static void [FLASH\\_DisableInterrupts](#) (uint32\_t mask)  
*Disables the FLASH interrupt.*
- static uint32\_t [FLASH\\_GetBusyStatusFlags](#) (void)  
*Get FLASH busy status flags.*
- void [FLASH\\_GetDefaultConfig](#) (flash\_config\_t \*config)  
*Sets the FLASH configuration structure to default values.*
- status\_t [FLASH\\_Erase](#) (flash\_config\_t \*config, uint32\_t start, uint32\_t lengthInBytes)  
*Erases flash pages encompassed by parameters passed into function.*
- status\_t [FLASH\\_PageErase](#) (flash\_config\_t \*config, uint8\_t pageIdx)  
*Erases a specified FLASH page.*
- status\_t [FLASH\\_BlockErase](#) (flash\_config\_t \*config, uint32\_t block)  
*Erases a specified FLASH block.*
- status\_t [FLASH\\_Program](#) (flash\_config\_t \*config, uint32\_t start, uint32\_t \*src, uint32\_t lengthInBytes)  
*Writes n word data to a specified start address of the FLASH using a polling method.*
- status\_t [FLASH\\_GetLockBit](#) (flash\_config\_t \*config, flash\_lock\_bit\_t \*lockBit)  
*Get FLASH page lock bit.*
- status\_t [FLASH\\_SetLockBit](#) (flash\_config\_t \*config, flash\_lock\_bit\_t \*lockBit)  
*Set FLASH page lock bit.*

## Driver version

- #define [FSL\\_FLASH\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 0))  
*FLASH driver version 2.0.0.*

## 14.3 Data Structure Documentation

### 14.3.1 struct flash\_config\_t

#### Data Fields

- uint32\_t [blockBase](#)  
*A base address of the first block.*
- uint32\_t [totalSize](#)  
*The total size of Flash.*
- uint32\_t [pageSize](#)  
*The size in bytes of a page of Flash.*
- uint8\_t [smartMaxEraseTime](#)  
*The maximum number of erase attempts for one Smart Erase operation.*
- uint8\_t [smartMaxWriteTime](#)  
*The maximum number of write attempts for one Smart Write operation.*
- uint16\_t [programCycle](#)

## Data Structure Documentation

- `uint32_t timeBase`  
*The maximum number of write operations in one flash page program.*
- `uint32_t eraseTimeBase`  
*The amount of AHB clock cycles equal to 2 microseconds.*
- `bool smartWriteEnable`  
*The amount of internal 8 MHz clock cycles to use for the erase time.*  
*The smart write configuration.*

### 14.3.1.0.0.8 Field Documentation

14.3.1.0.0.8.1 `uint32_t flash_config_t::totalSize`

14.3.1.0.0.8.2 `uint32_t flash_config_t::pageSize`

14.3.1.0.0.8.3 `uint8_t flash_config_t::smartMaxEraseTime`

14.3.1.0.0.8.4 `uint8_t flash_config_t::smartMaxWriteTime`

14.3.1.0.0.8.5 `uint16_t flash_config_t::programCycle`

14.3.1.0.0.8.6 `uint32_t flash_config_t::timeBase`

### 14.3.2 struct flash\_lock\_bit\_t

## Data Fields

- `uint32_t lockCtrl0`  
*Flash page lock register0. .*
- `uint32_t lockCtrl1`  
*Flash page lock register1.*
- `uint32_t lockCtrl2`  
*Flash page lock register2.*
- `uint32_t lockCtrl3`  
*Flash page lock register3.*
- `uint32_t lockCtrl4`  
*Flash page lock register4. .*
- `uint32_t lockCtrl5`  
*Flash page lock register5.*
- `uint32_t lockCtrl6`  
*Flash page lock register6.*
- `uint32_t lockCtrl7`  
*Flash page lock register7.*
- `uint32_t lockCtrl8`  
*Flash page lock register8.*

#### 14.3.2.0.0.9 Field Documentation

14.3.2.0.0.9.1 uint32\_t flash\_lock\_bit\_t::lockCtrl0

14.3.2.0.0.9.2 uint32\_t flash\_lock\_bit\_t::lockCtrl1

14.3.2.0.0.9.3 uint32\_t flash\_lock\_bit\_t::lockCtrl2

14.3.2.0.0.9.4 uint32\_t flash\_lock\_bit\_t::lockCtrl3

14.3.2.0.0.9.5 uint32\_t flash\_lock\_bit\_t::lockCtrl4

14.3.2.0.0.9.6 uint32\_t flash\_lock\_bit\_t::lockCtrl5

14.3.2.0.0.9.7 uint32\_t flash\_lock\_bit\_t::lockCtrl6

14.3.2.0.0.9.8 uint32\_t flash\_lock\_bit\_t::lockCtrl7

14.3.2.0.0.9.9 uint32\_t flash\_lock\_bit\_t::lockCtrl8

### 14.4 Macro Definition Documentation

14.4.1 #define FSL\_FLASH\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

### 14.5 Enumeration Type Documentation

#### 14.5.1 enum flash\_status\_t

Enumerator

*kStatus\_FLASH\_Success* flash operation is successful

*kStatus\_FLASH\_Fail* flash operation is not successful

*kStatus\_FLASH\_InvalidArgument* Invalid argument.

*kStatus\_FLASH\_AddressError* Address is out of range.

*kStatus\_FLASH\_EraseError* The erase operation is error.

*kStatus\_FLASH\_WriteError* The erase operation is error.

*kStatus\_FLASH\_ProtectionViolation* The program/erase operation is requested to execute on protected areas.

*kStatus\_FLASH\_AHBError* The AHB operation is error.

*kStatus\_FLASH\_Busy* Flash is busy.

*kStatus\_FLASH\_WriteDmaIdle* Flash write finish.

*kStatus\_FLASH\_ReadDmaIdle* Flash read finish.

#### 14.5.2 enum flash\_block\_t

Enumerator

*kFLASH\_Block0* The block 0 of Flash.

## Function Documentation

*kFLASH\_Block1* The block 1 of Flash.

### 14.6 Function Documentation

#### 14.6.1 `static uint32_t FLASH_GetStatusFlags ( void ) [inline], [static]`

This function get all FLASH status flags.

Returns

FLASH status flags.

#### 14.6.2 `static void FLASH_ClearStatusFlags ( uint32_t mask ) [inline], [static]`

This function clears FLASH status flags with a provided mask.

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>mask</i> | The status flags to be cleared |
|-------------|--------------------------------|

#### 14.6.3 `static void FLASH_EnableInterrupts ( uint32_t mask ) [inline], [static]`

This function enables the FLASH interrupt.

Parameters

|             |                   |
|-------------|-------------------|
| <i>mask</i> | interrupt source. |
|-------------|-------------------|

#### 14.6.4 `static void FLASH_DisableInterrupts ( uint32_t mask ) [inline], [static]`

This function disables the FLASH interrupt.

Parameters

|             |                   |
|-------------|-------------------|
| <i>mask</i> | interrupt source. |
|-------------|-------------------|

#### 14.6.5 static uint32\_t FLASH\_GetBusyStatusFlags ( void ) [inline], [static]

This function get all FLASH busy status flags.

Returns

FLASH busy status flags.

#### 14.6.6 void FLASH\_GetDefaultConfig ( flash\_config\_t \* config )

This function initializes the UART configuration structure to a default value.

```
* config->blockBase = FSL_FEATURE_FLASH_BASE_ADDR;
* config->totalSize = FSL_FEATURE_FLASH_SIZE_BYTES;
* config->pageSize = FSL_FEATURE_FLASH_PAGE_SIZE_BYTES;
* config->eraseTimeBase = FLASH_ERASE_TIME_BASE;
* config->timeBase = FLASH_TIME_BASE(ahb_clk);
* config->programCycle = FLASH_PROG_CYCLE;
* config->smartMaxEraseTime = FLASH_SMART_MAX_ERASE_TIME;
* config->smartMaxWriteTime = FLASH_SMART_MAX_WRITE_TIME;
* config->smartWriteEnable = false;
*
```

Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>config</i> | pointer to flash config structure |
|---------------|-----------------------------------|

Returns

none

#### 14.6.7 status\_t FLASH\_Erase ( flash\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes )

This function erases the appropriate number of flash pages based on the desired start address and length.

## Function Documentation

### Parameters

|                      |                                                                                                   |
|----------------------|---------------------------------------------------------------------------------------------------|
| <i>config</i>        | pointer to configuration structure                                                                |
| <i>start</i>         | Specifies the start address of the FLASH to be erased, the address should be aligned with 4 bytes |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words) to be erased. Must be word aligned.          |

### 14.6.8 status\_t FLASH\_PageErase ( flash\_config\_t \* *config*, uint8\_t *pageIdx* )

This function erases a page based on page\_index.

### Parameters

|                |                                    |
|----------------|------------------------------------|
| <i>config</i>  | pointer to configuration structure |
| <i>pageIdx</i> | The page index to be erased        |

### Returns

status

### 14.6.9 status\_t FLASH\_BlockErase ( flash\_config\_t \* *config*, uint32\_t *block* )

This function erases a block based on block.

### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>config</i> | pointer to configuration structure |
| <i>block</i>  | Specifies the block to be erased   |

### Returns

status

### 14.6.10 status\_t FLASH\_Program ( flash\_config\_t \* *config*, uint32\_t *start*, uint32\_t \* *src*, uint32\_t *lengthInBytes* )

This function programs the flash memory with the desired data for a given flash area as determined by the addr and n\_word.

## Parameters

|                      |                                                                                                    |
|----------------------|----------------------------------------------------------------------------------------------------|
| <i>base</i>          | FLASH peripheral base address.                                                                     |
| <i>config</i>        | pointer to configuration structure                                                                 |
| <i>start</i>         | Specifies the start address of the FLASH to be written, the address should be aligned with 4 bytes |
| <i>src</i>           | Pointer of the write data buffer                                                                   |
| <i>lengthInBytes</i> | The size of data to be written                                                                     |

## Returns

status

#### 14.6.11 **status\_t FLASH\_GetLockBit ( flash\_config\_t \* *config*, flash\_lock\_bit\_t \* *lockBit* )**

This function get the flash page lock bit.

## Parameters

|                |                                                                     |
|----------------|---------------------------------------------------------------------|
| <i>base</i>    | FLASH peripheral base address.                                      |
| <i>config</i>  | pointer to configuration structure                                  |
| <i>lockBit</i> | Pointer of the lock bit configuration structure(0: lock; 1: unlock) |

## Returns

status

#### 14.6.12 **status\_t FLASH\_SetLockBit ( flash\_config\_t \* *config*, flash\_lock\_bit\_t \* *lockBit* )**

This function set the flash page lock bit base based on lockBit.

## Parameters

## Function Documentation

|                |                                                                     |
|----------------|---------------------------------------------------------------------|
| <i>base</i>    | FLASH peripheral base address.                                      |
| <i>config</i>  | pointer to configuration structure                                  |
| <i>lockBit</i> | Pointer of the lock bit configuration structure(0: lock; 1: unlock) |

Returns

status

## Chapter 15

# FLASH\_DMA: flash\_dma driver

### 15.1 Overview

The MCUXpresso SDK provides a peripheral driver for the flash\_dma driver module of MCUXpresso SDK devices.

### 15.2 Typical use case

Example use of FLASH\_DMA API.

```
int main(void)
{
 flash_config_t config;

 status_t result = 0;
 uint32_t i = 0;

 /* Board pin, clock, debug console init */
 BOARD_InitHardware();
 /* Configure Flash */
 FLASH_GetDefaultConfig(&config);

 /*Flash module init*/
 FLASH_Init(DEMO_FLASH_BASE, &config);
 PRINTF("FLASH_Init\r\n");
 /* Configure DMA. */
 DMA_Init(DMA0);
 DMA_EnableChannel(DMA0, FLASH_WRITE_DMA_CHANNEL);
 DMA_EnableChannel(DMA0, FLASH_READ_DMA_CHANNEL);

 DMA_CreateHandle(&g_flashWriteDMAHandle, DMA0, FLASH_WRITE_DMA_CHANNEL);
 DMA_CreateHandle(&g_flashreadDMAHandle, DMA0, FLASH_READ_DMA_CHANNEL);

 FLASH_CreateHandleDMA(DEMO_FLASH_BASE, &g_flashDmaHandle, FLASH_UserCallback, NULL,
 , &g_flashWriteDMAHandle,
 &g_flashreadDMAHandle);

 /* erase test page*/
 result = FLASH_PageErase(DEMO_FLASH_BASE, &config,
 FLASH_ADDR_TO_PAGE(TEST_START_ADDR));
 if (result)
 {
 PRINTF("FLASH_PageErase error result = %d \r\n", result);
 while (1)
 ;
 }

 /*set test data */
 for (i = 0; i < TEST_MEM_SIZE; i++)
 {
 data_buf[i] = (uint8_t)i;
 }
 PRINTF("FLASH_StartWriteDMA addr = 0x%x size = %d \r\n", TEST_START_ADDR, TEST_MEM_SIZE);
 FLASH_StartWriteDMA(DEMO_FLASH_BASE, &g_flashDmaHandle, &config, TEST_START_ADDR, (
 uint32_t *)data_buf,
 TEST_MEM_SIZE / 4);
}
```

## Typical use case

```
while (g_Transfer_Done != true)
{
}
g_Transfer_Done = false;

/*show result*/
if (pass)
{
 PRINTF("Passed!\r\n");
}
else
{
 PRINTF("Failed!\r\n");
}

while (1)
 ;
}
```

## Files

- file [fsl\\_flash\\_dma.h](#)

## Data Structures

- struct [flash\\_dma\\_handle\\_t](#)  
*FLASH DMA handle, users should not touch the content of the handle. [More...](#)*

## Typedefs

- typedef void(\* [flash\\_dma\\_callback\\_t](#))(flash\_dma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*FLASH DMA callback called at the end of transfer.*

## DMA Transactional

- [status\\_t FLASH\\_CreateHandleDMA](#) (flash\_dma\_handle\_t \*handle, [flash\\_dma\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*writeHandle, [dma\\_handle\\_t](#) \*readHandle)  
*Initialize the FLASH DMA handle.*
- [status\\_t FLASH\\_StartReadDMA](#) (flash\_dma\_handle\_t \*handle, [flash\\_config\\_t](#) \*config, uint32\_t addr, const uint32\_t \*pBuf, uint32\_t lengthInWords)  
*Perform a non-blocking FLASH read using DMA.*
- [status\\_t FLASH\\_StartWriteDMA](#) (flash\_dma\_handle\_t \*handle, [flash\\_config\\_t](#) \*config, uint32\_t addr, const uint32\_t \*pBuf, uint32\_t lengthInWords)  
*Perform a non-blocking FLASH write using DMA.*
- void [FLASH\\_AbortDMA](#) (flash\_dma\_handle\_t \*handle)  
*Abort a FLASH transfer using DMA.*

## 15.3 Data Structure Documentation

### 15.3.1 struct \_flash\_dma\_handle

#### Data Fields

- bool [writeInProgress](#)  
*write finished*
- bool [readInProgress](#)  
*read finished*
- [dma\\_handle\\_t](#) \* [writeHandle](#)  
*DMA handler for FLASH write.*
- [dma\\_handle\\_t](#) \* [readHandle](#)  
*DMA handler for FLASH read.*
- [flash\\_dma\\_callback\\_t](#) [callback](#)  
*Callback for FLASH DMA transfer.*
- void \* [userData](#)  
*User Data for FLASH DMA callback.*
- uint32\_t [state](#)  
*Internal state of FLASH DMA transfer.*

## 15.4 Typedef Documentation

### 15.4.1 typedef void(\* flash\_dma\_callback\_t)(flash\_dma\_handle\_t \*handle, status\_t status, void \*userData)

## 15.5 Function Documentation

### 15.5.1 status\_t FLASH\_CreateHandleDMA ( flash\_dma\_handle\_t \* *handle*, flash\_dma\_callback\_t *callback*, void \* *userData*, dma\_handle\_t \* *writeHandle*, dma\_handle\_t \* *readHandle* )

This function initializes the FLASH DMA handle.

Parameters

|                    |                                                                                    |
|--------------------|------------------------------------------------------------------------------------|
| <i>handle</i>      | FLASH handle pointer.                                                              |
| <i>callback</i>    | User callback function called at the end of a transfer.                            |
| <i>userData</i>    | User data for callback.                                                            |
| <i>writeHandle</i> | DMA handle pointer for FLASH write, the handle shall be static allocated by users. |

## Function Documentation

|                   |                                                                                   |
|-------------------|-----------------------------------------------------------------------------------|
| <i>readHandle</i> | DMA handle pointer for FLASH read, the handle shall be static allocated by users. |
|-------------------|-----------------------------------------------------------------------------------|

Return values

|                                |                            |
|--------------------------------|----------------------------|
| <i>kStatus_InvalidArgument</i> | Input argument is invalid. |
|--------------------------------|----------------------------|

### 15.5.2 status\_t FLASH\_StartReadDMA ( flash\_dma\_handle\_t \* *handle*, flash\_config\_t \* *config*, uint32\_t *addr*, const uint32\_t \* *pBuf*, uint32\_t *lengthInWords* )

Note

This interface returned immediately after transfer initiates

Parameters

|                      |                                                                                                    |
|----------------------|----------------------------------------------------------------------------------------------------|
| <i>handle</i>        | FLASH DMA handle pointer.                                                                          |
| <i>config</i>        | pointer to configuration structure                                                                 |
| <i>addr</i>          | Specifies the start address of the FLASH to be written, the address should be aligned with 4 bytes |
| <i>pBuf</i>          | Pointer of the read data buffer                                                                    |
| <i>lengthInWords</i> | The size of data to be written                                                                     |

Return values

|                                |                                                 |
|--------------------------------|-------------------------------------------------|
| <i>kStatus_Success</i>         | Successfully start a transfer.                  |
| <i>kStatus_InvalidArgument</i> | Input argument is invalid.                      |
| <i>kStatus_FLASH_Busy</i>      | FLASH is not idle, is running another transfer. |

### 15.5.3 status\_t FLASH\_StartWriteDMA ( flash\_dma\_handle\_t \* *handle*, flash\_config\_t \* *config*, uint32\_t *addr*, const uint32\_t \* *pBuf*, uint32\_t *lengthInWords* )

Note

This interface returned immediately after transfer initiates

## Parameters

|                      |                                                                                                    |
|----------------------|----------------------------------------------------------------------------------------------------|
| <i>handle</i>        | FLASH DMA handle pointer.                                                                          |
| <i>config</i>        | pointer to configuration structure                                                                 |
| <i>addr</i>          | Specifies the start address of the FLASH to be written, the address should be aligned with 4 bytes |
| <i>pBuf</i>          | Pointer of the write data buffer                                                                   |
| <i>lengthInWords</i> | The size of data to be written                                                                     |

## Return values

|                                |                                                 |
|--------------------------------|-------------------------------------------------|
| <i>kStatus_Success</i>         | Successfully start a transfer.                  |
| <i>kStatus_InvalidArgument</i> | Input argument is invalid.                      |
| <i>kStatus_FLASH_Busy</i>      | FLASH is not idle, is running another transfer. |

**15.5.4 void FLASH\_AbortDMA ( flash\_dma\_handle\_t \* *handle* )**

## Parameters

|               |                                |
|---------------|--------------------------------|
| <i>base</i>   | FLASH peripheral base address. |
| <i>handle</i> | FLASH DMA handle pointer.      |



## Chapter 16

# I2C: Inter-Integrated Circuit Driver

### 16.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MCUXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires the knowledge of the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions [I2C\\_MasterTransferNonBlocking\(\)](#) set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

### 16.2 Typical use case

#### 16.2.1 Master Operation in functional method

```
i2c_master_config_t masterConfig;
uint8_t status;
status_t result = kStatus_Success;
uint8_t txBuff[BUFFER_SIZE];

/* Get default configuration for master. */
I2C_MasterGetDefaultConfig(&masterConfig);

/* Init I2C master. */
I2C_MasterInit(EXAMPLE_I2C_MASTER_BASEADDR, &masterConfig, I2C_MASTER_CLK);

/* Send start and slave address. */
I2C_MasterStart(EXAMPLE_I2C_MASTER_BASEADDR, 7-bit slave address,
 kI2C_Write/kI2C_Read);

/* Wait address sent out. */
while(!((status = I2C_GetStatusFlag(EXAMPLE_I2C_MASTER_BASEADDR)) & kI2C_IntPendingFlag))
{
}

if(status & kI2C_ReceiveNakFlag)
{
 return kStatus_I2C_Nak;
}
```

## Typical use case

```
result = I2C_MasterWriteBlocking(EXAMPLE_I2C_MASTER_BASEADDR, txBuff, BUFFER_SIZE);

if(result)
{
 /* If error occurs, send STOP. */
 I2C_MasterStop(EXAMPLE_I2C_MASTER_BASEADDR, kI2CStop);
 return result;
}

while(!(I2C_GetStatusFlag(EXAMPLE_I2C_MASTER_BASEADDR) & kI2C_IntPendingFlag))
{

}

/* Wait all data sent out, send STOP. */
I2C_MasterStop(EXAMPLE_I2C_MASTER_BASEADDR, kI2CStop);
```

### 16.2.2 Master Operation in interrupt transactional method

```
i2c_master_handle_t g_m_handle;
volatile bool g_MasterCompletionFlag = false;
i2c_master_config_t masterConfig;
uint8_t status;
status_t result = kStatus_Success;
uint8_t txBuff[BUFFER_SIZE];
i2c_master_transfer_t masterXfer;

static void i2c_master_callback(I2C_Type *base, i2c_master_handle_t *handle,
 status_t status, void *userData)
{
 /* Signal transfer success when received success status. */
 if (status == kStatus_Success)
 {
 g_MasterCompletionFlag = true;
 }
}

/* Get default configuration for master. */
I2C_MasterGetDefaultConfig(&masterConfig);

/* Init I2C master. */
I2C_MasterInit(EXAMPLE_I2C_MASTER_BASEADDR, &masterConfig, I2C_MASTER_CLK);

masterXfer.slaveAddress = I2C_MASTER_SLAVE_ADDR_7BIT;
masterXfer.direction = kI2C_Write;
masterXfer.subaddress = NULL;
masterXfer.subaddressSize = 0;
masterXfer.data = txBuff;
masterXfer.dataSize = BUFFER_SIZE;
masterXfer.flags = kI2C_TransferDefaultFlag;

I2C_MasterTransferCreateHandle(EXAMPLE_I2C_MASTER_BASEADDR, &g_m_handle,
 i2c_master_callback, NULL);
I2C_MasterTransferNonBlocking(EXAMPLE_I2C_MASTER_BASEADDR, &g_m_handle, &
 masterXfer);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;
```

### 16.2.3 Master Operation in DMA transactional method

```

i2c_master_dma_handle_t g_m_dma_handle;
dma_handle_t dmaHandle;
volatile bool g_MasterCompletionFlag = false;
i2c_master_config_t masterConfig;
uint8_t txBuff[BUFFER_SIZE];
i2c_master_transfer_t masterXfer;

static void i2c_master_callback(I2C_Type *base, i2c_master_dma_handle_t *handle,
 status_t status, void *userData)
{
 /* Signal transfer success when received success status. */
 if (status == kStatus_Success)
 {
 g_MasterCompletionFlag = true;
 }
}

/* Get default configuration for master. */
I2C_MasterGetDefaultConfig(&masterConfig);

/* Init I2C master. */
I2C_MasterInit(EXAMPLE_I2C_MASTER_BASEADDR, &masterConfig, I2C_MASTER_CLK);

masterXfer.slaveAddress = I2C_MASTER_SLAVE_ADDR_7BIT;
masterXfer.direction = kI2C_Write;
masterXfer.subaddress = NULL;
masterXfer.subaddressSize = 0;
masterXfer.data = txBuff;
masterXfer.dataSize = BUFFER_SIZE;
masterXfer.flags = kI2C_TransferDefaultFlag;

DMA_EnableChannel(EXAMPLE_DMA, EXAMPLE_I2C_MASTER_CHANNEL);
DMA_CreateHandle(&dmaHandle, EXAMPLE_DMA, EXAMPLE_I2C_MASTER_CHANNEL);

I2C_MasterTransferCreateHandleDMA(EXAMPLE_I2C_MASTER_BASEADDR, &
 g_m_dma_handle, i2c_master_callback, NULL, &dmaHandle);
I2C_MasterTransferDMA(EXAMPLE_I2C_MASTER_BASEADDR, &g_m_dma_handle, &masterXfer);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

```

### 16.2.4 Slave Operation in functional method

```

i2c_slave_config_t slaveConfig;
uint8_t status;
status_t result = kStatus_Success;

I2C_SlaveGetDefaultConfig(&slaveConfig); /*default configuration 7-bit addressing
 mode*/
slaveConfig.slaveAddr = 7-bit address
slaveConfig.addressingMode = kI2C_Address7bit/kI2C_RangeMatch;
I2C_SlaveInit(EXAMPLE_I2C_SLAVE_BASEADDR, &slaveConfig);

/* Wait address match. */
while(!((status = I2C_GetStatusFlag(EXAMPLE_I2C_SLAVE_BASEADDR)) & kI2C_AddressMatchFlag))
{
}

```

## Typical use case

```
/* Slave transmit, master reading from slave. */
if (status & kI2C_TransferDirectionFlag)
{
 result = I2C_SlaveWriteBlocking(EXAMPLE_I2C_SLAVE_BASEADDR);
}
else
{
 I2C_SlaveReadBlocking(EXAMPLE_I2C_SLAVE_BASEADDR);
}

return result;
```

### 16.2.5 Slave Operation in interrupt transactional method

```
i2c_slave_config_t slaveConfig;
i2c_slave_handle_t g_s_handle;
volatile bool g_SlaveCompletionFlag = false;

static void i2c_slave_callback(I2C_Type *base, i2c_slave_transfer_t *xfer, void *
 userData)
{
 switch (xfer->event)
 {
 /* Transmit request */
 case kI2C_SlaveTransmitEvent:
 /* Update information for transmit process */
 xfer->data = g_slave_buff;
 xfer->dataSize = I2C_DATA_LENGTH;
 break;

 /* Receive request */
 case kI2C_SlaveReceiveEvent:
 /* Update information for received process */
 xfer->data = g_slave_buff;
 xfer->dataSize = I2C_DATA_LENGTH;
 break;

 /* Transfer done */
 case kI2C_SlaveCompletionEvent:
 g_SlaveCompletionFlag = true;
 break;

 default:
 g_SlaveCompletionFlag = true;
 break;
 }
}

I2C_SlaveGetDefaultConfig(&slaveConfig); /*default configuration 7-bit addressing
 mode*/
slaveConfig.slaveAddr = 7-bit address
slaveConfig.addressingMode = kI2C_Address7bit/kI2C_RangeMatch;

I2C_SlaveInit(EXAMPLE_I2C_SLAVE_BASEADDR, &slaveConfig);

I2C_SlaveTransferCreateHandle(EXAMPLE_I2C_SLAVE_BASEADDR, &g_s_handle,
 i2c_slave_callback, NULL);

I2C_SlaveTransferNonBlocking(EXAMPLE_I2C_SLAVE_BASEADDR, &g_s_handle,
 kI2C_SlaveCompletionEvent);

/* Wait for transfer completed. */
while (!g_SlaveCompletionFlag)
{
}
```

```
g_SlaveCompletionFlag = false;
```

## Modules

- [I2C DMA Driver](#)
- [I2C Driver](#)
- [I2C FreeRTOS Driver](#)
- [I2C Master Driver](#)
- [I2C Slave Driver](#)

## I2C Driver

### 16.3 I2C Driver

#### 16.3.1 Overview

##### Files

- file [fsl\\_i2c.h](#)

##### Macros

- `#define I2C_STAT_MSTCODE_IDLE (0)`  
*Master Idle State Code.*
- `#define I2C_STAT_MSTCODE_RXREADY (1)`  
*Master Receive Ready State Code.*
- `#define I2C_STAT_MSTCODE_TXREADY (2)`  
*Master Transmit Ready State Code.*
- `#define I2C_STAT_MSTCODE_NACKADR (3)`  
*Master NACK by slave on address State Code.*
- `#define I2C_STAT_MSTCODE_NACKDAT (4)`  
*Master NACK by slave on data State Code.*

##### Enumerations

- `enum _i2c_status {`  
    `kStatus_I2C_Busy = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 0),`  
    `kStatus_I2C_Idle = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 1),`  
    `kStatus_I2C_Nak,`  
    `kStatus_I2C_InvalidParameter,`  
    `kStatus_I2C_BitError = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 4),`  
    `kStatus_I2C_ArbitrationLost = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 5),`  
    `kStatus_I2C_NoTransferInProgress,`  
    `kStatus_I2C_DmaRequestFail = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 7) }`  
*I2C status return codes.*

##### Driver version

- `#define NXP_I2C_DRIVER_VERSION (MAKE_VERSION(1, 0, 0))`  
*I2C driver version 1.0.0.*

## 16.3.2 Macro Definition Documentation

### 16.3.2.1 #define NXP\_I2C\_DRIVER\_VERSION (MAKE\_VERSION(1, 0, 0))

## 16.3.3 Enumeration Type Documentation

### 16.3.3.1 enum \_i2c\_status

Enumerator

*kStatus\_I2C\_Busy* The master is already performing a transfer.

*kStatus\_I2C\_Idle* The slave driver is idle.

*kStatus\_I2C\_Nak* The slave device sent a NAK in response to a byte.

*kStatus\_I2C\_InvalidParameter* Unable to proceed due to invalid parameter.

*kStatus\_I2C\_BitError* Transferred bit was not seen on the bus.

*kStatus\_I2C\_ArbitrationLost* Arbitration lost error.

*kStatus\_I2C\_NoTransferInProgress* Attempt to abort a transfer when one is not in progress.

*kStatus\_I2C\_DmaRequestFail* DMA request failed.

## I2C Master Driver

### 16.4 I2C Master Driver

#### 16.4.1 Overview

##### Data Structures

- struct [i2c\\_master\\_config\\_t](#)  
*Structure with settings to initialize the I2C master module. [More...](#)*
- struct [i2c\\_master\\_transfer\\_t](#)  
*Non-blocking transfer descriptor structure. [More...](#)*
- struct [i2c\\_master\\_handle\\_t](#)  
*Driver handle for master non-blocking APIs. [More...](#)*

##### Typedefs

- typedef void(\* [i2c\\_master\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, [status\\_t](#) completionStatus, void \*userData)  
*Master completion callback function pointer type.*

##### Enumerations

- enum [\\_i2c\\_master\\_flags](#) {  
    [kI2C\\_MasterPendingFlag](#) = I2C\_STAT\_MSTPENDING\_MASK,  
    [kI2C\\_MasterArbitrationLostFlag](#) = I2C\_STAT\_MSTARBLOSS\_MASK,  
    [kI2C\\_MasterStartStopErrorFlag](#) = I2C\_STAT\_MSTSTSTPERR\_MASK }  
*I2C master peripheral flags.*
- enum [i2c\\_direction\\_t](#) {  
    [kI2C\\_Write](#) = 0U,  
    [kI2C\\_Read](#) = 1U }  
*Direction of master and slave transfers.*
- enum [\\_i2c\\_master\\_transfer\\_flags](#) {  
    [kI2C\\_TransferDefaultFlag](#) = 0x00U,  
    [kI2C\\_TransferNoStartFlag](#) = 0x01U,  
    [kI2C\\_TransferRepeatedStartFlag](#) = 0x02U,  
    [kI2C\\_TransferNoStopFlag](#) = 0x04U }  
*Transfer option flags.*
- enum [\\_i2c\\_transfer\\_states](#)  
*States for the state machine used by transactional APIs.*

##### Initialization and deinitialization

- void [I2C\\_MasterGetDefaultConfig](#) ([i2c\\_master\\_config\\_t](#) \*masterConfig)  
*Provides a default configuration for the I2C master peripheral.*
- void [I2C\\_MasterInit](#) (I2C\_Type \*base, const [i2c\\_master\\_config\\_t](#) \*masterConfig, uint32\_t src-Clock\_Hz)

- *Initializes the I2C master peripheral.*
- void [I2C\\_MasterDeinit](#) (I2C\_Type \*base)
- *Deinitializes the I2C master peripheral.*
- static void [I2C\\_MasterReset](#) (I2C\_Type \*base)
- *Performs a software reset.*
- static void [I2C\\_MasterEnable](#) (I2C\_Type \*base, bool enable)
- *Enables or disables the I2C module as master.*

## Status

- static uint32\_t [I2C\\_GetStatusFlags](#) (I2C\_Type \*base)
- *Gets the I2C status flags.*
- static void [I2C\\_MasterClearStatusFlags](#) (I2C\_Type \*base, uint32\_t statusMask)
- *Clears the I2C master status flag state.*

## Interrupts

- static void [I2C\\_EnableInterrupts](#) (I2C\_Type \*base, uint32\_t interruptMask)
- *Enables the I2C master interrupt requests.*
- static void [I2C\\_DisableInterrupts](#) (I2C\_Type \*base, uint32\_t interruptMask)
- *Disables the I2C master interrupt requests.*
- static uint32\_t [I2C\\_GetEnabledInterrupts](#) (I2C\_Type \*base)
- *Returns the set of currently enabled I2C master interrupt requests.*

## Bus operations

- void [I2C\\_MasterSetBaudRate](#) (I2C\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz)
- *Sets the I2C bus frequency for master transactions.*
- static bool [I2C\\_MasterGetBusIdleState](#) (I2C\_Type \*base)
- *Returns whether the bus is idle.*
- [status\\_t](#) [I2C\\_MasterStart](#) (I2C\_Type \*base, uint8\_t address, [i2c\\_direction\\_t](#) direction)
- *Sends a START on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterStop](#) (I2C\_Type \*base)
- *Sends a STOP signal on the I2C bus.*
- static [status\\_t](#) [I2C\\_MasterRepeatedStart](#) (I2C\_Type \*base, uint8\_t address, [i2c\\_direction\\_t](#) direction)
- *Sends a REPEATED START on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterWriteBlocking](#) (I2C\_Type \*base, const void \*txBuff, size\_t txSize, uint32\_t flags)
- *Performs a polling send transfer on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterReadBlocking](#) (I2C\_Type \*base, void \*rxBuff, size\_t rxSize, uint32\_t flags)
- *Performs a polling receive transfer on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterTransferBlocking](#) (I2C\_Type \*base, [i2c\\_master\\_transfer\\_t](#) \*xfer)
- *Performs a master polling transfer on the I2C bus.*

## I2C Master Driver

### Non-blocking

- void [I2C\\_MasterTransferCreateHandle](#) (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, [i2c\\_master\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Creates a new handle for the I2C master non-blocking APIs.*
- [status\\_t I2C\\_MasterTransferNonBlocking](#) (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, [i2c\\_master\\_transfer\\_t](#) \*xfer)  
*Performs a non-blocking transaction on the I2C bus.*
- [status\\_t I2C\\_MasterTransferGetCount](#) (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, size\_t \*count)  
*Returns number of bytes transferred so far.*
- void [I2C\\_MasterTransferAbort](#) (I2C\_Type \*base, i2c\_master\_handle\_t \*handle)  
*Terminates a non-blocking I2C master transmission early.*

### IRQ handler

- void [I2C\\_MasterTransferHandleIRQ](#) (I2C\_Type \*base, i2c\_master\_handle\_t \*handle)  
*Reusable routine to handle master interrupts.*

## 16.4.2 Data Structure Documentation

### 16.4.2.1 struct i2c\_master\_config\_t

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the [I2C\\_MasterGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

### Data Fields

- bool [enableMaster](#)  
*Whether to enable master mode.*
- uint32\_t [baudRate\\_Bps](#)  
*Desired baud rate in bits per second.*
- bool [enableTimeout](#)  
*Enable internal timeout function.*

**16.4.2.1.0.10 Field Documentation****16.4.2.1.0.10.1** `bool i2c_master_config_t::enableMaster`**16.4.2.1.0.10.2** `uint32_t i2c_master_config_t::baudRate_Bps`**16.4.2.1.0.10.3** `bool i2c_master_config_t::enableTimeout`**16.4.2.2 struct \_i2c\_master\_transfer**

I2C master transfer typedef.

This structure is used to pass transaction parameters to the [I2C\\_MasterTransferNonBlocking\(\)](#) API.**Data Fields**

- `uint32_t flags`  
*Bit mask of options for the transfer.*
- `uint16_t slaveAddress`  
*The 7-bit slave address.*
- `i2c_direction_t direction`  
*Either [kI2C\\_Read](#) or [kI2C\\_Write](#).*
- `uint32_t subaddress`  
*Sub address.*
- `size_t subaddressSize`  
*Length of sub address to send in bytes.*
- `void * data`  
*Pointer to data to transfer.*
- `size_t dataSize`  
*Number of bytes to transfer.*

**16.4.2.2.0.11 Field Documentation****16.4.2.2.0.11.1** `uint32_t i2c_master_transfer_t::flags`See enumeration [\\_i2c\\_master\\_transfer\\_flags](#) for available options. Set to 0 or [kI2C\\_TransferDefaultFlag](#) for normal transfers.**16.4.2.2.0.11.2** `uint16_t i2c_master_transfer_t::slaveAddress`**16.4.2.2.0.11.3** `i2c_direction_t i2c_master_transfer_t::direction`**16.4.2.2.0.11.4** `uint32_t i2c_master_transfer_t::subaddress`

Transferred MSB first.

**16.4.2.2.0.11.5** `size_t i2c_master_transfer_t::subaddressSize`

Maximum size is 4 bytes.

## I2C Master Driver

16.4.2.2.0.11.6 `void* i2c_master_transfer_t::data`

16.4.2.2.0.11.7 `size_t i2c_master_transfer_t::dataSize`

### 16.4.2.3 `struct _i2c_master_handle`

I2C master handle typedef.

Note

The contents of this structure are private and subject to change.

#### Data Fields

- `uint8_t state`  
*Transfer state machine current state.*
- `uint32_t transferCount`  
*Indicates progress of the transfer.*
- `uint32_t remainingBytes`  
*Remaining byte count in current state.*
- `uint8_t * buf`  
*Buffer pointer for current state.*
- `i2c_master_transfer_t transfer`  
*Copy of the current transfer info.*
- `i2c_master_transfer_callback_t completionCallback`  
*Callback function pointer.*
- `void * userData`  
*Application data passed to callback.*

#### 16.4.2.3.0.12 Field Documentation

16.4.2.3.0.12.1 `uint8_t i2c_master_handle_t::state`

16.4.2.3.0.12.2 `uint32_t i2c_master_handle_t::remainingBytes`

16.4.2.3.0.12.3 `uint8_t* i2c_master_handle_t::buf`

16.4.2.3.0.12.4 `i2c_master_transfer_t i2c_master_handle_t::transfer`

16.4.2.3.0.12.5 `i2c_master_transfer_callback_t i2c_master_handle_t::completionCallback`

16.4.2.3.0.12.6 `void* i2c_master_handle_t::userData`

#### 16.4.3 Typedef Documentation

16.4.3.1 `typedef void(* i2c_master_transfer_callback_t)(I2C_Type *base,  
i2c_master_handle_t *handle, status_t completionStatus, void *userData)`

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to [I2C\\_MasterTransferCreateHandle\(\)](#).

## I2C Master Driver

### Parameters

|                          |                                                                                |
|--------------------------|--------------------------------------------------------------------------------|
| <i>base</i>              | The I2C peripheral base address.                                               |
| <i>completion-Status</i> | Either kStatus_Success or an error code describing how the transfer completed. |
| <i>userData</i>          | Arbitrary pointer-sized value passed from the application.                     |

## 16.4.4 Enumeration Type Documentation

### 16.4.4.1 enum \_i2c\_master\_flags

#### Note

These enums are meant to be OR'd together to form a bit mask.

#### Enumerator

***kI2C\_MasterPendingFlag*** The I2C module is waiting for software interaction.

***kI2C\_MasterArbitrationLostFlag*** The arbitration of the bus was lost. There was collision on the bus

***kI2C\_MasterStartStopErrorFlag*** There was an error during start or stop phase of the transaction.

### 16.4.4.2 enum i2c\_direction\_t

#### Enumerator

***kI2C\_Write*** Master transmit.

***kI2C\_Read*** Master receive.

### 16.4.4.3 enum \_i2c\_master\_transfer\_flags

#### Note

These enumerations are intended to be OR'd together to form a bit mask of options for the [\\_i2c\\_master\\_transfer::flags](#) field.

#### Enumerator

***kI2C\_TransferDefaultFlag*** Transfer starts with a start signal, stops with a stop signal.

***kI2C\_TransferNoStartFlag*** Don't send a start condition, address, and sub address.

***kI2C\_TransferRepeatedStartFlag*** Send a repeated start condition.

***kI2C\_TransferNoStopFlag*** Don't send a stop condition.

#### 16.4.4.4 enum \_i2c\_transfer\_states

### 16.4.5 Function Documentation

#### 16.4.5.1 void I2C\_MasterGetDefaultConfig ( i2c\_master\_config\_t \* *masterConfig* )

This function provides the following default configuration for the I2C master peripheral:

```
* masterConfig->enableMaster = true;
* masterConfig->baudRate_Bps = 100000U;
* masterConfig->enableTimeout = false;
*
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with [I2C\\_MasterInit\(\)](#).

Parameters

|     |                     |                                                                                                          |
|-----|---------------------|----------------------------------------------------------------------------------------------------------|
| out | <i>masterConfig</i> | User provided configuration structure for default values. Refer to <a href="#">i2c_master_config_t</a> . |
|-----|---------------------|----------------------------------------------------------------------------------------------------------|

#### 16.4.5.2 void I2C\_MasterInit ( I2C\_Type \* *base*, const i2c\_master\_config\_t \* *masterConfig*, uint32\_t *srcClock\_Hz* )

This function enables the peripheral clock and initializes the I2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

Parameters

|                     |                                                                                                                                          |
|---------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | The I2C peripheral base address.                                                                                                         |
| <i>masterConfig</i> | User provided peripheral configuration. Use <a href="#">I2C_MasterGetDefaultConfig()</a> to get a set of defaults that you can override. |
| <i>srcClock_Hz</i>  | Frequency in Hertz of the I2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.            |

#### 16.4.5.3 void I2C\_MasterDeinit ( I2C\_Type \* *base* )

This function disables the I2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

## I2C Master Driver

### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

#### 16.4.5.4 static void I2C\_MasterReset ( I2C\_Type \* *base* ) [inline], [static]

Restores the I2C master peripheral to reset conditions.

### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

#### 16.4.5.5 static void I2C\_MasterEnable ( I2C\_Type \* *base*, bool *enable* ) [inline], [static]

### Parameters

|               |                                                                      |
|---------------|----------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                     |
| <i>enable</i> | Pass true to enable or false to disable the specified I2C as master. |

#### 16.4.5.6 static uint32\_t I2C\_GetStatusFlags ( I2C\_Type \* *base* ) [inline], [static]

A bit mask with the state of all I2C status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

### Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

### See Also

[\\_i2c\\_master\\_flags](#)

**16.4.5.7 static void I2C\_MasterClearStatusFlags ( I2C\_Type \* *base*, uint32\_t *statusMask* ) [inline], [static]**

The following status register flags can be cleared:

- [kI2C\\_MasterArbitrationLostFlag](#)
- [kI2C\\_MasterStartStopErrorFlag](#)

Attempts to clear other flags has no effect.

Parameters

|                   |                                                                                                                                                                                                                             |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>       | The I2C peripheral base address.                                                                                                                                                                                            |
| <i>statusMask</i> | A bitmask of status flags that are to be cleared. The mask is composed of <a href="#">_i2c_master_flags</a> enumerators OR'd together. You may pass the result of a previous call to <a href="#">I2C_GetStatusFlags()</a> . |

See Also

[\\_i2c\\_master\\_flags](#).

**16.4.5.8 static void I2C\_EnableInterrupts ( I2C\_Type \* *base*, uint32\_t *interruptMask* ) [inline], [static]**

Parameters

|                      |                                                                                                                                                     |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>          | The I2C peripheral base address.                                                                                                                    |
| <i>interruptMask</i> | Bit mask of interrupts to enable. See <a href="#">_i2c_master_flags</a> for the set of constants that should be OR'd together to form the bit mask. |

**16.4.5.9 static void I2C\_DisableInterrupts ( I2C\_Type \* *base*, uint32\_t *interruptMask* ) [inline], [static]**

Parameters

|                      |                                                                                                                                                      |
|----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>          | The I2C peripheral base address.                                                                                                                     |
| <i>interruptMask</i> | Bit mask of interrupts to disable. See <a href="#">_i2c_master_flags</a> for the set of constants that should be OR'd together to form the bit mask. |

**16.4.5.10 static uint32\_t I2C\_GetEnabledInterrupts ( I2C\_Type \* *base* ) [inline], [static]**

## I2C Master Driver

### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

### Returns

A bitmask composed of [\\_i2c\\_master\\_flags](#) enumerators OR'd together to indicate the set of enabled interrupts.

#### 16.4.5.11 void I2C\_MasterSetBaudRate ( I2C\_Type \* *base*, uint32\_t *baudRate\_Bps*, uint32\_t *srcClock\_Hz* )

The I2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

### Parameters

|                     |                                             |
|---------------------|---------------------------------------------|
| <i>base</i>         | The I2C peripheral base address.            |
| <i>srcClock_Hz</i>  | I2C functional clock frequency in Hertz.    |
| <i>baudRate_Bps</i> | Requested bus frequency in bits per second. |

#### 16.4.5.12 static bool I2C\_MasterGetBusIdleState ( I2C\_Type \* *base* ) [inline], [static]

Requires the master mode to be enabled.

### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

### Return values

|              |              |
|--------------|--------------|
| <i>true</i>  | Bus is busy. |
| <i>false</i> | Bus is idle. |

#### 16.4.5.13 status\_t I2C\_MasterStart ( I2C\_Type \* *base*, uint8\_t *address*, i2c\_direction\_t *direction* )

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

## Parameters

|                  |                                               |
|------------------|-----------------------------------------------|
| <i>base</i>      | I2C peripheral base pointer                   |
| <i>address</i>   | 7-bit slave device address.                   |
| <i>direction</i> | Master transfer directions(transmit/receive). |

## Return values

|                         |                                     |
|-------------------------|-------------------------------------|
| <i>kStatus_Success</i>  | Successfully send the start signal. |
| <i>kStatus_I2C_Busy</i> | Current bus is busy.                |

**16.4.5.14 status\_t I2C\_MasterStop ( I2C\_Type \* *base* )**

## Return values

|                            |                                    |
|----------------------------|------------------------------------|
| <i>kStatus_Success</i>     | Successfully send the stop signal. |
| <i>kStatus_I2C_Timeout</i> | Send stop signal failed, timeout.  |

**16.4.5.15 static status\_t I2C\_MasterRepeatedStart ( I2C\_Type \* *base*, uint8\_t *address*, i2c\_direction\_t *direction* ) [inline], [static]**

## Parameters

|                  |                                               |
|------------------|-----------------------------------------------|
| <i>base</i>      | I2C peripheral base pointer                   |
| <i>address</i>   | 7-bit slave device address.                   |
| <i>direction</i> | Master transfer directions(transmit/receive). |

## Return values

|                         |                                                             |
|-------------------------|-------------------------------------------------------------|
| <i>kStatus_Success</i>  | Successfully send the start signal.                         |
| <i>kStatus_I2C_Busy</i> | Current bus is busy but not occupied by current I2C master. |

**16.4.5.16 status\_t I2C\_MasterWriteBlocking ( I2C\_Type \* *base*, const void \* *txBuff*, size\_t *txSize*, uint32\_t *flags* )**

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns [kStatus\\_I2C\\_Nak](#).

## I2C Master Driver

### Parameters

|               |                                                                                                                                     |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                                                                                    |
| <i>txBuff</i> | The pointer to the data to be transferred.                                                                                          |
| <i>txSize</i> | The length in bytes of the data to be transferred.                                                                                  |
| <i>flags</i>  | Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag |

### Return values

|                                     |                                                    |
|-------------------------------------|----------------------------------------------------|
| <i>kStatus_Success</i>              | Data was sent successfully.                        |
| <i>kStatus_I2C_Busy</i>             | Another master is currently utilizing the bus.     |
| <i>kStatus_I2C_Nak</i>              | The slave device sent a NAK in response to a byte. |
| <i>kStatus_I2C_Arbitration-Lost</i> | Arbitration lost error.                            |

#### 16.4.5.17 **status\_t I2C\_MasterReadBlocking ( I2C\_Type \* *base*, void \* *rxBuff*, size\_t *rxSize*, uint32\_t *flags* )**

### Parameters

|               |                                                                                                                                     |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                                                                                    |
| <i>rxBuff</i> | The pointer to the data to be transferred.                                                                                          |
| <i>rxSize</i> | The length in bytes of the data to be transferred.                                                                                  |
| <i>flags</i>  | Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag |

### Return values

|                                     |                                                    |
|-------------------------------------|----------------------------------------------------|
| <i>kStatus_Success</i>              | Data was received successfully.                    |
| <i>kStatus_I2C_Busy</i>             | Another master is currently utilizing the bus.     |
| <i>kStatus_I2C_Nak</i>              | The slave device sent a NAK in response to a byte. |
| <i>kStatus_I2C_Arbitration-Lost</i> | Arbitration lost error.                            |

#### 16.4.5.18 **status\_t I2C\_MasterTransferBlocking ( I2C\_Type \* *base*, i2c\_master\_transfer\_t \* *xfer* )**

## Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

## Parameters

|             |                                    |
|-------------|------------------------------------|
| <i>base</i> | I2C peripheral base address.       |
| <i>xfer</i> | Pointer to the transfer structure. |

## Return values

|                                     |                                              |
|-------------------------------------|----------------------------------------------|
| <i>kStatus_Success</i>              | Successfully complete the data transmission. |
| <i>kStatus_I2C_Busy</i>             | Previous transmission still not finished.    |
| <i>kStatus_I2C_Timeout</i>          | Transfer error, wait signal timeout.         |
| <i>kStatus_I2C_Arbitration-Lost</i> | Transfer error, arbitration lost.            |
| <i>kStatus_I2C_Nak</i>              | Transfer error, receive NAK during transfer. |

#### 16.4.5.19 void I2C\_MasterTransferCreateHandle ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, i2c\_master\_transfer\_callback\_t *callback*, void \* *userData* )

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [I2C\\_MasterTransferAbort\(\)](#) API shall be called.

## Parameters

|     |                 |                                                              |
|-----|-----------------|--------------------------------------------------------------|
|     | <i>base</i>     | The I2C peripheral base address.                             |
| out | <i>handle</i>   | Pointer to the I2C master driver handle.                     |
|     | <i>callback</i> | User provided pointer to the asynchronous callback function. |
|     | <i>userData</i> | User provided pointer to the application callback data.      |

#### 16.4.5.20 status\_t I2C\_MasterTransferNonBlocking ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, i2c\_master\_transfer\_t \* *xfer* )

## I2C Master Driver

### Parameters

|               |                                          |
|---------------|------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.         |
| <i>handle</i> | Pointer to the I2C master driver handle. |
| <i>xfer</i>   | The pointer to the transfer descriptor.  |

### Return values

|                         |                                                                                                             |
|-------------------------|-------------------------------------------------------------------------------------------------------------|
| <i>kStatus_Success</i>  | The transaction was started successfully.                                                                   |
| <i>kStatus_I2C_Busy</i> | Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress. |

#### 16.4.5.21 `status_t I2C_MasterTransferGetCount ( I2C_Type * base, i2c_master_handle_t * handle, size_t * count )`

### Parameters

|     |               |                                                                     |
|-----|---------------|---------------------------------------------------------------------|
|     | <i>base</i>   | The I2C peripheral base address.                                    |
|     | <i>handle</i> | Pointer to the I2C master driver handle.                            |
| out | <i>count</i>  | Number of bytes transferred so far by the non-blocking transaction. |

### Return values

|                         |  |
|-------------------------|--|
| <i>kStatus_Success</i>  |  |
| <i>kStatus_I2C_Busy</i> |  |

#### 16.4.5.22 `void I2C_MasterTransferAbort ( I2C_Type * base, i2c_master_handle_t * handle )`

### Note

It is not safe to call this function from an IRQ handler that has a higher priority than the I2C peripheral's IRQ priority.

### Parameters

---

|               |                                          |
|---------------|------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.         |
| <i>handle</i> | Pointer to the I2C master driver handle. |

Return values

|                         |                                                                |
|-------------------------|----------------------------------------------------------------|
| <i>kStatus_Success</i>  | A transaction was successfully aborted.                        |
| <i>kStatus_I2C_Idle</i> | There is not a non-blocking transaction currently in progress. |

#### 16.4.5.23 void I2C\_MasterTransferHandleIRQ ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle* )

Note

This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

Parameters

|               |                                          |
|---------------|------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.         |
| <i>handle</i> | Pointer to the I2C master driver handle. |

### 16.5 I2C Slave Driver

#### 16.5.1 Overview

##### Data Structures

- struct [i2c\\_slave\\_address\\_t](#)  
*Data structure with 7-bit Slave address and Slave address disable. [More...](#)*
- struct [i2c\\_slave\\_config\\_t](#)  
*Structure with settings to initialize the I2C slave module. [More...](#)*
- struct [i2c\\_slave\\_transfer\\_t](#)  
*I2C slave transfer structure. [More...](#)*
- struct [i2c\\_slave\\_handle\\_t](#)  
*I2C slave handle structure. [More...](#)*

##### Typedefs

- typedef void(\* [i2c\\_slave\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer, void \*userData)  
*Slave event callback function pointer type.*

##### Enumerations

- enum [\\_i2c\\_slave\\_flags](#) {  
    [kI2C\\_SlavePendingFlag](#) = I2C\_STAT\_SLVPENDING\_MASK,  
    [kI2C\\_SlaveNotStretching](#) = I2C\_STAT\_SLVNOTSTR\_MASK,  
    [kI2C\\_SlaveSelected](#) = I2C\_STAT\_SLVSEL\_MASK,  
    [kI2C\\_SaveDeselected](#) = I2C\_STAT\_SLVDESEL\_MASK }  
*I2C slave peripheral flags.*
- enum [i2c\\_slave\\_address\\_register\\_t](#) {  
    [kI2C\\_SlaveAddressRegister0](#) = 0U,  
    [kI2C\\_SlaveAddressRegister1](#) = 1U,  
    [kI2C\\_SlaveAddressRegister2](#) = 2U,  
    [kI2C\\_SlaveAddressRegister3](#) = 3U }  
*I2C slave address register.*
- enum [i2c\\_slave\\_address\\_qual\\_mode\\_t](#) {  
    [kI2C\\_QualModeMask](#) = 0U,  
    [kI2C\\_QualModeExtend](#) }  
*I2C slave address match options.*
- enum [i2c\\_slave\\_bus\\_speed\\_t](#)  
*I2C slave bus speed options.*
- enum [i2c\\_slave\\_transfer\\_event\\_t](#) {

```

kI2C_SlaveAddressMatchEvent = 0x01U,
kI2C_SlaveTransmitEvent = 0x02U,
kI2C_SlaveReceiveEvent = 0x04U,
kI2C_SlaveCompletionEvent = 0x20U,
kI2C_SlaveDeselectedEvent,
kI2C_SlaveAllEvents }

```

*Set of events sent to the callback for non blocking slave transfers.*

- enum `i2c_slave_fsm_t`

*I2C slave software finite state machine states.*

## Slave initialization and deinitialization

- void `I2C_SlaveGetDefaultConfig` (`i2c_slave_config_t` \*slaveConfig)  
*Provides a default configuration for the I2C slave peripheral.*
- `status_t I2C_SlaveInit` (`I2C_Type` \*base, const `i2c_slave_config_t` \*slaveConfig, `uint32_t` srcClock-  
\_Hz)  
*Initializes the I2C slave peripheral.*
- void `I2C_SlaveSetAddress` (`I2C_Type` \*base, `i2c_slave_address_register_t` addressRegister, `uint8_t`  
address, bool addressDisable)  
*Configures Slave Address n register.*
- void `I2C_SlaveDeinit` (`I2C_Type` \*base)  
*Deinitializes the I2C slave peripheral.*
- static void `I2C_SlaveEnable` (`I2C_Type` \*base, bool enable)  
*Enables or disables the I2C module as slave.*

## Slave status

- static void `I2C_SlaveClearStatusFlags` (`I2C_Type` \*base, `uint32_t` statusMask)  
*Clears the I2C status flag state.*

## Slave bus operations

- `status_t I2C_SlaveWriteBlocking` (`I2C_Type` \*base, const `uint8_t` \*txBuff, `size_t` txSize)  
*Performs a polling send transfer on the I2C bus.*
- `status_t I2C_SlaveReadBlocking` (`I2C_Type` \*base, `uint8_t` \*rxBuff, `size_t` rxSize)  
*Performs a polling receive transfer on the I2C bus.*

## Slave non-blocking

- void `I2C_SlaveTransferCreateHandle` (`I2C_Type` \*base, `i2c_slave_handle_t` \*handle, `i2c_slave_-`  
`transfer_callback_t` callback, void \*userData)  
*Creates a new handle for the I2C slave non-blocking APIs.*
- `status_t I2C_SlaveTransferNonBlocking` (`I2C_Type` \*base, `i2c_slave_handle_t` \*handle, `uint32_t`  
eventMask)

## I2C Slave Driver

- Starts accepting slave transfers.*
- [status\\_t I2C\\_SlaveSetSendBuffer](#) (I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer, const void \*txData, size\_t txSize, uint32\_t eventMask)  
*Starts accepting master read from slave requests.*
- [status\\_t I2C\\_SlaveSetReceiveBuffer](#) (I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer, void \*rxData, size\_t rxSize, uint32\_t eventMask)  
*Starts accepting master write to slave requests.*
- static [uint32\\_t I2C\\_SlaveGetReceivedAddress](#) (I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer)  
*Returns the slave address sent by the I2C master.*
- void [I2C\\_SlaveTransferAbort](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle)  
*Aborts the slave non-blocking transfers.*
- [status\\_t I2C\\_SlaveTransferGetCount](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle, size\_t \*count)  
*Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.*

## Slave IRQ handler

- void [I2C\\_SlaveTransferHandleIRQ](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle)  
*Reusable routine to handle slave interrupts.*

## 16.5.2 Data Structure Documentation

### 16.5.2.1 struct [i2c\\_slave\\_address\\_t](#)

#### Data Fields

- [uint8\\_t address](#)  
*7-bit Slave address SLVADR.*
- [bool addressDisable](#)  
*Slave address disable SADISABLE.*

#### 16.5.2.1.0.13 Field Documentation

##### 16.5.2.1.0.13.1 [uint8\\_t i2c\\_slave\\_address\\_t::address](#)

##### 16.5.2.1.0.13.2 [bool i2c\\_slave\\_address\\_t::addressDisable](#)

### 16.5.2.2 struct [i2c\\_slave\\_config\\_t](#)

This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the [I2C\\_SlaveGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

## Data Fields

- [i2c\\_slave\\_address\\_t address0](#)  
*Slave's 7-bit address and disable.*
- [i2c\\_slave\\_address\\_t address1](#)  
*Alternate slave 7-bit address and disable.*
- [i2c\\_slave\\_address\\_t address2](#)  
*Alternate slave 7-bit address and disable.*
- [i2c\\_slave\\_address\\_t address3](#)  
*Alternate slave 7-bit address and disable.*
- [i2c\\_slave\\_address\\_qual\\_mode\\_t qualMode](#)  
*Qualify mode for slave address 0.*
- [uint8\\_t qualAddress](#)  
*Slave address qualifier for address 0.*
- [i2c\\_slave\\_bus\\_speed\\_t busSpeed](#)  
*Slave bus speed mode.*
- [bool enableSlave](#)  
*Enable slave mode.*

### 16.5.2.2.0.14 Field Documentation

**16.5.2.2.0.14.1** [i2c\\_slave\\_address\\_t i2c\\_slave\\_config\\_t::address0](#)

**16.5.2.2.0.14.2** [i2c\\_slave\\_address\\_t i2c\\_slave\\_config\\_t::address1](#)

**16.5.2.2.0.14.3** [i2c\\_slave\\_address\\_t i2c\\_slave\\_config\\_t::address2](#)

**16.5.2.2.0.14.4** [i2c\\_slave\\_address\\_t i2c\\_slave\\_config\\_t::address3](#)

**16.5.2.2.0.14.5** [i2c\\_slave\\_address\\_qual\\_mode\\_t i2c\\_slave\\_config\\_t::qualMode](#)

**16.5.2.2.0.14.6** [uint8\\_t i2c\\_slave\\_config\\_t::qualAddress](#)

**16.5.2.2.0.14.7** [i2c\\_slave\\_bus\\_speed\\_t i2c\\_slave\\_config\\_t::busSpeed](#)

If the slave function stretches SCL to allow for software response, it must provide sufficient data setup time to the master before releasing the stretched clock. This is accomplished by inserting one clock time of CLKDIV at that point. The [busSpeed](#) value is used to configure CLKDIV such that one clock time is greater than the tSU;DAT value noted in the I2C bus specification for the I2C mode that is being used. If the [busSpeed](#) mode is unknown at compile time, use the longest data setup time `kI2C_SlaveStandardMode` (250 ns)

**16.5.2.2.0.14.8** [bool i2c\\_slave\\_config\\_t::enableSlave](#)

### 16.5.2.3 struct i2c\_slave\_transfer\_t

## Data Fields

- [i2c\\_slave\\_handle\\_t \\* handle](#)  
*Pointer to handle that contains this transfer.*
- [i2c\\_slave\\_transfer\\_event\\_t event](#)

## I2C Slave Driver

- *Reason the callback is being invoked.*
- `uint8_t receivedAddress`  
*Matching address send by master.*
- `uint32_t eventMask`  
*Mask of enabled events.*
- `uint8_t * rxData`  
*Transfer buffer for receive data.*
- `const uint8_t * txData`  
*Transfer buffer for transmit data.*
- `size_t txSize`  
*Transfer size.*
- `size_t rxSize`  
*Transfer size.*
- `size_t transferredCount`  
*Number of bytes transferred during this transfer.*
- `status_t completionStatus`  
*Success or error code describing how the transfer completed.*

### 16.5.2.3.0.15 Field Documentation

**16.5.2.3.0.15.1** `i2c_slave_handle_t* i2c_slave_transfer_t::handle`

**16.5.2.3.0.15.2** `i2c_slave_transfer_event_t i2c_slave_transfer_t::event`

**16.5.2.3.0.15.3** `uint8_t i2c_slave_transfer_t::receivedAddress`

7-bits plus R/nW bit0

**16.5.2.3.0.15.4** `uint32_t i2c_slave_transfer_t::eventMask`

**16.5.2.3.0.15.5** `size_t i2c_slave_transfer_t::transferredCount`

**16.5.2.3.0.15.6** `status_t i2c_slave_transfer_t::completionStatus`

Only applies for [kI2C\\_SlaveCompletionEvent](#).

### 16.5.2.4 struct\_i2c\_slave\_handle

I2C slave handle typedef.

Note

The contents of this structure are private and subject to change.

### Data Fields

- volatile `i2c_slave_transfer_t transfer`  
*I2C slave transfer.*
- volatile bool `isBusy`

- *Whether transfer is busy.*  
volatile `i2c_slave_fsm_t` `slaveFsm`  
*slave transfer state machine.*
- `i2c_slave_transfer_callback_t` `callback`  
*Callback function called at transfer event.*
- void \* `userData`  
*Callback parameter passed to callback.*

#### 16.5.2.4.0.16 Field Documentation

16.5.2.4.0.16.1 volatile `i2c_slave_transfer_t` `i2c_slave_handle_t::transfer`

16.5.2.4.0.16.2 volatile bool `i2c_slave_handle_t::isBusy`

16.5.2.4.0.16.3 volatile `i2c_slave_fsm_t` `i2c_slave_handle_t::slaveFsm`

16.5.2.4.0.16.4 `i2c_slave_transfer_callback_t` `i2c_slave_handle_t::callback`

16.5.2.4.0.16.5 void\* `i2c_slave_handle_t::userData`

### 16.5.3 Typedef Documentation

16.5.3.1 typedef void(\* `i2c_slave_transfer_callback_t`)(`I2C_Type` \*`base`, volatile `i2c_slave_transfer_t` \*`transfer`, void \*`userData`)

This callback is used only for the slave non-blocking transfer API. To install a callback, use the `I2C_SlaveSetCallback()` function after you have created a handle.

Parameters

|                 |                                                                                      |
|-----------------|--------------------------------------------------------------------------------------|
| <i>base</i>     | Base address for the I2C instance on which the event occurred.                       |
| <i>transfer</i> | Pointer to transfer descriptor containing values passed to and/or from the callback. |
| <i>userData</i> | Arbitrary pointer-sized value passed from the application.                           |

### 16.5.4 Enumeration Type Documentation

16.5.4.1 enum `_i2c_slave_flags`

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

***kI2C\_SlavePendingFlag*** The I2C module is waiting for software interaction.

***kI2C\_SlaveNotStretching*** Indicates whether the slave is currently stretching clock (0 = yes, 1 = no).

## I2C Slave Driver

***kI2C\_SlaveSelected*** Indicates whether the slave is selected by an address match.

***kI2C\_SaveDeselected*** Indicates that slave was previously deselected (deselect event took place, w1c).

### 16.5.4.2 enum i2c\_slave\_address\_register\_t

Enumerator

***kI2C\_SlaveAddressRegister0*** Slave Address 0 register.

***kI2C\_SlaveAddressRegister1*** Slave Address 1 register.

***kI2C\_SlaveAddressRegister2*** Slave Address 2 register.

***kI2C\_SlaveAddressRegister3*** Slave Address 3 register.

### 16.5.4.3 enum i2c\_slave\_address\_qual\_mode\_t

Enumerator

***kI2C\_QualModeMask*** The SLVQUAL0 field (qualAddress) is used as a logical mask for matching address0.

***kI2C\_QualModeExtend*** The SLVQUAL0 (qualAddress) field is used to extend address 0 matching in a range of addresses.

### 16.5.4.4 enum i2c\_slave\_bus\_speed\_t

### 16.5.4.5 enum i2c\_slave\_transfer\_event\_t

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [I2C\\_SlaveTransferNonBlocking\(\)](#) in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

Enumerator

***kI2C\_SlaveAddressMatchEvent*** Received the slave address after a start or repeated start.

***kI2C\_SlaveTransmitEvent*** Callback is requested to provide data to transmit (slave-transmitter role).

***kI2C\_SlaveReceiveEvent*** Callback is requested to provide a buffer in which to place received data (slave-receiver role).

***kI2C\_SlaveCompletionEvent*** All data in the active transfer have been consumed.

***kI2C\_SlaveDeselectedEvent*** The slave function has become deselected (SLVSEL flag changing from 1 to 0).

***kI2C\_SlaveAllEvents*** Bit mask of all available events.

## 16.5.5 Function Documentation

### 16.5.5.1 void I2C\_SlaveGetDefaultConfig ( i2c\_slave\_config\_t \* *slaveConfig* )

This function provides the following default configuration for the I2C slave peripheral:

```
* slaveConfig->enableSlave = true;
* slaveConfig->address0.disable = false;
* slaveConfig->address0.address = 0u;
* slaveConfig->address1.disable = true;
* slaveConfig->address2.disable = true;
* slaveConfig->address3.disable = true;
* slaveConfig->busSpeed = kI2C_SlaveStandardMode;
*
```

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with [I2C\\_SlaveInit\(\)](#). Be sure to override at least the *address0.address* member of the configuration structure with the desired slave address.

Parameters

|     |                    |                                                                                                                    |
|-----|--------------------|--------------------------------------------------------------------------------------------------------------------|
| out | <i>slaveConfig</i> | User provided configuration structure that is set to default values. Refer to <a href="#">i2c_slave_config_t</a> . |
|-----|--------------------|--------------------------------------------------------------------------------------------------------------------|

### 16.5.5.2 status\_t I2C\_SlaveInit ( I2C\_Type \* *base*, const i2c\_slave\_config\_t \* *slaveConfig*, uint32\_t *srcClock\_Hz* )

This function enables the peripheral clock and initializes the I2C slave peripheral as described by the user provided configuration.

Parameters

|                    |                                                                                                                                                             |
|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>        | The I2C peripheral base address.                                                                                                                            |
| <i>slaveConfig</i> | User provided peripheral configuration. Use <a href="#">I2C_SlaveGetDefaultConfig()</a> to get a set of defaults that you can override.                     |
| <i>srcClock_Hz</i> | Frequency in Hertz of the I2C functional clock. Used to calculate CLKDIV value to provide enough data setup time for master when slave stretches the clock. |

### 16.5.5.3 void I2C\_SlaveSetAddress ( I2C\_Type \* *base*, i2c\_slave\_address\_register\_t *addressRegister*, uint8\_t *address*, bool *addressDisable* )

This function writes new value to Slave Address register.

## I2C Slave Driver

### Parameters

|                         |                                                                                                      |
|-------------------------|------------------------------------------------------------------------------------------------------|
| <i>base</i>             | The I2C peripheral base address.                                                                     |
| <i>address-Register</i> | The module supports multiple address registers. The parameter determines which one shall be changed. |
| <i>address</i>          | The slave address to be stored to the address register for matching.                                 |
| <i>addressDisable</i>   | Disable matching of the specified address register.                                                  |

#### 16.5.5.4 void I2C\_SlaveDeinit ( I2C\_Type \* *base* )

This function disables the I2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

#### 16.5.5.5 static void I2C\_SlaveEnable ( I2C\_Type \* *base*, bool *enable* ) [inline], [static]

### Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>base</i>   | The I2C peripheral base address.    |
| <i>enable</i> | True to enable or false to disable. |

#### 16.5.5.6 static void I2C\_SlaveClearStatusFlags ( I2C\_Type \* *base*, uint32\_t *statusMask* ) [inline], [static]

The following status register flags can be cleared:

- slave deselected flag

Attempts to clear other flags has no effect.

### Parameters

---

|                   |                                                                                                                                                                                                                              |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>       | The I2C peripheral base address.                                                                                                                                                                                             |
| <i>statusMask</i> | A bitmask of status flags that are to be cleared. The mask is composed of <a href="#">_i2c_slave_flags</a> enumerators OR'd together. You may pass the result of a previous call to <code>I2C_SlaveGetStatusFlags()</code> . |

See Also

[\\_i2c\\_slave\\_flags](#).

#### 16.5.5.7 `status_t I2C_SlaveWriteBlocking ( I2C_Type * base, const uint8_t * txBuff, size_t txSize )`

The function executes blocking address phase and blocking data phase.

Parameters

|               |                                                    |
|---------------|----------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                   |
| <i>txBuff</i> | The pointer to the data to be transferred.         |
| <i>txSize</i> | The length in bytes of the data to be transferred. |

Returns

`kStatus_Success` Data has been sent.

`kStatus_Fail` Unexpected slave state (master data write while master read from slave is expected).

#### 16.5.5.8 `status_t I2C_SlaveReadBlocking ( I2C_Type * base, uint8_t * rxBuff, size_t rxSize )`

The function executes blocking address phase and blocking data phase.

Parameters

|               |                                                    |
|---------------|----------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                   |
| <i>rxBuff</i> | The pointer to the data to be transferred.         |
| <i>rxSize</i> | The length in bytes of the data to be transferred. |

Returns

`kStatus_Success` Data has been received.

`kStatus_Fail` Unexpected slave state (master data read while master write to slave is expected).

## I2C Slave Driver

### 16.5.5.9 void I2C\_SlaveTransferCreateHandle ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, i2c\_slave\_transfer\_callback\_t *callback*, void \* *userData* )

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [I2C\\_SlaveTransferAbort\(\)](#) API shall be called.

#### Parameters

|     |                 |                                                              |
|-----|-----------------|--------------------------------------------------------------|
|     | <i>base</i>     | The I2C peripheral base address.                             |
| out | <i>handle</i>   | Pointer to the I2C slave driver handle.                      |
|     | <i>callback</i> | User provided pointer to the asynchronous callback function. |
|     | <i>userData</i> | User provided pointer to the application callback data.      |

### 16.5.5.10 status\_t I2C\_SlaveTransferNonBlocking ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, uint32\_t *eventMask* )

Call this API after calling [I2C\\_SlaveInit\(\)](#) and [I2C\\_SlaveTransferCreateHandle\(\)](#) to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to [I2C\\_SlaveTransferCreateHandle\(\)](#). The callback is always invoked from the interrupt context.

If no slave Tx transfer is busy, a master read from slave request invokes [kI2C\\_SlaveTransmitEvent](#) callback. If no slave Rx transfer is busy, a master write to slave request invokes [kI2C\\_SlaveReceiveEvent](#) callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The [kI2C\\_SlaveTransmitEvent](#) and [kI2C\\_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C\\_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

#### Parameters

|                  |                                                                                                                                                                                                                                                                                                    |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | The I2C peripheral base address.                                                                                                                                                                                                                                                                   |
| <i>handle</i>    | Pointer to i2c_slave_handle_t structure which stores the transfer state.                                                                                                                                                                                                                           |
| <i>eventMask</i> | Bit mask formed by OR'ing together <a href="#">i2c_slave_transfer_event_t</a> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <a href="#">kI2C_SlaveAllEvents</a> to enable all events. |

Return values

|                         |                                                           |
|-------------------------|-----------------------------------------------------------|
| <i>kStatus_Success</i>  | Slave transfers were successfully started.                |
| <i>kStatus_I2C_Busy</i> | Slave transfers have already been started on this handle. |

#### 16.5.5.11 **status\_t I2C\_SlaveSetSendBuffer ( I2C\_Type \* *base*, volatile i2c\_slave\_transfer\_t \* *transfer*, const void \* *txData*, size\_t *txSize*, uint32\_t *eventMask* )**

The function can be called in response to [kI2C\\_SlaveTransmitEvent](#) callback to start a new slave Tx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The [kI2C\\_SlaveTransmitEvent](#) and [kI2C\\_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C\\_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

Parameters

|                  |                                                                                                                                                                                                                                                                                                    |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | The I2C peripheral base address.                                                                                                                                                                                                                                                                   |
| <i>transfer</i>  | Pointer to <a href="#">i2c_slave_transfer_t</a> structure.                                                                                                                                                                                                                                         |
| <i>txData</i>    | Pointer to data to send to master.                                                                                                                                                                                                                                                                 |
| <i>txSize</i>    | Size of <i>txData</i> in bytes.                                                                                                                                                                                                                                                                    |
| <i>eventMask</i> | Bit mask formed by OR'ing together <a href="#">i2c_slave_transfer_event_t</a> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <a href="#">kI2C_SlaveAllEvents</a> to enable all events. |

Return values

|                         |                                                           |
|-------------------------|-----------------------------------------------------------|
| <i>kStatus_Success</i>  | Slave transfers were successfully started.                |
| <i>kStatus_I2C_Busy</i> | Slave transfers have already been started on this handle. |

#### 16.5.5.12 **status\_t I2C\_SlaveSetReceiveBuffer ( I2C\_Type \* *base*, volatile i2c\_slave\_transfer\_t \* *transfer*, void \* *rxData*, size\_t *rxSize*, uint32\_t *eventMask* )**

The function can be called in response to [kI2C\\_SlaveReceiveEvent](#) callback to start a new slave Rx transfer from within the transfer callback.

## I2C Slave Driver

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The [kI2C\\_SlaveTransmitEvent](#) and [kI2C\\_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C\\_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

### Parameters

|                  |                                                                                                                                                                                                                                                                                                    |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | The I2C peripheral base address.                                                                                                                                                                                                                                                                   |
| <i>transfer</i>  | Pointer to <a href="#">i2c_slave_transfer_t</a> structure.                                                                                                                                                                                                                                         |
| <i>rxData</i>    | Pointer to data to store data from master.                                                                                                                                                                                                                                                         |
| <i>rxSize</i>    | Size of rxData in bytes.                                                                                                                                                                                                                                                                           |
| <i>eventMask</i> | Bit mask formed by OR'ing together <a href="#">i2c_slave_transfer_event_t</a> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <a href="#">kI2C_SlaveAllEvents</a> to enable all events. |

### Return values

|                         |                                                           |
|-------------------------|-----------------------------------------------------------|
| <i>kStatus_Success</i>  | Slave transfers were successfully started.                |
| <i>kStatus_I2C_Busy</i> | Slave transfers have already been started on this handle. |

#### 16.5.5.13 **static uint32\_t I2C\_SlaveGetReceivedAddress ( I2C\_Type \* *base*, volatile i2c\_slave\_transfer\_t \* *transfer* ) [inline], [static]**

This function should only be called from the address match event callback [kI2C\\_SlaveAddressMatchEvent](#).

### Parameters

|                 |                                  |
|-----------------|----------------------------------|
| <i>base</i>     | The I2C peripheral base address. |
| <i>transfer</i> | The I2C slave transfer.          |

### Returns

The 8-bit address matched by the I2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

#### 16.5.5.14 **void I2C\_SlaveTransferAbort ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle* )**

## Note

This API could be called at any time to stop slave for handling the bus events.

## Parameters

|               |                                                                          |
|---------------|--------------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                         |
| <i>handle</i> | Pointer to i2c_slave_handle_t structure which stores the transfer state. |

## Return values

|                         |  |
|-------------------------|--|
| <i>kStatus_Success</i>  |  |
| <i>kStatus_I2C_Idle</i> |  |

#### 16.5.5.15 status\_t I2C\_SlaveTransferGetCount ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, size\_t \* *count* )

## Parameters

|               |                                                                     |
|---------------|---------------------------------------------------------------------|
| <i>base</i>   | I2C base pointer.                                                   |
| <i>handle</i> | pointer to i2c_slave_handle_t structure.                            |
| <i>count</i>  | Number of bytes transferred so far by the non-blocking transaction. |

## Return values

|                                |                                |
|--------------------------------|--------------------------------|
| <i>kStatus_InvalidArgument</i> | count is Invalid.              |
| <i>kStatus_Success</i>         | Successfully return the count. |

#### 16.5.5.16 void I2C\_SlaveTransferHandleIRQ ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle* )

## Note

This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

## I2C Slave Driver

### Parameters

|               |                                                                                       |
|---------------|---------------------------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                                      |
| <i>handle</i> | Pointer to <code>i2c_slave_handle_t</code> structure which stores the transfer state. |

## 16.6 I2C DMA Driver

### 16.6.1 Overview

#### Data Structures

- struct [i2c\\_master\\_dma\\_handle\\_t](#)  
*I2C master dma transfer structure. [More...](#)*

#### Macros

- #define [I2C\\_MAX\\_DMA\\_TRANSFER\\_COUNT](#) 1024  
*Maximum length of single DMA transfer (determined by capability of the DMA engine)*

#### Typedefs

- typedef void(\* [i2c\\_master\\_dma\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*I2C master dma transfer callback typedef.*

### I2C Block DMA Transfer Operation

- void [I2C\\_MasterTransferCreateHandleDMA](#) (I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle, [i2c\\_master\\_dma\\_transfer\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*dmaHandle)  
*Init the I2C handle which is used in transactional functions.*
- [status\\_t](#) [I2C\\_MasterTransferDMA](#) (I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle, i2c\_master\_transfer\_t \*xfer)  
*Performs a master dma non-blocking transfer on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterTransferGetCountDMA](#) (I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle, size\_t \*count)  
*Get master transfer status during a dma non-blocking transfer.*
- void [I2C\\_MasterTransferAbortDMA](#) (I2C\_Type \*base, i2c\_master\_dma\_handle\_t \*handle)  
*Abort a master dma non-blocking transfer in a early time.*

### 16.6.2 Data Structure Documentation

#### 16.6.2.1 struct \_i2c\_master\_dma\_handle

I2C master dma handle typedef.

#### Data Fields

- uint8\_t [state](#)

## I2C DMA Driver

- *Transfer state machine current state.*  
uint32\_t [transferCount](#)
- *Indicates progress of the transfer.*  
uint32\_t [remainingBytesDMA](#)
- *Remaining byte count to be transferred using DMA.*  
uint8\_t \* [buf](#)
- *Buffer pointer for current state.*  
[dma\\_handle\\_t](#) \* [dmaHandle](#)
- *The DMA handler used.*  
i2c\_master\_transfer\_t [transfer](#)
- *Copy of the current transfer info.*  
[i2c\\_master\\_dma\\_transfer\\_callback\\_t](#) [completionCallback](#)
- *Callback function called after dma transfer finished.*  
void \* [userData](#)
- *Callback parameter passed to callback function.*

### 16.6.2.1.0.17 Field Documentation

16.6.2.1.0.17.1 uint8\_t i2c\_master\_dma\_handle\_t::state

16.6.2.1.0.17.2 uint32\_t i2c\_master\_dma\_handle\_t::remainingBytesDMA

16.6.2.1.0.17.3 uint8\_t\* i2c\_master\_dma\_handle\_t::buf

16.6.2.1.0.17.4 dma\_handle\_t\* i2c\_master\_dma\_handle\_t::dmaHandle

16.6.2.1.0.17.5 i2c\_master\_transfer\_t i2c\_master\_dma\_handle\_t::transfer

16.6.2.1.0.17.6 i2c\_master\_dma\_transfer\_callback\_t i2c\_master\_dma\_handle\_t::completion-  
Callback

16.6.2.1.0.17.7 void\* i2c\_master\_dma\_handle\_t::userData

### 16.6.3 Typedef Documentation

16.6.3.1 typedef void(\* i2c\_master\_dma\_transfer\_callback\_t)(I2C\_Type \*base,  
i2c\_master\_dma\_handle\_t \*handle, status\_t status, void \*userData)

### 16.6.4 Function Documentation

16.6.4.1 void I2C\_MasterTransferCreateHandleDMA ( I2C\_Type \* *base*,  
i2c\_master\_dma\_handle\_t \* *handle*, i2c\_master\_dma\_transfer\_callback\_t  
*callback*, void \* *userData*, dma\_handle\_t \* *dmaHandle* )

## Parameters

|                  |                                              |
|------------------|----------------------------------------------|
| <i>base</i>      | I2C peripheral base address                  |
| <i>handle</i>    | pointer to i2c_master_dma_handle_t structure |
| <i>callback</i>  | pointer to user callback function            |
| <i>userData</i>  | user param passed to the callback function   |
| <i>dmaHandle</i> | DMA handle pointer                           |

#### 16.6.4.2 status\_t I2C\_MasterTransferDMA ( I2C\_Type \* *base*, i2c\_master\_dma\_handle\_t \* *handle*, i2c\_master\_transfer\_t \* *xfer* )

## Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>base</i>   | I2C peripheral base address                            |
| <i>handle</i> | pointer to i2c_master_dma_handle_t structure           |
| <i>xfer</i>   | pointer to transfer structure of i2c_master_transfer_t |

## Return values

|                                     |                                              |
|-------------------------------------|----------------------------------------------|
| <i>kStatus_Success</i>              | Successfully complete the data transmission. |
| <i>kStatus_I2C_Busy</i>             | Previous transmission still not finished.    |
| <i>kStatus_I2C_Timeout</i>          | Transfer error, wait signal timeout.         |
| <i>kStatus_I2C_Arbitration-Lost</i> | Transfer error, arbitration lost.            |
| <i>kStatus_I2C_Nak</i>              | Transfer error, receive Nak during transfer. |

#### 16.6.4.3 status\_t I2C\_MasterTransferGetCountDMA ( I2C\_Type \* *base*, i2c\_master\_dma\_handle\_t \* *handle*, size\_t \* *count* )

## Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | I2C peripheral base address                  |
| <i>handle</i> | pointer to i2c_master_dma_handle_t structure |

## I2C DMA Driver

|              |                                                                     |
|--------------|---------------------------------------------------------------------|
| <i>count</i> | Number of bytes transferred so far by the non-blocking transaction. |
|--------------|---------------------------------------------------------------------|

**16.6.4.4** void I2C\_MasterTransferAbortDMA ( I2C\_Type \* *base*, i2c\_master\_dma\_handle\_t \* *handle* )

Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | I2C peripheral base address                  |
| <i>handle</i> | pointer to i2c_master_dma_handle_t structure |

## 16.7 I2C FreeRTOS Driver

### 16.7.1 Overview

#### Data Structures

- struct [i2c\\_rtos\\_handle\\_t](#)  
*I2C FreeRTOS handle. [More...](#)*

#### I2C RTOS Operation

- [status\\_t I2C\\_RTOS\\_Init](#) ([i2c\\_rtos\\_handle\\_t](#) \*handle, I2C\_Type \*base, const [i2c\\_master\\_config\\_t](#) \*masterConfig, uint32\_t srcClock\_Hz)  
*Initializes I2C.*
- [status\\_t I2C\\_RTOS\\_Deinit](#) ([i2c\\_rtos\\_handle\\_t](#) \*handle)  
*Deinitializes the I2C.*
- [status\\_t I2C\\_RTOS\\_Transfer](#) ([i2c\\_rtos\\_handle\\_t](#) \*handle, [i2c\\_master\\_transfer\\_t](#) \*transfer)  
*Performs I2C transfer.*

### 16.7.2 Data Structure Documentation

#### 16.7.2.1 struct i2c\_rtos\_handle\_t

##### Data Fields

- I2C\_Type \* [base](#)  
*I2C base address.*
- [i2c\\_master\\_handle\\_t](#) [drv\\_handle](#)  
*A handle of the underlying driver, treated as opaque by the RTOS layer.*
- [status\\_t](#) [async\\_status](#)  
*Transactional state of the underlying driver.*
- SemaphoreHandle\_t [mutex](#)  
*A mutex to lock the handle during a transfer.*
- SemaphoreHandle\_t [semaphore](#)  
*A semaphore to notify and unblock task when the transfer ends.*

### 16.7.3 Function Documentation

#### 16.7.3.1 [status\\_t I2C\\_RTOS\\_Init](#) ( [i2c\\_rtos\\_handle\\_t](#) \* *handle*, I2C\_Type \* *base*, const [i2c\\_master\\_config\\_t](#) \* *masterConfig*, uint32\_t *srcClock\_Hz* )

This function initializes the I2C module and the related RTOS context.

## I2C FreeRTOS Driver

### Parameters

|                     |                                                                          |
|---------------------|--------------------------------------------------------------------------|
| <i>handle</i>       | The RTOS I2C handle, the pointer to an allocated space for RTOS context. |
| <i>base</i>         | The pointer base address of the I2C instance to initialize.              |
| <i>masterConfig</i> | Configuration structure to set-up I2C in master mode.                    |
| <i>srcClock_Hz</i>  | Frequency of input clock of the I2C module.                              |

### Returns

status of the operation.

#### 16.7.3.2 status\_t I2C\_RTOS\_Deinit ( i2c\_rtos\_handle\_t \* *handle* )

This function deinitializes the I2C module and the related RTOS context.

### Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | The RTOS I2C handle. |
|---------------|----------------------|

#### 16.7.3.3 status\_t I2C\_RTOS\_Transfer ( i2c\_rtos\_handle\_t \* *handle*, i2c\_master\_transfer\_t \* *transfer* )

This function performs an I2C transfer according to data given in the transfer structure.

### Parameters

|                 |                                               |
|-----------------|-----------------------------------------------|
| <i>handle</i>   | The RTOS I2C handle.                          |
| <i>transfer</i> | Structure specifying the transfer parameters. |

### Returns

status of the operation.

## Chapter 17

# SPI: Serial Peripheral Interface Driver

### 17.1 Overview

SPI driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for SPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the `spi_handle_t` as the first parameter. Initialize the handle by calling the [SPI\\_MasterTransferCreateHandle\(\)](#) or [SPI\\_SlaveTransferCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer. This means that the functions [SPI\\_MasterTransferNonBlocking\(\)](#) and [SPI\\_SlaveTransferNonBlocking\(\)](#) set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_SPI_Idle` status.

### 17.2 Typical use case

#### 17.2.1 SPI master transfer using an interrupt method

```
#define BUFFER_LEN (64)
spi_master_handle_t spiHandle;
spi_master_config_t masterConfig;
spi_transfer_t xfer;
volatile bool isFinished = false;

const uint8_t sendData[BUFFER_LEN] = [.....];
uint8_t receiveBuff[BUFFER_LEN];

void SPI_UserCallback(SPI_Type *base, spi_master_handle_t *handle, status_t status, void *userData)
{
 isFinished = true;
}

void main(void)
{
 //...

 SPI_MasterGetDefaultConfig(&masterConfig);

 SPI_MasterInit(SPI0, &masterConfig, srcClock_Hz);
 SPI_MasterTransferCreateHandle(SPI0, &spiHandle, SPI_UserCallback, NULL);

 // Prepare to send.
 xfer.txData = sendData;
 xfer.rxData = receiveBuff;
```

## Typical use case

```
xfer.dataSize = sizeof(sendData);

// Send out.
SPI_MasterTransferNonBlocking(SPI0, &spiHandle, &xfer);

// Wait send finished.
while (!isFinished)
{
}

// ...
}
```

### 17.2.2 SPI Send/receive using a DMA method

```
#define BUFFER_LEN (64)
spi_dma_handle_t spiHandle;
dma_handle_t g_spiTxDmaHandle;
dma_handle_t g_spiRxDmaHandle;
spi_config_t masterConfig;
spi_transfer_t xfer;
volatile bool isFinished;

/* SPI/DMA buffers MUST be always array of 4B (32 bit) words */
uint32_t sendData[BUFFER_LEN] = ...;
uint32_t receiveBuff[BUFFER_LEN];

void SPI_UserCallback(SPI_Type *base, spi_dma_handle_t *handle, status_t status, void *userData)
{
 isFinished = true;
}

void main(void)
{
 //...

 // Initialize DMA peripheral
 DMA_Init(DMA0);

 // Initialize SPI peripheral
 SPI_MasterGetDefaultConfig(&masterConfig);
 masterConfig.sselNum = SPI_SSEL;
 SPI_MasterInit(SPI0, &masterConfig, srcClock_Hz);

 // Enable DMA channels connected to SPI0 Tx/SPI0 Rx request lines
 DMA_EnableChannel(SPI0, SPI_MASTER_TX_CHANNEL);
 DMA_EnableChannel(SPI0, SPI_MASTER_RX_CHANNEL);

 // Set DMA channels priority
 DMA_SetChannelPriority(SPI0, SPI_MASTER_TX_CHANNEL,
 kDMA_ChannelPriority3);
 DMA_SetChannelPriority(SPI0, SPI_MASTER_RX_CHANNEL,
 kDMA_ChannelPriority2);

 // Creates the DMA handle.
 DMA_CreateHandle(&masterTxHandle, SPI0, SPI_MASTER_TX_CHANNEL);
 DMA_CreateHandle(&masterRxHandle, SPI0, SPI_MASTER_RX_CHANNEL);

 // Create SPI DMA handle
 SPI_MasterTransferCreateHandleDMA(SPI0, spiHandle, SPI_UserCallback,
 NULL, &g_spiTxDmaHandle, &g_spiRxDmaHandle);

 // Prepares to send.
 xfer.txData = sendData;
 xfer.rxData = receiveBuff;
```

```
xfer.dataSize = sizeof(sendData);

// Sends out.
SPI_MasterTransferDMA(SPI0, &spiHandle, &xfer);

// Waits for send to complete.
while (!isFinished)
{
}

// ...
}
```

## Modules

- [SPI DMA Driver](#)
- [SPI Driver](#)
- [SPI FreeRTOS driver](#)

### 17.3 SPI Driver

#### 17.3.1 Overview

This section describes the programming interface of the SPI DMA driver.

#### Files

- file [fsl\\_spi.h](#)

#### Data Structures

- struct [spi\\_master\\_config\\_t](#)  
*SPI master user configure structure. [More...](#)*
- struct [spi\\_slave\\_config\\_t](#)  
*SPI slave user configure structure. [More...](#)*
- struct [spi\\_transfer\\_t](#)  
*SPI transfer structure. [More...](#)*
- struct [spi\\_config\\_t](#)  
*Internal configuration structure used in 'spi' and 'spi\_dma' driver. [More...](#)*
- struct [spi\\_master\\_handle\\_t](#)  
*SPI transfer handle structure. [More...](#)*

#### Typedefs

- typedef [spi\\_master\\_handle\\_t](#) [spi\\_slave\\_handle\\_t](#)  
*Slave handle type.*
- typedef void(\* [spi\\_master\\_callback\\_t](#))(SPI\_Type \*base, [spi\\_master\\_handle\\_t](#) \*handle, [status\\_t](#) status, void \*userData)  
*SPI master callback for finished transmit.*
- typedef void(\* [spi\\_slave\\_callback\\_t](#))(SPI\_Type \*base, [spi\\_slave\\_handle\\_t](#) \*handle, [status\\_t](#) status, void \*userData)  
*SPI slave callback for finished transmit.*

#### Enumerations

- enum [spi\\_xfer\\_option\\_t](#) {  
    [kSPI\\_FrameDelay](#) = (SPI\_FIFOWR\_EOF\_MASK),  
    [kSPI\\_FrameAssert](#) = (SPI\_FIFOWR\_EOT\_MASK) }  
*SPI transfer option.*
- enum [spi\\_shift\\_direction\\_t](#) {  
    [kSPI\\_MsbFirst](#) = 0U,  
    [kSPI\\_LsbFirst](#) = 1U }  
*SPI data shifter direction options.*

- enum `spi_clock_polarity_t` {  
`kSPI_ClockPolarityActiveHigh` = 0x0U,  
`kSPI_ClockPolarityActiveLow` }

*SPI clock polarity configuration.*

- enum `spi_clock_phase_t` {  
`kSPI_ClockPhaseFirstEdge` = 0x0U,  
`kSPI_ClockPhaseSecondEdge` }

*SPI clock phase configuration.*

- enum `spi_txfifo_watermark_t` {  
`kSPI_TxFifo0` = 0,  
`kSPI_TxFifo1` = 1,  
`kSPI_TxFifo2` = 2,  
`kSPI_TxFifo3` = 3,  
`kSPI_TxFifo4` = 4,  
`kSPI_TxFifo5` = 5,  
`kSPI_TxFifo6` = 6,  
`kSPI_TxFifo7` = 7 }

*txFIFO watermark values*

- enum `spi_rxfifo_watermark_t` {  
`kSPI_RxFifo1` = 0,  
`kSPI_RxFifo2` = 1,  
`kSPI_RxFifo3` = 2,  
`kSPI_RxFifo4` = 3,  
`kSPI_RxFifo5` = 4,  
`kSPI_RxFifo6` = 5,  
`kSPI_RxFifo7` = 6,  
`kSPI_RxFifo8` = 7 }

*rxFIFO watermark values*

- enum `spi_data_width_t` {  
`kSPI_Data4Bits` = 3,  
`kSPI_Data5Bits` = 4,  
`kSPI_Data6Bits` = 5,  
`kSPI_Data7Bits` = 6,  
`kSPI_Data8Bits` = 7,  
`kSPI_Data9Bits` = 8,  
`kSPI_Data10Bits` = 9,  
`kSPI_Data11Bits` = 10,  
`kSPI_Data12Bits` = 11,  
`kSPI_Data13Bits` = 12,  
`kSPI_Data14Bits` = 13,  
`kSPI_Data15Bits` = 14,  
`kSPI_Data16Bits` = 15 }

*Transfer data width.*

- enum `spi_ssel_t` {

## SPI Driver

```
kSPI_Ssel0 = 0,
kSPI_Ssel1 = 1,
kSPI_Ssel2 = 2,
kSPI_Ssel3 = 3 }
```

*Slave select.*

- enum `spi_spol_t`  
*ssel polarity*
- enum `_spi_status` {  
    `kStatus_SPI_Busy` = MAKE\_STATUS(kStatusGroup\_LPC\_SPI, 0),  
    `kStatus_SPI_Idle` = MAKE\_STATUS(kStatusGroup\_LPC\_SPI, 1),  
    `kStatus_SPI_Error` = MAKE\_STATUS(kStatusGroup\_LPC\_SPI, 2),  
    `kStatus_SPI_BaudrateNotSupport` }

*SPI transfer status.*

- enum `_spi_interrupt_enable` {  
    `kSPI_RxLvlIrq` = SPI\_FIFOINTENSET\_RXLVL\_MASK,  
    `kSPI_TxLvlIrq` = SPI\_FIFOINTENSET\_TXLVL\_MASK }

*SPI interrupt sources.*

- enum `_spi_statusflags` {  
    `kSPI_TxEmptyFlag` = SPI\_FIFOSTAT\_TXEMPTY\_MASK,  
    `kSPI_TxNotFullFlag` = SPI\_FIFOSTAT\_TXNOTFULL\_MASK,  
    `kSPI_RxNotEmptyFlag` = SPI\_FIFOSTAT\_RXNOTEMPTY\_MASK,  
    `kSPI_RxFullFlag` = SPI\_FIFOSTAT\_RXFULL\_MASK }

*SPI status flags.*

## Functions

- `uint32_t SPI_GetInstance` (SPI\_Type \*base)  
*Returns instance number for SPI peripheral base address.*

## Driver version

- `#define FSL_SPI_DRIVER_VERSION` (MAKE\_VERSION(2, 0, 0))  
*USART driver version 2.0.0.*

## Initialization and deinitialization

- void `SPI_MasterGetDefaultConfig` (`spi_master_config_t` \*config)  
*Sets the SPI master configuration structure to default values.*
- `status_t SPI_MasterInit` (SPI\_Type \*base, const `spi_master_config_t` \*config, `uint32_t` srcClock\_Hz)  
*Initializes the SPI with master configuration.*
- void `SPI_SlaveGetDefaultConfig` (`spi_slave_config_t` \*config)  
*Sets the SPI slave configuration structure to default values.*
- `status_t SPI_SlaveInit` (SPI\_Type \*base, const `spi_slave_config_t` \*config)  
*Initializes the SPI with slave configuration.*

- void [SPI\\_Deinit](#) (SPI\_Type \*base)  
*De-initializes the SPI.*
- static void [SPI\\_Enable](#) (SPI\_Type \*base, bool enable)  
*Enable or disable the SPI Master or Slave.*

## Status

- static uint32\_t [SPI\\_GetStatusFlags](#) (SPI\_Type \*base)  
*Gets the status flag.*

## Interrupts

- static void [SPI\\_EnableInterrupts](#) (SPI\_Type \*base, uint32\_t irqs)  
*Enables the interrupt for the SPI.*
- static void [SPI\\_DisableInterrupts](#) (SPI\_Type \*base, uint32\_t irqs)  
*Disables the interrupt for the SPI.*

## DMA Control

- void [SPI\\_EnableTxDMA](#) (SPI\_Type \*base, bool enable)  
*Enables the DMA request from SPI txFIFO.*
- void [SPI\\_EnableRxDMA](#) (SPI\_Type \*base, bool enable)  
*Enables the DMA request from SPI rxFIFO.*

## Bus Operations

- [status\\_t SPI\\_MasterSetBaud](#) (SPI\_Type \*base, uint32\_t baudrate\_Bps, uint32\_t srcClock\_Hz)  
*Sets the baud rate for SPI transfer.*
- void [SPI\\_WriteData](#) (SPI\_Type \*base, uint16\_t data, uint32\_t configFlags)  
*Writes a data into the SPI data register.*
- static uint32\_t [SPI\\_ReadData](#) (SPI\_Type \*base)  
*Gets a data from the SPI data register.*

## Transactional

- [status\\_t SPI\\_MasterTransferCreateHandle](#) (SPI\_Type \*base, spi\_master\_handle\_t \*handle, [spi\\_master\\_callback\\_t](#) callback, void \*userData)  
*Initializes the SPI master handle.*
- [status\\_t SPI\\_MasterTransferBlocking](#) (SPI\_Type \*base, [spi\\_transfer\\_t](#) \*xfer)  
*Transfers a block of data using a polling method.*
- [status\\_t SPI\\_MasterTransferNonBlocking](#) (SPI\_Type \*base, spi\_master\_handle\_t \*handle, [spi\\_transfer\\_t](#) \*xfer)  
*Performs a non-blocking SPI interrupt transfer.*

## SPI Driver

- `status_t SPI_MasterTransferGetCount` (SPI\_Type \*base, spi\_master\_handle\_t \*handle, size\_t \*count)  
*Gets the master transfer count.*
- void `SPI_MasterTransferAbort` (SPI\_Type \*base, spi\_master\_handle\_t \*handle)  
*SPI master aborts a transfer using an interrupt.*
- void `SPI_MasterTransferHandleIRQ` (SPI\_Type \*base, spi\_master\_handle\_t \*handle)  
*Interrupts the handler for the SPI.*
- static `status_t SPI_SlaveTransferCreateHandle` (SPI\_Type \*base, spi\_slave\_handle\_t \*handle, spi\_slave\_callback\_t callback, void \*userData)  
*Initializes the SPI slave handle.*
- static `status_t SPI_SlaveTransferNonBlocking` (SPI\_Type \*base, spi\_slave\_handle\_t \*handle, spi\_transfer\_t \*xfer)  
*Performs a non-blocking SPI slave interrupt transfer.*
- static `status_t SPI_SlaveTransferGetCount` (SPI\_Type \*base, spi\_slave\_handle\_t \*handle, size\_t \*count)  
*Gets the slave transfer count.*
- static void `SPI_SlaveTransferAbort` (SPI\_Type \*base, spi\_slave\_handle\_t \*handle)  
*SPI slave aborts a transfer using an interrupt.*
- static void `SPI_SlaveTransferHandleIRQ` (SPI\_Type \*base, spi\_slave\_handle\_t \*handle)  
*Interrupts a handler for the SPI slave.*

## 17.3.2 Data Structure Documentation

### 17.3.2.1 struct spi\_master\_config\_t

#### Data Fields

- bool `enableLoopback`  
*Enable loopback for test purpose.*
- bool `enableMaster`  
*Enable SPI at initialization time.*
- `spi_clock_polarity_t` `polarity`  
*Clock polarity.*
- `spi_clock_phase_t` `phase`  
*Clock phase.*
- `spi_shift_direction_t` `direction`  
*MSB or LSB.*
- uint32\_t `baudRate_Bps`  
*Baud Rate for SPI in Hz.*
- `spi_data_width_t` `dataWidth`  
*Width of the data.*
- `spi_ssel_t` `sselNum`  
*Slave select number.*
- `spi_spol_t` `sselPol`  
*Configure active CS polarity.*
- `spi_txfifo_watermark_t` `txWatermark`  
*txFIFO watermark*
- `spi_rxfifo_watermark_t` `rxWatermark`  
*rxFIFO watermark*

### 17.3.2.2 struct spi\_slave\_config\_t

#### Data Fields

- bool [enableSlave](#)  
*Enable SPI at initialization time.*
- [spi\\_clock\\_polarity\\_t](#) [polarity](#)  
*Clock polarity.*
- [spi\\_clock\\_phase\\_t](#) [phase](#)  
*Clock phase.*
- [spi\\_shift\\_direction\\_t](#) [direction](#)  
*MSB or LSB.*
- [spi\\_data\\_width\\_t](#) [dataWidth](#)  
*Width of the data.*
- [spi\\_spol\\_t](#) [sselPol](#)  
*Configure active CS polarity.*
- [spi\\_txfifo\\_watermark\\_t](#) [txWatermark](#)  
*txFIFO watermark*
- [spi\\_rxfifo\\_watermark\\_t](#) [rxWatermark](#)  
*rxFIFO watermark*

### 17.3.2.3 struct spi\_transfer\_t

#### Data Fields

- [uint8\\_t](#) \* [txData](#)  
*Send buffer.*
- [uint8\\_t](#) \* [rxData](#)  
*Receive buffer.*
- [uint32\\_t](#) [configFlags](#)  
*Additional option to control transfer.*
- [size\\_t](#) [dataSize](#)  
*Transfer bytes.*

### 17.3.2.4 struct spi\_config\_t

### 17.3.2.5 struct \_spi\_master\_handle

Master handle type.

#### Data Fields

- [uint8\\_t](#) \*volatile [txData](#)  
*Transfer buffer.*
- [uint8\\_t](#) \*volatile [rxData](#)  
*Receive buffer.*
- volatile [size\\_t](#) [txRemainingBytes](#)  
*Number of data to be transmitted [in bytes].*

## SPI Driver

- volatile size\_t **rxRemainingBytes**  
*Number of data to be received [in bytes].*
- volatile size\_t **toReceiveCount**  
*Receive data remaining in bytes.*
- size\_t **totalByteCount**  
*A number of transfer bytes.*
- volatile uint32\_t **state**  
*SPI internal state.*
- spi\_master\_callback\_t **callback**  
*SPI callback.*
- void \* **userData**  
*Callback parameter.*
- uint8\_t **dataWidth**  
*Width of the data [Valid values: 1 to 16].*
- uint8\_t **sselNum**  
*Slave select number to be asserted when transferring data [Valid values: 0 to 3].*
- uint32\_t **configFlags**  
*Additional option to control transfer.*
- spi\_txfifo\_watermark\_t **txWatermark**  
*txFIFO watermark*
- spi\_rxfifo\_watermark\_t **rxWatermark**  
*rxFIFO watermark*

### 17.3.3 Macro Definition Documentation

#### 17.3.3.1 #define FSL\_SPI\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

### 17.3.4 Enumeration Type Documentation

#### 17.3.4.1 enum spi\_xfer\_option\_t

Enumerator

**kSPI\_FrameDelay** Delay chip select.

**kSPI\_FrameAssert** When transfer ends, assert chip select.

#### 17.3.4.2 enum spi\_shift\_direction\_t

Enumerator

**kSPI\_MsbFirst** Data transfers start with most significant bit.

**kSPI\_LsbFirst** Data transfers start with least significant bit.

### 17.3.4.3 enum spi\_clock\_polarity\_t

Enumerator

***kSPI\_ClockPolarityActiveHigh*** Active-high SPI clock (idles low).

***kSPI\_ClockPolarityActiveLow*** Active-low SPI clock (idles high).

### 17.3.4.4 enum spi\_clock\_phase\_t

Enumerator

***kSPI\_ClockPhaseFirstEdge*** First edge on SCK occurs at the middle of the first cycle of a data transfer.

***kSPI\_ClockPhaseSecondEdge*** First edge on SCK occurs at the start of the first cycle of a data transfer.

### 17.3.4.5 enum spi\_txfifo\_watermark\_t

Enumerator

***kSPI\_TxFifo0*** SPI tx watermark is empty.

***kSPI\_TxFifo1*** SPI tx watermark at 1 item.

***kSPI\_TxFifo2*** SPI tx watermark at 2 items.

***kSPI\_TxFifo3*** SPI tx watermark at 3 items.

***kSPI\_TxFifo4*** SPI tx watermark at 4 items.

***kSPI\_TxFifo5*** SPI tx watermark at 5 items.

***kSPI\_TxFifo6*** SPI tx watermark at 6 items.

***kSPI\_TxFifo7*** SPI tx watermark at 7 items.

### 17.3.4.6 enum spi\_rxfifo\_watermark\_t

Enumerator

***kSPI\_RxFifo1*** SPI rx watermark at 1 item.

***kSPI\_RxFifo2*** SPI rx watermark at 2 items.

***kSPI\_RxFifo3*** SPI rx watermark at 3 items.

***kSPI\_RxFifo4*** SPI rx watermark at 4 items.

***kSPI\_RxFifo5*** SPI rx watermark at 5 items.

***kSPI\_RxFifo6*** SPI rx watermark at 6 items.

***kSPI\_RxFifo7*** SPI rx watermark at 7 items.

***kSPI\_RxFifo8*** SPI rx watermark at 8 items.

### 17.3.4.7 enum spi\_data\_width\_t

Enumerator

|                        |                    |
|------------------------|--------------------|
| <i>kSPI_Data4Bits</i>  | 4 bits data width  |
| <i>kSPI_Data5Bits</i>  | 5 bits data width  |
| <i>kSPI_Data6Bits</i>  | 6 bits data width  |
| <i>kSPI_Data7Bits</i>  | 7 bits data width  |
| <i>kSPI_Data8Bits</i>  | 8 bits data width  |
| <i>kSPI_Data9Bits</i>  | 9 bits data width  |
| <i>kSPI_Data10Bits</i> | 10 bits data width |
| <i>kSPI_Data11Bits</i> | 11 bits data width |
| <i>kSPI_Data12Bits</i> | 12 bits data width |
| <i>kSPI_Data13Bits</i> | 13 bits data width |
| <i>kSPI_Data14Bits</i> | 14 bits data width |
| <i>kSPI_Data15Bits</i> | 15 bits data width |
| <i>kSPI_Data16Bits</i> | 16 bits data width |

### 17.3.4.8 enum spi\_ssel\_t

Enumerator

|                   |                 |
|-------------------|-----------------|
| <i>kSPI_Ssel0</i> | Slave select 0. |
| <i>kSPI_Ssel1</i> | Slave select 1. |
| <i>kSPI_Ssel2</i> | Slave select 2. |
| <i>kSPI_Ssel3</i> | Slave select 3. |

### 17.3.4.9 enum \_spi\_status

Enumerator

|                                       |                                                  |
|---------------------------------------|--------------------------------------------------|
| <i>kStatus_SPI_Busy</i>               | SPI bus is busy.                                 |
| <i>kStatus_SPI_Idle</i>               | SPI is idle.                                     |
| <i>kStatus_SPI_Error</i>              | SPI error.                                       |
| <i>kStatus_SPI_BaudrateNotSupport</i> | Baudrate is not support in current clock source. |

### 17.3.4.10 enum \_spi\_interrupt\_enable

Enumerator

|                      |                     |
|----------------------|---------------------|
| <i>kSPI_RxLvllrq</i> | Rx level interrupt. |
| <i>kSPI_TxLvllrq</i> | Tx level interrupt. |

### 17.3.4.11 enum \_spi\_statusflags

Enumerator

*kSPI\_TxEmptyFlag* txFifo is empty  
*kSPI\_TxNotFullFlag* txFifo is not full  
*kSPI\_RxNotEmptyFlag* rxFIFO is not empty  
*kSPI\_RxFullFlag* rxFIFO is full

## 17.3.5 Function Documentation

### 17.3.5.1 uint32\_t SPI\_GetInstance ( SPI\_Type \* *base* )

### 17.3.5.2 void SPI\_MasterGetDefaultConfig ( spi\_master\_config\_t \* *config* )

The purpose of this API is to get the configuration structure initialized for use in [SPI\\_MasterInit\(\)](#). User may use the initialized structure unchanged in [SPI\\_MasterInit\(\)](#), or modify some fields of the structure before calling [SPI\\_MasterInit\(\)](#). After calling this API, the master is ready to transfer. Example:

```
spi_master_config_t config;
SPI_MasterGetDefaultConfig(&config);
```

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>config</i> | pointer to master config structure |
|---------------|------------------------------------|

### 17.3.5.3 status\_t SPI\_MasterInit ( SPI\_Type \* *base*, const spi\_master\_config\_t \* *config*, uint32\_t *srcClock\_Hz* )

The configuration structure can be filled by user from scratch, or be set with default values by [SPI\\_MasterGetDefaultConfig\(\)](#). After calling this API, the slave is ready to transfer. Example

```
spi_master_config_t config = {
 .baudRate_Bps = 400000,
 ...
};
SPI_MasterInit(SPI0, &config);
```

Parameters

## SPI Driver

|                    |                                           |
|--------------------|-------------------------------------------|
| <i>base</i>        | SPI base pointer                          |
| <i>config</i>      | pointer to master configuration structure |
| <i>srcClock_Hz</i> | Source clock frequency.                   |

### 17.3.5.4 void SPI\_SlaveGetDefaultConfig ( spi\_slave\_config\_t \* *config* )

The purpose of this API is to get the configuration structure initialized for use in [SPI\\_SlaveInit\(\)](#). Modify some fields of the structure before calling [SPI\\_SlaveInit\(\)](#). Example:

```
spi_slave_config_t config;
SPI_SlaveGetDefaultConfig(&config);
```

#### Parameters

|               |                                          |
|---------------|------------------------------------------|
| <i>config</i> | pointer to slave configuration structure |
|---------------|------------------------------------------|

### 17.3.5.5 status\_t SPI\_SlaveInit ( SPI\_Type \* *base*, const spi\_slave\_config\_t \* *config* )

The configuration structure can be filled by user from scratch or be set with default values by [SPI\\_SlaveGetDefaultConfig\(\)](#). After calling this API, the slave is ready to transfer. Example

```
spi_slave_config_t config = {
.polarity = flexSPIClockPolarity_ActiveHigh;
.phase = flexSPIClockPhase_FirstEdge;
.direction = flexSPIMsbFirst;
...
};
SPI_SlaveInit(SPI0, &config);
```

#### Parameters

|               |                                          |
|---------------|------------------------------------------|
| <i>base</i>   | SPI base pointer                         |
| <i>config</i> | pointer to slave configuration structure |

### 17.3.5.6 void SPI\_Deinit ( SPI\_Type \* *base* )

Calling this API resets the SPI module, gates the SPI clock. The SPI module can't work unless calling the SPI\_MasterInit/SPI\_SlaveInit to initialize module.

## Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | SPI base pointer |
|-------------|------------------|

**17.3.5.7 static void SPI\_Enable ( SPI\_Type \* *base*, bool *enable* ) [inline], [static]**

## Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | SPI base pointer                             |
| <i>enable</i> | or disable ( true = enable, false = disable) |

**17.3.5.8 static uint32\_t SPI\_GetStatusFlags ( SPI\_Type \* *base* ) [inline], [static]**

## Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | SPI base pointer |
|-------------|------------------|

## Returns

SPI Status, use status flag to AND [\\_spi\\_statusflags](#) could get the related status.

**17.3.5.9 static void SPI\_EnableInterrupts ( SPI\_Type \* *base*, uint32\_t *irqs* ) [inline], [static]**

## Parameters

|             |                                                                                                                                                                                |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SPI base pointer                                                                                                                                                               |
| <i>irqs</i> | SPI interrupt source. The parameter can be any combination of the following values: <ul style="list-style-type: none"> <li>• kSPI_RxLvlIrq</li> <li>• kSPI_TxLvlIrq</li> </ul> |

**17.3.5.10 static void SPI\_DisableInterrupts ( SPI\_Type \* *base*, uint32\_t *irqs* ) [inline], [static]**

## SPI Driver

### Parameters

|             |                                                                                                                                                                             |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SPI base pointer                                                                                                                                                            |
| <i>irqs</i> | SPI interrupt source. The parameter can be any combination of the following values: <ul style="list-style-type: none"><li>• kSPI_RxLvlIrq</li><li>• kSPI_TxLvlIrq</li></ul> |

### 17.3.5.11 void SPI\_EnableTxDMA ( SPI\_Type \* *base*, bool *enable* )

#### Parameters

|               |                                                |
|---------------|------------------------------------------------|
| <i>base</i>   | SPI base pointer                               |
| <i>enable</i> | True means enable DMA, false means disable DMA |

### 17.3.5.12 void SPI\_EnableRxDMA ( SPI\_Type \* *base*, bool *enable* )

#### Parameters

|               |                                                |
|---------------|------------------------------------------------|
| <i>base</i>   | SPI base pointer                               |
| <i>enable</i> | True means enable DMA, false means disable DMA |

### 17.3.5.13 status\_t SPI\_MasterSetBaud ( SPI\_Type \* *base*, uint32\_t *baudrate\_Bps*, uint32\_t *srcClock\_Hz* )

This is only used in master.

#### Parameters

|                     |                                   |
|---------------------|-----------------------------------|
| <i>base</i>         | SPI base pointer                  |
| <i>baudrate_Bps</i> | baud rate needed in Hz.           |
| <i>srcClock_Hz</i>  | SPI source clock frequency in Hz. |

### 17.3.5.14 void SPI\_WriteData ( SPI\_Type \* *base*, uint16\_t *data*, uint32\_t *configFlags* )

## Parameters

|                    |                                                                  |
|--------------------|------------------------------------------------------------------|
| <i>base</i>        | SPI base pointer                                                 |
| <i>data</i>        | needs to be write.                                               |
| <i>configFlags</i> | transfer configuration options <a href="#">spi_xfer_option_t</a> |

**17.3.5.15 static uint32\_t SPI\_ReadData ( SPI\_Type \* *base* ) [inline], [static]**

## Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | SPI base pointer |
|-------------|------------------|

## Returns

Data in the register.

**17.3.5.16 status\_t SPI\_MasterTransferCreateHandle ( SPI\_Type \* *base*, spi\_master\_handle\_t \* *handle*, spi\_master\_callback\_t *callback*, void \* *userData* )**

This function initializes the SPI master handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, call this API once to get the initialized handle.

## Parameters

|                 |                              |
|-----------------|------------------------------|
| <i>base</i>     | SPI peripheral base address. |
| <i>handle</i>   | SPI handle pointer.          |
| <i>callback</i> | Callback function.           |
| <i>userData</i> | User data.                   |

**17.3.5.17 status\_t SPI\_MasterTransferBlocking ( SPI\_Type \* *base*, spi\_transfer\_t \* *xfer* )**

## Parameters

---

## SPI Driver

|             |                                        |
|-------------|----------------------------------------|
| <i>base</i> | SPI base pointer                       |
| <i>xfer</i> | pointer to spi_xfer_config_t structure |

Return values

|                                |                                |
|--------------------------------|--------------------------------|
| <i>kStatus_Success</i>         | Successfully start a transfer. |
| <i>kStatus_InvalidArgument</i> | Input argument is invalid.     |

### 17.3.5.18 status\_t SPI\_MasterTransferNonBlocking ( SPI\_Type \* *base*, spi\_master\_handle\_t \* *handle*, spi\_transfer\_t \* *xfer* )

Parameters

|               |                                                                          |
|---------------|--------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                             |
| <i>handle</i> | pointer to spi_master_handle_t structure which stores the transfer state |
| <i>xfer</i>   | pointer to spi_xfer_config_t structure                                   |

Return values

|                                |                                               |
|--------------------------------|-----------------------------------------------|
| <i>kStatus_Success</i>         | Successfully start a transfer.                |
| <i>kStatus_InvalidArgument</i> | Input argument is invalid.                    |
| <i>kStatus_SPI_Busy</i>        | SPI is not idle, is running another transfer. |

### 17.3.5.19 status\_t SPI\_MasterTransferGetCount ( SPI\_Type \* *base*, spi\_master\_handle\_t \* *handle*, size\_t \* *count* )

This function gets the master transfer count.

Parameters

|               |                                                                               |
|---------------|-------------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                                  |
| <i>handle</i> | Pointer to the spi_master_handle_t structure which stores the transfer state. |
| <i>count</i>  | The number of bytes transferred by using the non-blocking transaction.        |

Returns

status of status\_t.

**17.3.5.20** void SPI\_MasterTransferAbort ( SPI\_Type \* *base*, spi\_master\_handle\_t \* *handle* )

This function aborts a transfer using an interrupt.

## SPI Driver

### Parameters

|               |                                                                               |
|---------------|-------------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                                  |
| <i>handle</i> | Pointer to the spi_master_handle_t structure which stores the transfer state. |

**17.3.5.21 void SPI\_MasterTransferHandleIRQ ( SPI\_Type \* *base*, spi\_master\_handle\_t \* *handle* )**

### Parameters

|               |                                                                           |
|---------------|---------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                              |
| <i>handle</i> | pointer to spi_master_handle_t structure which stores the transfer state. |

**17.3.5.22 static status\_t SPI\_SlaveTransferCreateHandle ( SPI\_Type \* *base*, spi\_slave\_handle\_t \* *handle*, spi\_slave\_callback\_t *callback*, void \* *userData* ) [inline], [static]**

This function initializes the SPI slave handle which can be used for other SPI slave transactional APIs. Usually, for a specified SPI instance, call this API once to get the initialized handle.

### Parameters

|                 |                              |
|-----------------|------------------------------|
| <i>base</i>     | SPI peripheral base address. |
| <i>handle</i>   | SPI handle pointer.          |
| <i>callback</i> | Callback function.           |
| <i>userData</i> | User data.                   |

**17.3.5.23 static status\_t SPI\_SlaveTransferNonBlocking ( SPI\_Type \* *base*, spi\_slave\_handle\_t \* *handle*, spi\_transfer\_t \* *xfer* ) [inline], [static]**

### Note

The API returns immediately after the transfer initialization is finished.

### Parameters

|               |                                                                          |
|---------------|--------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                             |
| <i>handle</i> | pointer to spi_master_handle_t structure which stores the transfer state |
| <i>xfer</i>   | pointer to spi_xfer_config_t structure                                   |

Return values

|                                |                                               |
|--------------------------------|-----------------------------------------------|
| <i>kStatus_Success</i>         | Successfully start a transfer.                |
| <i>kStatus_InvalidArgument</i> | Input argument is invalid.                    |
| <i>kStatus_SPI_Busy</i>        | SPI is not idle, is running another transfer. |

**17.3.5.24 static status\_t SPI\_SlaveTransferGetCount ( SPI\_Type \* *base*, spi\_slave\_handle\_t \* *handle*, size\_t \* *count* ) [inline], [static]**

This function gets the slave transfer count.

Parameters

|               |                                                                               |
|---------------|-------------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                                  |
| <i>handle</i> | Pointer to the spi_master_handle_t structure which stores the transfer state. |
| <i>count</i>  | The number of bytes transferred by using the non-blocking transaction.        |

Returns

status of status\_t.

**17.3.5.25 static void SPI\_SlaveTransferAbort ( SPI\_Type \* *base*, spi\_slave\_handle\_t \* *handle* ) [inline], [static]**

This function aborts a transfer using an interrupt.

Parameters

|               |                                                                              |
|---------------|------------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                                 |
| <i>handle</i> | Pointer to the spi_slave_handle_t structure which stores the transfer state. |

**17.3.5.26 static void SPI\_SlaveTransferHandleIRQ ( SPI\_Type \* *base*, spi\_slave\_handle\_t \* *handle* ) [inline], [static]**

## SPI Driver

### Parameters

|               |                                                                         |
|---------------|-------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                            |
| <i>handle</i> | pointer to spi_slave_handle_t structure which stores the transfer state |

## 17.4 SPI DMA Driver

### 17.4.1 Overview

This section describes the programming interface of the SPI DMA driver.

#### Files

- file [fsl\\_spi\\_dma.h](#)

#### Data Structures

- struct [spi\\_dma\\_handle\\_t](#)  
*SPI DMA transfer handle, users should not touch the content of the handle. [More...](#)*

#### Typedefs

- typedef void(\* [spi\\_dma\\_callback\\_t](#))(SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*SPI DMA callback called at the end of transfer.*

#### DMA Transactional

- [status\\_t SPI\\_MasterTransferCreateHandleDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [spi\\_dma\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*txHandle, [dma\\_handle\\_t](#) \*rxHandle)  
*Initialize the SPI master DMA handle.*
- [status\\_t SPI\\_MasterTransferDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [spi\\_transfer\\_t](#) \*xfer)  
*Perform a non-blocking SPI transfer using DMA.*
- static [status\\_t SPI\\_SlaveTransferCreateHandleDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [spi\\_dma\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*txHandle, [dma\\_handle\\_t](#) \*rxHandle)  
*Initialize the SPI slave DMA handle.*
- static [status\\_t SPI\\_SlaveTransferDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, [spi\\_transfer\\_t](#) \*xfer)  
*Perform a non-blocking SPI transfer using DMA.*
- void [SPI\\_MasterTransferAbortDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle)  
*Abort a SPI transfer using DMA.*
- [status\\_t SPI\\_MasterTransferGetCountDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, size\_t \*count)  
*Gets the master DMA transfer remaining bytes.*
- static void [SPI\\_SlaveTransferAbortDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle)  
*Abort a SPI transfer using DMA.*
- static [status\\_t SPI\\_SlaveTransferGetCountDMA](#) (SPI\_Type \*base, spi\_dma\_handle\_t \*handle, size\_t \*count)  
*Gets the slave DMA transfer remaining bytes.*

### 17.4.2 Data Structure Documentation

#### 17.4.2.1 struct \_spi\_dma\_handle

##### Data Fields

- volatile bool [txInProgress](#)  
*Send transfer finished.*
- volatile bool [rxInProgress](#)  
*Receive transfer finished.*
- [dma\\_handle\\_t](#) \* [txHandle](#)  
*DMA handler for SPI send.*
- [dma\\_handle\\_t](#) \* [rxHandle](#)  
*DMA handler for SPI receive.*
- uint8\_t [bytesPerFrame](#)  
*Bytes in a frame for SPI transfer.*
- [spi\\_dma\\_callback\\_t](#) [callback](#)  
*Callback for SPI DMA transfer.*
- void \* [userData](#)  
*User Data for SPI DMA callback.*
- uint32\_t [state](#)  
*Internal state of SPI DMA transfer.*
- size\_t [transferSize](#)  
*Bytes need to be transfer.*

### 17.4.3 Typedef Documentation

**17.4.3.1** `typedef void(* spi_dma_callback_t)(SPI_Type *base, spi_dma_handle_t *handle, status_t status, void *userData)`

### 17.4.4 Function Documentation

**17.4.4.1** `status_t SPI_MasterTransferCreateHandleDMA ( SPI_Type * base, spi_dma_handle_t * handle, spi_dma_callback_t callback, void * userData, dma_handle_t * txHandle, dma_handle_t * rxHandle )`

This function initializes the SPI master DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.

Parameters

---

|                 |                                                                               |
|-----------------|-------------------------------------------------------------------------------|
| <i>base</i>     | SPI peripheral base address.                                                  |
| <i>handle</i>   | SPI handle pointer.                                                           |
| <i>callback</i> | User callback function called at the end of a transfer.                       |
| <i>userData</i> | User data for callback.                                                       |
| <i>txHandle</i> | DMA handle pointer for SPI Tx, the handle shall be static allocated by users. |
| <i>rxHandle</i> | DMA handle pointer for SPI Rx, the handle shall be static allocated by users. |

#### 17.4.4.2 **status\_t SPI\_MasterTransferDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, spi\_transfer\_t \* *xfer* )**

Note

This interface returned immediately after transfer initiates, users should call SPI\_GetTransferStatus to poll the transfer status to check whether SPI transfer finished.

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>base</i>   | SPI peripheral base address.       |
| <i>handle</i> | SPI DMA handle pointer.            |
| <i>xfer</i>   | Pointer to dma transfer structure. |

Return values

|                                |                                               |
|--------------------------------|-----------------------------------------------|
| <i>kStatus_Success</i>         | Successfully start a transfer.                |
| <i>kStatus_InvalidArgument</i> | Input argument is invalid.                    |
| <i>kStatus_SPI_Busy</i>        | SPI is not idle, is running another transfer. |

#### 17.4.4.3 **static status\_t SPI\_SlaveTransferCreateHandleDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, spi\_dma\_callback\_t *callback*, void \* *userData*, dma\_handle\_t \* *txHandle*, dma\_handle\_t \* *rxHandle* ) [inline], [static]**

This function initializes the SPI slave DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.

Parameters

## SPI DMA Driver

|                 |                                                                               |
|-----------------|-------------------------------------------------------------------------------|
| <i>base</i>     | SPI peripheral base address.                                                  |
| <i>handle</i>   | SPI handle pointer.                                                           |
| <i>callback</i> | User callback function called at the end of a transfer.                       |
| <i>userData</i> | User data for callback.                                                       |
| <i>txHandle</i> | DMA handle pointer for SPI Tx, the handle shall be static allocated by users. |
| <i>rxHandle</i> | DMA handle pointer for SPI Rx, the handle shall be static allocated by users. |

### 17.4.4.4 static status\_t SPI\_SlaveTransferDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, spi\_transfer\_t \* *xfer* ) [inline], [static]

#### Note

This interface returned immediately after transfer initiates, users should call SPI\_GetTransferStatus to poll the transfer status to check whether SPI transfer finished.

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>base</i>   | SPI peripheral base address.       |
| <i>handle</i> | SPI DMA handle pointer.            |
| <i>xfer</i>   | Pointer to dma transfer structure. |

#### Return values

|                                |                                               |
|--------------------------------|-----------------------------------------------|
| <i>kStatus_Success</i>         | Successfully start a transfer.                |
| <i>kStatus_InvalidArgument</i> | Input argument is invalid.                    |
| <i>kStatus_SPI_Busy</i>        | SPI is not idle, is running another transfer. |

### 17.4.4.5 void SPI\_MasterTransferAbortDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle* )

#### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | SPI peripheral base address. |
|-------------|------------------------------|

|               |                         |
|---------------|-------------------------|
| <i>handle</i> | SPI DMA handle pointer. |
|---------------|-------------------------|

#### 17.4.4.6 **status\_t SPI\_MasterTransferGetCountDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, size\_t \* *count* )**

This function gets the master DMA transfer remaining bytes.

Parameters

|               |                                                                              |
|---------------|------------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                                 |
| <i>handle</i> | A pointer to the spi_dma_handle_t structure which stores the transfer state. |
| <i>count</i>  | A number of bytes transferred by the non-blocking transaction.               |

Returns

status of status\_t.

#### 17.4.4.7 **static void SPI\_SlaveTransferAbortDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle* ) [inline], [static]**

Parameters

|               |                              |
|---------------|------------------------------|
| <i>base</i>   | SPI peripheral base address. |
| <i>handle</i> | SPI DMA handle pointer.      |

#### 17.4.4.8 **static status\_t SPI\_SlaveTransferGetCountDMA ( SPI\_Type \* *base*, spi\_dma\_handle\_t \* *handle*, size\_t \* *count* ) [inline], [static]**

This function gets the slave DMA transfer remaining bytes.

Parameters

|               |                                                                              |
|---------------|------------------------------------------------------------------------------|
| <i>base</i>   | SPI peripheral base address.                                                 |
| <i>handle</i> | A pointer to the spi_dma_handle_t structure which stores the transfer state. |

## SPI DMA Driver

|              |                                                                |
|--------------|----------------------------------------------------------------|
| <i>count</i> | A number of bytes transferred by the non-blocking transaction. |
|--------------|----------------------------------------------------------------|

Returns

status of status\_t.

## 17.5 SPI FreeRTOS driver

### 17.5.1 Overview

This section describes the programming interface of the SPI FreeRTOS driver.

#### Files

- file [fsl\\_spi\\_freertos.h](#)

#### Data Structures

- struct [spi\\_rtos\\_handle\\_t](#)  
*SPI FreeRTOS handle. [More...](#)*

#### SPI RTOS Operation

- [status\\_t SPI\\_RTOS\\_Init](#) ([spi\\_rtos\\_handle\\_t](#) \*handle, SPI\_Type \*base, const [spi\\_master\\_config\\_t](#) \*masterConfig, uint32\_t srcClock\_Hz)  
*Initializes SPI.*
- [status\\_t SPI\\_RTOS\\_Deinit](#) ([spi\\_rtos\\_handle\\_t](#) \*handle)  
*Deinitializes the SPI.*
- [status\\_t SPI\\_RTOS\\_Transfer](#) ([spi\\_rtos\\_handle\\_t](#) \*handle, [spi\\_transfer\\_t](#) \*transfer)  
*Performs SPI transfer.*

### 17.5.2 Data Structure Documentation

#### 17.5.2.1 struct spi\_rtos\_handle\_t

##### Data Fields

- SPI\_Type \* [base](#)  
*SPI base address.*
- [spi\\_master\\_handle\\_t](#) [drv\\_handle](#)  
*Handle of the underlying driver, treated as opaque by the RTOS layer.*
- SemaphoreHandle\_t [mutex](#)  
*Mutex to lock the handle during a transfer.*
- SemaphoreHandle\_t [event](#)  
*Semaphore to notify and unblock task when transfer ends.*

### 17.5.3 Function Documentation

**17.5.3.1** `status_t SPI_RTOS_Init ( spi_rtos_handle_t * handle, SPI_Type * base, const spi_master_config_t * masterConfig, uint32_t srcClock_Hz )`

This function initializes the SPI module and related RTOS context.

## Parameters

|                     |                                                                          |
|---------------------|--------------------------------------------------------------------------|
| <i>handle</i>       | The RTOS SPI handle, the pointer to an allocated space for RTOS context. |
| <i>base</i>         | The pointer base address of the SPI instance to initialize.              |
| <i>masterConfig</i> | Configuration structure to set-up SPI in master mode.                    |
| <i>srcClock_Hz</i>  | Frequency of input clock of the SPI module.                              |

## Returns

status of the operation.

### 17.5.3.2 status\_t SPI\_RTOS\_Deinit ( spi\_rtos\_handle\_t \* *handle* )

This function deinitializes the SPI module and related RTOS context.

## Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | The RTOS SPI handle. |
|---------------|----------------------|

### 17.5.3.3 status\_t SPI\_RTOS\_Transfer ( spi\_rtos\_handle\_t \* *handle*, spi\_transfer\_t \* *transfer* )

This function performs an SPI transfer according to data given in the transfer structure.

## Parameters

|                 |                                               |
|-----------------|-----------------------------------------------|
| <i>handle</i>   | The RTOS SPI handle.                          |
| <i>transfer</i> | Structure specifying the transfer parameters. |

## Returns

status of the operation.



## Chapter 18

# USART: Universal Asynchronous Receiver/Transmitter Driver

### 18.1 Overview

The MCUXpresso SDK provides a peripheral UART driver for the Universal Synchronous Receiver/-Transmitter (USART) module of MCUXpresso SDK devices. Driver does not support synchronous mode.

The USART driver includes two parts: functional APIs and transactional APIs.

Functional APIs are used for USART initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the USART peripheral and know how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. USART functional operation groups provide the functional APIs set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the `usart_handle_t` as the second parameter. Initialize the handle by calling the [USART\\_TransferCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer, which means that the functions [USART\\_TransferSendNonBlocking\(\)](#) and [USART\\_TransferReceiveNonBlocking\(\)](#) set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_USART_TxIdle` and `kStatus_USART_RxIdle`.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the [USART\\_TransferCreateHandle\(\)](#). If passing NULL, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The [USART\\_TransferReceiveNonBlocking\(\)](#) function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the `kStatus_USART_RxIdle`.

If the receive ring buffer is full, the upper layer is informed through a callback with the `kStatus_USART_RxRingBufferOverflow`. In the callback function, the upper layer reads data out from the ring buffer. If not, the oldest data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code:

```
USART_TransferCreateHandle(USART0, &handle, USART_UserCallback, NULL);
```

In this example, the buffer size is 32, but only 31 bytes are used for saving data.

## Typical use case

### 18.2 Typical use case

#### 18.2.1 USART Send/receive using a polling method

```
uint8_t ch;
USART_GetDefaultConfig(&user_config);
user_config.baudRate_Bps = 115200U;
user_config.enableTx = true;
user_config.enableRx = true;

USART_Init(USART1, &user_config, 120000000U);

while(1)
{
 USART_ReadBlocking(USART1, &ch, 1);
 USART_WriteBlocking(USART1, &ch, 1);
}
```

#### 18.2.2 USART Send/receive using an interrupt method

```
usart_handle_t g_usartHandle;
usart_config_t user_config;
usart_transfer_t sendXfer;
usart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t sendData[] = {'H', 'e', 'l', 'l', 'o'};
uint8_t receiveData[32];

void USART_UserCallback(usart_handle_t *handle, status_t status, void *userData)
{
 userData = userData;

 if (kStatus_USART_TxIdle == status)
 {
 txFinished = true;
 }

 if (kStatus_USART_RxIdle == status)
 {
 rxFinished = true;
 }
}

void main(void)
{
 //...

 USART_GetDefaultConfig(&user_config);
 user_config.baudRate_Bps = 115200U;
 user_config.enableTx = true;
 user_config.enableRx = true;

 USART_Init(USART1, &user_config, 120000000U);
 USART_TransferCreateHandle(USART1, &g_usartHandle, USART_UserCallback, NULL);

 // Prepare to send.
 sendXfer.data = sendData;
 sendXfer.dataSize = sizeof(sendData);
 txFinished = false;

 // Send out.
 USART_TransferSendNonBlocking(USART1, &g_usartHandle, &sendXfer);
}
```

```

// Wait send finished.
while (!txFinished)
{
}

// Prepare to receive.
receiveXfer.data = receiveData;
receiveXfer.dataSize = sizeof(receiveData);
rxFinished = false;

// Receive.
USART_TransferReceiveNonBlocking(USART1, &g_usartHandle, &receiveXfer,
 NULL);

// Wait receive finished.
while (!rxFinished)
{
}

// ...
}

```

### 18.2.3 USART Receive using the ringbuffer feature

```

#define RING_BUFFER_SIZE 64
#define RX_DATA_SIZE 32

usart_handle_t g_usartHandle;
usart_config_t user_config;
usart_transfer_t sendXfer;
usart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t receiveData[RX_DATA_SIZE];
uint8_t ringBuffer[RING_BUFFER_SIZE];

void USART_UserCallback(usart_handle_t *handle, status_t status, void *userData)
{
 userData = userData;

 if (kStatus_USART_RxIdle == status)
 {
 rxFinished = true;
 }
}

void main(void)
{
 size_t bytesRead;
 //...

 USART_GetDefaultConfig(&user_config);
 user_config.baudRate_Bps = 115200U;
 user_config.enableTx = true;
 user_config.enableRx = true;

 USART_Init(USART1, &user_config, 120000000U);
 USART_TransferCreateHandle(USART1, &g_usartHandle, USART_UserCallback, NULL);
 USART_TransferStartRingBuffer(USART1, &g_usartHandle, ringBuffer,
 RING_BUFFER_SIZE);
 // Now the RX is working in background, receive in to ring buffer.

 // Prepare to receive.
 receiveXfer.data = receiveData;
 receiveXfer.dataSize = sizeof(receiveData);
}

```

## Typical use case

```
rxFinished = false;

// Receive.
USART_TransferReceiveNonBlocking(USART1, &g_usartHandle, &receiveXfer);

if (bytesRead == RX_DATA_SIZE) /* Have read enough data. */
{
 ;
}
else
{
 if (bytesRead) /* Received some data, process first. */
 {
 ;
 }

 // Wait receive finished.
 while (!rxFinished)
 {
 }
}

// ...
}
```

### 18.2.4 USART Send/Receive using the DMA method

```
usart_handle_t g_usartHandle;
dma_handle_t g_usartTxDmaHandle;
dma_handle_t g_usartRxDmaHandle;
usart_config_t user_config;
usart_transfer_t sendXfer;
usart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t sendData[] = {'H', 'e', 'l', 'l', 'o'};
uint8_t receiveData[32];

void USART_UserCallback(usart_handle_t *handle, status_t status, void *userData)
{
 userData = userData;

 if (kStatus_USART_TxIdle == status)
 {
 txFinished = true;
 }

 if (kStatus_USART_RxIdle == status)
 {
 rxFinished = true;
 }
}

void main(void)
{
 //...

 USART_GetDefaultConfig(&user_config);
 user_config.baudRate_Bps = 115200U;
 user_config.enableTx = true;
 user_config.enableRx = true;

 USART_Init(USART1, &user_config, 120000000U);

 // Set up the DMA
```

```

DMA_Init(DMA0);
DMA_EnableChannel(DMA0, USART_TX_DMA_CHANNEL);
DMA_EnableChannel(DMA0, USART_RX_DMA_CHANNEL);

DMA_CreateHandle(&g_usartTxDmaHandle, DMA0, USART_TX_DMA_CHANNEL);
DMA_CreateHandle(&g_usartRxDmaHandle, DMA0, USART_RX_DMA_CHANNEL);

USART_TransferCreateHandleDMA(USART1, &g_usartHandle, USART_UserCallback,
 NULL, &g_usartTxDmaHandle, &g_usartRxDmaHandle);

// Prepare to send.
sendXfer.data = sendData;
sendXfer.dataSize = sizeof(sendData);
txFinished = false;

// Send out.
USART_TransferSendDMA(USART1, &g_usartHandle, &sendXfer);

// Wait send finished.
while (!txFinished)
{
}

// Prepare to receive.
receiveXfer.data = receiveData;
receiveXfer.dataSize = sizeof(receiveData);
rxFinished = false;

// Receive.
USART_TransferReceiveDMA(USART1, &g_usartHandle, &receiveXfer);

// Wait receive finished.
while (!rxFinished)
{
}

// ...
}

```

## Modules

- [USART DMA Driver](#)
- [USART Driver](#)
- [USART FreeRTOS Driver](#)

### 18.3 USART Driver

#### 18.3.1 Overview

##### Data Structures

- struct `usart_config_t`  
*USART configuration structure. [More...](#)*
- struct `usart_transfer_t`  
*USART transfer structure. [More...](#)*
- struct `usart_handle_t`  
*USART handle structure. [More...](#)*

##### Typedefs

- typedef `void(* usart_transfer_callback_t)(USART_Type *base, usart_handle_t *handle, status_t status, void *userData)`  
*USART transfer callback function.*

##### Enumerations

- enum `_usart_status` {  
    `kStatus_USART_TxBusy` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 0),  
    `kStatus_USART_RxBusy` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 1),  
    `kStatus_USART_TxIdle` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 2),  
    `kStatus_USART_RxIdle` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 3),  
    `kStatus_USART_TxError` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 7),  
    `kStatus_USART_RxError` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 9),  
    `kStatus_USART_RxRingBufferOverflow` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 8),  
    `kStatus_USART_NoiseError` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 10),  
    `kStatus_USART_FramingError` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 11),  
    `kStatus_USART_ParityError` = MAKE\_STATUS(kStatusGroup\_LPC\_USART, 12),  
    `kStatus_USART_BaudrateNotSupport` }  
    *Error codes for the USART driver.*
- enum `usart_parity_mode_t` {  
    `kUSART_ParityDisabled` = 0x0U,  
    `kUSART_ParityEven` = 0x2U,  
    `kUSART_ParityOdd` = 0x3U }  
    *USART parity mode.*
- enum `usart_stop_bit_count_t` {  
    `kUSART_OneStopBit` = 0U,  
    `kUSART_TwoStopBit` = 1U }  
    *USART stop bit count.*
- enum `usart_data_len_t` {  
    `kUSART_7BitsPerChar` = 0U,

- `kUSART_8BitsPerChar = 1U` }  
*USART data size.*
- enum `usart_txfifo_watermark_t` {  
`kUSART_TxFifo0 = 0,`  
`kUSART_TxFifo1 = 1,`  
`kUSART_TxFifo2 = 2,`  
`kUSART_TxFifo3 = 3,`  
`kUSART_TxFifo4 = 4,`  
`kUSART_TxFifo5 = 5,`  
`kUSART_TxFifo6 = 6,`  
`kUSART_TxFifo7 = 7` }  
*txFIFO watermark values*
- enum `usart_rxfifo_watermark_t` {  
`kUSART_RxFifo1 = 0,`  
`kUSART_RxFifo2 = 1,`  
`kUSART_RxFifo3 = 2,`  
`kUSART_RxFifo4 = 3,`  
`kUSART_RxFifo5 = 4,`  
`kUSART_RxFifo6 = 5,`  
`kUSART_RxFifo7 = 6,`  
`kUSART_RxFifo8 = 7` }  
*rxFIFO watermark values*
- enum `_usart_interrupt_enable`  
*USART interrupt configuration structure, default settings all disabled.*
- enum `_usart_flags` {  
`kUSART_TxError = (USART_FIFOSTAT_TXERR_MASK),`  
`kUSART_RxError = (USART_FIFOSTAT_RXERR_MASK),`  
`kUSART_TxFifoEmptyFlag = (USART_FIFOSTAT_TXEMPTY_MASK),`  
`kUSART_TxFifoNotFullFlag = (USART_FIFOSTAT_TXNOTFULL_MASK),`  
`kUSART_RxFifoNotEmptyFlag = (USART_FIFOSTAT_RXNOTEMPTY_MASK),`  
`kUSART_RxFifoFullFlag = (USART_FIFOSTAT_RXFULL_MASK)` }  
*USART status flags.*

## Functions

- `uint32_t USART_GetInstance (USART_Type *base)`  
*Returns instance number for USART peripheral base address.*

## Driver version

- `#define FSL_USART_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`  
*USART driver version 2.0.0.*

### Initialization and deinitialization

- **status\_t USART\_Init** (USART\_Type \*base, const **usart\_config\_t** \*config, uint32\_t srcClock\_Hz)  
*Initializes a USART instance with user configuration structure and peripheral clock.*
- **void USART\_Deinit** (USART\_Type \*base)  
*Deinitializes a USART instance.*
- **void USART\_GetDefaultConfig** (**usart\_config\_t** \*config)  
*Gets the default configuration structure.*
- **status\_t USART\_SetBaudRate** (USART\_Type \*base, uint32\_t baudrate\_Bps, uint32\_t srcClock\_Hz)  
*Sets the USART instance baud rate.*

### Status

- **static uint32\_t USART\_GetStatusFlags** (USART\_Type \*base)  
*Get USART status flags.*
- **static void USART\_ClearStatusFlags** (USART\_Type \*base, uint32\_t mask)  
*Clear USART status flags.*

### Interrupts

- **static void USART\_EnableInterrupts** (USART\_Type \*base, uint32\_t mask)  
*Enables USART interrupts according to the provided mask.*
- **static void USART\_DisableInterrupts** (USART\_Type \*base, uint32\_t mask)  
*Disables USART interrupts according to a provided mask.*
- **static uint32\_t USART\_GetEnabledInterrupts** (USART\_Type \*base)  
*Returns enabled USART interrupts.*
- **static void USART\_EnableTxDMA** (USART\_Type \*base, bool enable)  
*Enable DMA for Tx.*
- **static void USART\_EnableRxDMA** (USART\_Type \*base, bool enable)  
*Enable DMA for Rx.*

### Bus Operations

- **static void USART\_WriteByte** (USART\_Type \*base, uint8\_t data)  
*Writes to the FIFOWR register.*
- **static uint8\_t USART\_ReadByte** (USART\_Type \*base)  
*Reads the FIFORD register directly.*
- **void USART\_WriteBlocking** (USART\_Type \*base, const uint8\_t \*data, size\_t length)  
*Writes to the TX register using a blocking method.*
- **status\_t USART\_ReadBlocking** (USART\_Type \*base, uint8\_t \*data, size\_t length)  
*Read RX data register using a blocking method.*

## Transactional

- [status\\_t USART\\_TransferCreateHandle](#) (USART\_Type \*base, usart\_handle\_t \*handle, [usart\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the USART handle.*
- [status\\_t USART\\_TransferSendNonBlocking](#) (USART\_Type \*base, usart\_handle\_t \*handle, [usart\\_transfer\\_t](#) \*xfer)  
*Transmits a buffer of data using the interrupt method.*
- void [USART\\_TransferStartRingBuffer](#) (USART\_Type \*base, usart\_handle\_t \*handle, uint8\_t \*ringBuffer, size\_t ringBufferSize)  
*Sets up the RX ring buffer.*
- void [USART\\_TransferStopRingBuffer](#) (USART\_Type \*base, usart\_handle\_t \*handle)  
*Aborts the background transfer and uninstalls the ring buffer.*
- void [USART\\_TransferAbortSend](#) (USART\_Type \*base, usart\_handle\_t \*handle)  
*Aborts the interrupt-driven data transmit.*
- [status\\_t USART\\_TransferGetSendCount](#) (USART\_Type \*base, usart\_handle\_t \*handle, uint32\_t \*count)  
*Get the number of bytes that have been written to USART TX register.*
- [status\\_t USART\\_TransferReceiveNonBlocking](#) (USART\_Type \*base, usart\_handle\_t \*handle, [usart\\_transfer\\_t](#) \*xfer, size\_t \*receivedBytes)  
*Receives a buffer of data using an interrupt method.*
- void [USART\\_TransferAbortReceive](#) (USART\_Type \*base, usart\_handle\_t \*handle)  
*Aborts the interrupt-driven data receiving.*
- [status\\_t USART\\_TransferGetReceiveCount](#) (USART\_Type \*base, usart\_handle\_t \*handle, uint32\_t \*count)  
*Get the number of bytes that have been received.*
- void [USART\\_TransferHandleIRQ](#) (USART\_Type \*base, usart\_handle\_t \*handle)  
*USART IRQ handle function.*

## 18.3.2 Data Structure Documentation

### 18.3.2.1 struct usart\_config\_t

#### Data Fields

- uint32\_t [baudRate\\_Bps](#)  
*USART baud rate.*
- [usart\\_parity\\_mode\\_t](#) parityMode  
*Parity mode, disabled (default), even, odd.*
- [usart\\_stop\\_bit\\_count\\_t](#) stopBitCount  
*Number of stop bits, 1 stop bit (default) or 2 stop bits.*
- [usart\\_data\\_len\\_t](#) bitCountPerChar  
*Data length - 7 bit, 8 bit.*
- bool [loopback](#)  
*Enable peripheral loopback.*
- bool [enableRx](#)  
*Enable RX.*
- bool [enableTx](#)

## USART Driver

*Enable TX.*

- [usart\\_txfifo\\_watermark\\_t txWatermark](#)  
*txFIFO watermark*
- [usart\\_rxfifo\\_watermark\\_t rxWatermark](#)  
*rxFIFO watermark*

### 18.3.2.2 struct usart\_transfer\_t

#### Data Fields

- `uint8_t * data`  
*The buffer of data to be transfer.*
- `size_t dataSize`  
*The byte count to be transfer.*

#### 18.3.2.2.0.18 Field Documentation

##### 18.3.2.2.0.18.1 `uint8_t* usart_transfer_t::data`

##### 18.3.2.2.0.18.2 `size_t usart_transfer_t::dataSize`

### 18.3.2.3 struct \_usart\_handle

#### Data Fields

- `uint8_t *volatile txData`  
*Address of remaining data to send.*
- `volatile size_t txDataSize`  
*Size of the remaining data to send.*
- `size_t txDataSizeAll`  
*Size of the data to send out.*
- `uint8_t *volatile rxData`  
*Address of remaining data to receive.*
- `volatile size_t rxDataSize`  
*Size of the remaining data to receive.*
- `size_t rxDataSizeAll`  
*Size of the data to receive.*
- `uint8_t * rxRingBuffer`  
*Start address of the receiver ring buffer.*
- `size_t rxRingBufferSize`  
*Size of the ring buffer.*
- `volatile uint16_t rxRingBufferHead`  
*Index for the driver to store received data into ring buffer.*
- `volatile uint16_t rxRingBufferTail`  
*Index for the user to get data from the ring buffer.*
- `usart_transfer_callback_t callback`  
*Callback function.*
- `void * userData`  
*USART callback function parameter.*
- `volatile uint8_t txState`

- *TX transfer state.*  
volatile uint8\_t rxState
- *RX transfer state.*  
usart\_txfifo\_watermark\_t txWatermark  
*txFIFO watermark*
- usart\_rxfifo\_watermark\_t rxWatermark  
*rxFIFO watermark*

## USART Driver

### 18.3.2.3.0.19 Field Documentation

- 18.3.2.3.0.19.1 `uint8_t* volatile usart_handle_t::txData`
- 18.3.2.3.0.19.2 `volatile size_t usart_handle_t::txDataSize`
- 18.3.2.3.0.19.3 `size_t usart_handle_t::txDataSizeAll`
- 18.3.2.3.0.19.4 `uint8_t* volatile usart_handle_t::rxData`
- 18.3.2.3.0.19.5 `volatile size_t usart_handle_t::rxDataSize`
- 18.3.2.3.0.19.6 `size_t usart_handle_t::rxDataSizeAll`
- 18.3.2.3.0.19.7 `uint8_t* usart_handle_t::rxRingBuffer`
- 18.3.2.3.0.19.8 `size_t usart_handle_t::rxRingBufferSize`
- 18.3.2.3.0.19.9 `volatile uint16_t usart_handle_t::rxRingBufferHead`
- 18.3.2.3.0.19.10 `volatile uint16_t usart_handle_t::rxRingBufferTail`
- 18.3.2.3.0.19.11 `usart_transfer_callback_t usart_handle_t::callback`
- 18.3.2.3.0.19.12 `void* usart_handle_t::userData`
- 18.3.2.3.0.19.13 `volatile uint8_t usart_handle_t::txState`

### 18.3.3 Macro Definition Documentation

- 18.3.3.1 `#define FSL_USART_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`

### 18.3.4 Typedef Documentation

- 18.3.4.1 `typedef void(* usart_transfer_callback_t)(USART_Type *base, usart_handle_t *handle, status_t status, void *userData)`

### 18.3.5 Enumeration Type Documentation

#### 18.3.5.1 `enum _usart_status`

Enumerator

- kStatus\_USART\_TxBusy* Transmitter is busy.
- kStatus\_USART\_RxBusy* Receiver is busy.
- kStatus\_USART\_TxIdle* USART transmitter is idle.
- kStatus\_USART\_RxIdle* USART receiver is idle.
- kStatus\_USART\_TxError* Error happens on txFIFO.

***kStatus\_USART\_RxError*** Error happens on rxFIFO.  
***kStatus\_USART\_RxRingBufferOverrun*** Error happens on rx ring buffer.  
***kStatus\_USART\_NoiseError*** USART noise error.  
***kStatus\_USART\_FramingError*** USART framing error.  
***kStatus\_USART\_ParityError*** USART parity error.  
***kStatus\_USART\_BaudrateNotSupport*** Baudrate is not support in current clock source.

### 18.3.5.2 enum usart\_parity\_mode\_t

Enumerator

***kUSART\_ParityDisabled*** Parity disabled.  
***kUSART\_ParityEven*** Parity enabled, type even, bit setting: PE|PT = 10.  
***kUSART\_ParityOdd*** Parity enabled, type odd, bit setting: PE|PT = 11.

### 18.3.5.3 enum usart\_stop\_bit\_count\_t

Enumerator

***kUSART\_OneStopBit*** One stop bit.  
***kUSART\_TwoStopBit*** Two stop bits.

### 18.3.5.4 enum usart\_data\_len\_t

Enumerator

***kUSART\_7BitsPerChar*** Seven bit mode.  
***kUSART\_8BitsPerChar*** Eight bit mode.

### 18.3.5.5 enum usart\_txfifo\_watermark\_t

Enumerator

***kUSART\_TxFifo0*** USART tx watermark is empty.  
***kUSART\_TxFifo1*** USART tx watermark at 1 item.  
***kUSART\_TxFifo2*** USART tx watermark at 2 items.  
***kUSART\_TxFifo3*** USART tx watermark at 3 items.  
***kUSART\_TxFifo4*** USART tx watermark at 4 items.  
***kUSART\_TxFifo5*** USART tx watermark at 5 items.  
***kUSART\_TxFifo6*** USART tx watermark at 6 items.  
***kUSART\_TxFifo7*** USART tx watermark at 7 items.

### 18.3.5.6 enum usart\_rxfifo\_watermark\_t

Enumerator

***kUSART\_RxFifo1*** USART rx watermark at 1 item.  
***kUSART\_RxFifo2*** USART rx watermark at 2 items.  
***kUSART\_RxFifo3*** USART rx watermark at 3 items.  
***kUSART\_RxFifo4*** USART rx watermark at 4 items.  
***kUSART\_RxFifo5*** USART rx watermark at 5 items.  
***kUSART\_RxFifo6*** USART rx watermark at 6 items.  
***kUSART\_RxFifo7*** USART rx watermark at 7 items.  
***kUSART\_RxFifo8*** USART rx watermark at 8 items.

### 18.3.5.7 enum \_usart\_flags

This provides constants for the USART status flags for use in the USART functions.

Enumerator

***kUSART\_TxError*** TEERR bit, sets if TX buffer is error.  
***kUSART\_RxError*** RXERR bit, sets if RX buffer is error.  
***kUSART\_TxFifoEmptyFlag*** TXEMPTY bit, sets if TX buffer is empty.  
***kUSART\_TxFifoNotFullFlag*** TXNOTFULL bit, sets if TX buffer is not full.  
***kUSART\_RxFifoNotEmptyFlag*** RXNOEMPTY bit, sets if RX buffer is not empty.  
***kUSART\_RxFifoFullFlag*** RXFULL bit, sets if RX buffer is full.

## 18.3.6 Function Documentation

### 18.3.6.1 uint32\_t USART\_GetInstance ( USART\_Type \* *base* )

### 18.3.6.2 status\_t USART\_Init ( USART\_Type \* *base*, const usart\_config\_t \* *config*, uint32\_t *srcClock\_Hz* )

This function configures the USART module with the user-defined settings. The user can configure the configuration structure and also get the default configuration by using the [USART\\_GetDefaultConfig\(\)](#) function. Example below shows how to use this API to configure USART.

```
* usart_config_t usartConfig;
* usartConfig.baudRate_Bps = 115200U;
* usartConfig.parityMode = kUSART_ParityDisabled;
* usartConfig.stopBitCount = kUSART_OneStopBit;
* USART_Init(USART1, &usartConfig, 20000000U);
*
```

## Parameters

|                    |                                                  |
|--------------------|--------------------------------------------------|
| <i>base</i>        | USART peripheral base address.                   |
| <i>config</i>      | Pointer to user-defined configuration structure. |
| <i>srcClock_Hz</i> | USART clock source frequency in HZ.              |

## Return values

|                                          |                                                  |
|------------------------------------------|--------------------------------------------------|
| <i>kStatus_USART_-BaudrateNotSupport</i> | Baudrate is not support in current clock source. |
| <i>kStatus_InvalidArgument</i>           | USART base address is not valid                  |
| <i>kStatus_Success</i>                   | Status USART initialize succeed                  |

**18.3.6.3 void USART\_Deinit ( USART\_Type \* *base* )**

This function waits for TX complete, disables TX and RX, and disables the USART clock.

## Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | USART peripheral base address. |
|-------------|--------------------------------|

**18.3.6.4 void USART\_GetDefaultConfig ( usart\_config\_t \* *config* )**

This function initializes the USART configuration structure to a default value. The default values are: usartConfig->baudRate\_Bps = 115200U; usartConfig->parityMode = kUSART\_ParityDisabled; usartConfig->stopBitCount = kUSART\_OneStopBit; usartConfig->bitCountPerChar = kUSART\_8BitsPerChar; usartConfig->loopback = false; usartConfig->enableTx = false; usartConfig->enableRx = false;

## Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>config</i> | Pointer to configuration structure. |
|---------------|-------------------------------------|

**18.3.6.5 status\_t USART\_SetBaudRate ( USART\_Type \* *base*, uint32\_t *baudrate\_Bps*, uint32\_t *srcClock\_Hz* )**

This function configures the USART module baud rate. This function is used to update the USART module baud rate after the USART module is initialized by the USART\_Init.

```
* USART_SetBaudRate(USART1, 115200U, 200000000U);
*
```

## USART Driver

### Parameters

|                     |                                     |
|---------------------|-------------------------------------|
| <i>base</i>         | USART peripheral base address.      |
| <i>baudrate_Bps</i> | USART baudrate to be set.           |
| <i>srcClock_Hz</i>  | USART clock source frequency in HZ. |

### Return values

|                                          |                                                  |
|------------------------------------------|--------------------------------------------------|
| <i>kStatus_USART_-BaudrateNotSupport</i> | Baudrate is not support in current clock source. |
| <i>kStatus_Success</i>                   | Set baudrate succeed.                            |
| <i>kStatus_InvalidArgument</i>           | One or more arguments are invalid.               |

#### 18.3.6.6 static uint32\_t USART\_GetStatusFlags ( USART\_Type \* *base* ) [inline], [static]

This function get all USART status flags, the flags are returned as the logical OR value of the enumerators [\\_usart\\_flags](#). To check a specific status, compare the return value with enumerators in [\\_usart\\_flags](#). For example, to check whether the TX is empty:

```
* if (kUSART_TxFifoNotFullFlag &
 USART_GetStatusFlags(USART1))
* {
* ...
* }
*
```

### Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | USART peripheral base address. |
|-------------|--------------------------------|

### Returns

USART status flags which are ORed by the enumerators in the [\\_usart\\_flags](#).

#### 18.3.6.7 static void USART\_ClearStatusFlags ( USART\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function clear supported USART status flags. Flags that can be cleared or set are: kUSART\_TxError, kUSART\_RxError. For example:

```
* USART_ClearStatusFlags(USART1, kUSART_TxError |
 kUSART_RxError)
*
```

## Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | USART peripheral base address. |
| <i>mask</i> | status flags to be cleared.    |

### 18.3.6.8 static void USART\_EnableInterrupts ( USART\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function enables the USART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [\\_usart\\_interrupt\\_enable](#). For example, to enable TX empty interrupt and RX full interrupt:

```
* USART_EnableInterrupts(USART1, kUSART_TxLevelInterruptEnable |
* kUSART_RxLevelInterruptEnable);
```

## Parameters

|             |                                                                                   |
|-------------|-----------------------------------------------------------------------------------|
| <i>base</i> | USART peripheral base address.                                                    |
| <i>mask</i> | The interrupts to enable. Logical OR of <a href="#">_usart_interrupt_enable</a> . |

### 18.3.6.9 static void USART\_DisableInterrupts ( USART\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function disables the USART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See [\\_usart\\_interrupt\\_enable](#). This example shows how to disable the TX empty interrupt and RX full interrupt:

```
* USART_DisableInterrupts(USART1, kUSART_TxLevelInterruptEnable |
* kUSART_RxLevelInterruptEnable);
```

## Parameters

|             |                                                                                    |
|-------------|------------------------------------------------------------------------------------|
| <i>base</i> | USART peripheral base address.                                                     |
| <i>mask</i> | The interrupts to disable. Logical OR of <a href="#">_usart_interrupt_enable</a> . |

### 18.3.6.10 static uint32\_t USART\_GetEnabledInterrupts ( USART\_Type \* *base* ) [inline], [static]

This function returns the enabled USART interrupts.

## USART Driver

### Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | USART peripheral base address. |
|-------------|--------------------------------|

#### 18.3.6.11 **static void USART\_WriteByte ( USART\_Type \* *base*, uint8\_t *data* ) [inline], [static]**

This function writes data to the txFIFO directly. The upper layer must ensure that txFIFO has space for data to write before calling this function.

### Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | USART peripheral base address. |
| <i>data</i> | The byte to write.             |

#### 18.3.6.12 **static uint8\_t USART\_ReadByte ( USART\_Type \* *base* ) [inline], [static]**

This function reads data from the rxFIFO directly. The upper layer must ensure that the rxFIFO is not empty before calling this function.

### Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | USART peripheral base address. |
|-------------|--------------------------------|

### Returns

The byte read from USART data register.

#### 18.3.6.13 **void USART\_WriteBlocking ( USART\_Type \* *base*, const uint8\_t \* *data*, size\_t *length* )**

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

### Parameters

---

|               |                                     |
|---------------|-------------------------------------|
| <i>base</i>   | USART peripheral base address.      |
| <i>data</i>   | Start address of the data to write. |
| <i>length</i> | Size of the data to write.          |

#### 18.3.6.14 **status\_t USART\_ReadBlocking ( USART\_Type \* *base*, uint8\_t \* *data*, size\_t *length* )**

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data and read data from the TX register.

Parameters

|               |                                                         |
|---------------|---------------------------------------------------------|
| <i>base</i>   | USART peripheral base address.                          |
| <i>data</i>   | Start address of the buffer to store the received data. |
| <i>length</i> | Size of the buffer.                                     |

Return values

|                                   |                                                 |
|-----------------------------------|-------------------------------------------------|
| <i>kStatus_USART_FramingError</i> | Receiver overrun happened while receiving data. |
| <i>kStatus_USART_ParityError</i>  | Noise error happened while receiving data.      |
| <i>kStatus_USART_NoiseError</i>   | Framing error happened while receiving data.    |
| <i>kStatus_USART_RxError</i>      | Overflow or underflow rxFIFO happened.          |
| <i>kStatus_Success</i>            | Successfully received all data.                 |

#### 18.3.6.15 **status\_t USART\_TransferCreateHandle ( USART\_Type \* *base*, usart\_handle\_t \* *handle*, usart\_transfer\_callback\_t *callback*, void \* *userData* )**

This function initializes the USART handle which can be used for other USART transactional APIs. Usually, for a specified USART instance, call this API once to get the initialized handle.

Parameters

|                 |                                         |
|-----------------|-----------------------------------------|
| <i>base</i>     | USART peripheral base address.          |
| <i>handle</i>   | USART handle pointer.                   |
| <i>callback</i> | The callback function.                  |
| <i>userData</i> | The parameter of the callback function. |

## USART Driver

### 18.3.6.16 `status_t USART_TransferSendNonBlocking ( USART_Type * base, usart_handle_t * handle, usart_transfer_t * xfer )`

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the IRQ handler, the USART driver calls the callback function and passes the `kStatus_USART_TxIdle` as status parameter.

#### Note

The `kStatus_USART_TxIdle` is passed to the upper layer when all data is written to the TX register. However it does not ensure that all data are sent out. Before disabling the TX, check the `kUSART_TransmissionCompleteFlag` to ensure that the TX is finished.

#### Parameters

|               |                                                                  |
|---------------|------------------------------------------------------------------|
| <i>base</i>   | USART peripheral base address.                                   |
| <i>handle</i> | USART handle pointer.                                            |
| <i>xfer</i>   | USART transfer structure. See <a href="#">usart_transfer_t</a> . |

#### Return values

|                                |                                                                                    |
|--------------------------------|------------------------------------------------------------------------------------|
| <i>kStatus_Success</i>         | Successfully start the data transmission.                                          |
| <i>kStatus_USART_TxBusy</i>    | Previous transmission still not finished, data not all written to TX register yet. |
| <i>kStatus_InvalidArgument</i> | Invalid argument.                                                                  |

### 18.3.6.17 `void USART_TransferStartRingBuffer ( USART_Type * base, usart_handle_t * handle, uint8_t * ringBuffer, size_t ringBufferSize )`

This function sets up the RX ring buffer to a specific USART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the [USART\\_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

#### Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, then only 31 bytes are used for saving data.

## Parameters

|                       |                                                                                                  |
|-----------------------|--------------------------------------------------------------------------------------------------|
| <i>base</i>           | USART peripheral base address.                                                                   |
| <i>handle</i>         | USART handle pointer.                                                                            |
| <i>ringBuffer</i>     | Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer. |
| <i>ringBufferSize</i> | size of the ring buffer.                                                                         |

### 18.3.6.18 void USART\_TransferStopRingBuffer ( USART\_Type \* *base*, usart\_handle\_t \* *handle* )

This function aborts the background transfer and uninstalls the ring buffer.

## Parameters

|               |                                |
|---------------|--------------------------------|
| <i>base</i>   | USART peripheral base address. |
| <i>handle</i> | USART handle pointer.          |

### 18.3.6.19 void USART\_TransferAbortSend ( USART\_Type \* *base*, usart\_handle\_t \* *handle* )

This function aborts the interrupt driven data sending. The user can get the remainBtyes to find out how many bytes are still not sent out.

## Parameters

|               |                                |
|---------------|--------------------------------|
| <i>base</i>   | USART peripheral base address. |
| <i>handle</i> | USART handle pointer.          |

### 18.3.6.20 status\_t USART\_TransferGetSendCount ( USART\_Type \* *base*, usart\_handle\_t \* *handle*, uint32\_t \* *count* )

This function gets the number of bytes that have been written to USART TX register by interrupt method.

## Parameters

|               |                                |
|---------------|--------------------------------|
| <i>base</i>   | USART peripheral base address. |
| <i>handle</i> | USART handle pointer.          |
| <i>count</i>  | Send bytes count.              |

## USART Driver

### Return values

|                                     |                                               |
|-------------------------------------|-----------------------------------------------|
| <i>kStatus_NoTransferInProgress</i> | No send in progress.                          |
| <i>kStatus_InvalidArgument</i>      | Parameter is invalid.                         |
| <i>kStatus_Success</i>              | Get successfully through the parameter count; |

### 18.3.6.21 **status\_t USART\_TransferReceiveNonBlocking ( USART\_Type \* *base*, usart\_handle\_t \* *handle*, usart\_transfer\_t \* *xfer*, size\_t \* *receivedBytes* )**

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter *receivedBytes* shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the USART driver. When the new data arrives, the receive request is serviced first. When all data is received, the USART driver notifies the upper layer through a callback function and passes the status parameter [kStatus\\_USART\\_RxIdle](#). For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the *xfer->data* and this function returns with the parameter *receivedBytes* set to 5. For the left 5 bytes, newly arrived data is saved from the *xfer->data[5]*. When 5 bytes are received, the USART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the *xfer->data*. When all data is received, the upper layer is notified.

### Parameters

|                      |                                                                  |
|----------------------|------------------------------------------------------------------|
| <i>base</i>          | USART peripheral base address.                                   |
| <i>handle</i>        | USART handle pointer.                                            |
| <i>xfer</i>          | USART transfer structure, see <a href="#">usart_transfer_t</a> . |
| <i>receivedBytes</i> | Bytes received from the ring buffer directly.                    |

### Return values

|                                |                                                      |
|--------------------------------|------------------------------------------------------|
| <i>kStatus_Success</i>         | Successfully queue the transfer into transmit queue. |
| <i>kStatus_USART_RxBusy</i>    | Previous receive request is not finished.            |
| <i>kStatus_InvalidArgument</i> | Invalid argument.                                    |

#### 18.3.6.22 void USART\_TransferAbortReceive ( USART\_Type \* *base*, usart\_handle\_t \* *handle* )

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to find out how many bytes not received yet.

## USART Driver

### Parameters

|               |                                |
|---------------|--------------------------------|
| <i>base</i>   | USART peripheral base address. |
| <i>handle</i> | USART handle pointer.          |

#### 18.3.6.23 **status\_t USART\_TransferGetReceiveCount ( USART\_Type \* *base*, usart\_handle\_t \* *handle*, uint32\_t \* *count* )**

This function gets the number of bytes that have been received.

### Parameters

|               |                                |
|---------------|--------------------------------|
| <i>base</i>   | USART peripheral base address. |
| <i>handle</i> | USART handle pointer.          |
| <i>count</i>  | Receive bytes count.           |

### Return values

|                                     |                                                             |
|-------------------------------------|-------------------------------------------------------------|
| <i>kStatus_NoTransferInProgress</i> | No receive in progress.                                     |
| <i>kStatus_InvalidArgument</i>      | Parameter is invalid.                                       |
| <i>kStatus_Success</i>              | Get successfully through the parameter <code>count</code> ; |

#### 18.3.6.24 **void USART\_TransferHandleIRQ ( USART\_Type \* *base*, usart\_handle\_t \* *handle* )**

This function handles the USART transmit and receive IRQ request.

### Parameters

|               |                                |
|---------------|--------------------------------|
| <i>base</i>   | USART peripheral base address. |
| <i>handle</i> | USART handle pointer.          |

## 18.4 USART DMA Driver

### 18.4.1 Overview

#### Files

- file [fsl\\_usart\\_dma.h](#)

#### Data Structures

- struct [usart\\_dma\\_handle\\_t](#)  
*USART DMA handle. [More...](#)*

#### Typedefs

- typedef void(\* [usart\\_dma\\_transfer\\_callback\\_t](#))(USART\_Type \*base, usart\_dma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*USART transfer callback function.*

#### DMA transactional

- [status\\_t USART\\_TransferCreateHandleDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle, [usart\\_dma\\_transfer\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*txDmaHandle, [dma\\_handle\\_t](#) \*rxDmaHandle)  
*Initializes the USART handle which is used in transactional functions.*
- [status\\_t USART\\_TransferSendDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle, [usart\\_transfer\\_t](#) \*xfer)  
*Sends data using DMA.*
- [status\\_t USART\\_TransferReceiveDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle, [usart\\_transfer\\_t](#) \*xfer)  
*Receives data using DMA.*
- void [USART\\_TransferAbortSendDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle)  
*Aborts the sent data using DMA.*
- void [USART\\_TransferAbortReceiveDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle)  
*Aborts the received data using DMA.*
- [status\\_t USART\\_TransferGetReceiveCountDMA](#) (USART\_Type \*base, usart\_dma\_handle\_t \*handle, uint32\_t \*count)  
*Get the number of bytes that have been received.*

### 18.4.2 Data Structure Documentation

#### 18.4.2.1 struct \_usart\_dma\_handle

##### Data Fields

- USART\_Type \* [base](#)  
*USART peripheral base address.*
- [usart\\_dma\\_transfer\\_callback\\_t](#) [callback](#)  
*Callback function.*
- void \* [userData](#)  
*USART callback function parameter.*
- size\_t [rxDataSizeAll](#)  
*Size of the data to receive.*
- size\_t [txDataSizeAll](#)  
*Size of the data to send out.*
- [dma\\_handle\\_t](#) \* [txDmaHandle](#)  
*The DMA TX channel used.*
- [dma\\_handle\\_t](#) \* [rxDmaHandle](#)  
*The DMA RX channel used.*
- volatile uint8\_t [txState](#)  
*TX transfer state.*
- volatile uint8\_t [rxState](#)  
*RX transfer state.*

#### 18.4.2.1.0.20 Field Documentation

- 18.4.2.1.0.20.1 `USART_Type* usart_dma_handle_t::base`
- 18.4.2.1.0.20.2 `usart_dma_transfer_callback_t usart_dma_handle_t::callback`
- 18.4.2.1.0.20.3 `void* usart_dma_handle_t::userData`
- 18.4.2.1.0.20.4 `size_t usart_dma_handle_t::rxDataSizeAll`
- 18.4.2.1.0.20.5 `size_t usart_dma_handle_t::txDataSizeAll`
- 18.4.2.1.0.20.6 `dma_handle_t* usart_dma_handle_t::txDmaHandle`
- 18.4.2.1.0.20.7 `dma_handle_t* usart_dma_handle_t::rxDmaHandle`
- 18.4.2.1.0.20.8 `volatile uint8_t usart_dma_handle_t::txState`

#### 18.4.3 Typedef Documentation

- 18.4.3.1 `typedef void(* usart_dma_transfer_callback_t)(USART_Type *base, usart_dma_handle_t *handle, status_t status, void *userData)`

#### 18.4.4 Function Documentation

- 18.4.4.1 `status_t USART_TransferCreateHandleDMA ( USART_Type * base, usart_dma_handle_t * handle, usart_dma_transfer_callback_t callback, void * userData, dma_handle_t * txDmaHandle, dma_handle_t * rxDmaHandle )`

## USART DMA Driver

### Parameters

|                    |                                                |
|--------------------|------------------------------------------------|
| <i>base</i>        | USART peripheral base address.                 |
| <i>handle</i>      | Pointer to usart_dma_handle_t structure.       |
| <i>callback</i>    | Callback function.                             |
| <i>userData</i>    | User data.                                     |
| <i>txDmaHandle</i> | User-requested DMA handle for TX DMA transfer. |
| <i>rxDmaHandle</i> | User-requested DMA handle for RX DMA transfer. |

#### 18.4.4.2 status\_t USART\_TransferSendDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle*, usart\_transfer\_t \* *xfer* )

This function sends data using DMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

### Parameters

|               |                                                                      |
|---------------|----------------------------------------------------------------------|
| <i>base</i>   | USART peripheral base address.                                       |
| <i>handle</i> | USART handle pointer.                                                |
| <i>xfer</i>   | USART DMA transfer structure. See <a href="#">usart_transfer_t</a> . |

### Return values

|                                |                             |
|--------------------------------|-----------------------------|
| <i>kStatus_Success</i>         | if succeed, others failed.  |
| <i>kStatus_USART_TxBusy</i>    | Previous transfer on going. |
| <i>kStatus_InvalidArgument</i> | Invalid argument.           |

#### 18.4.4.3 status\_t USART\_TransferReceiveDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle*, usart\_transfer\_t \* *xfer* )

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

### Parameters

---

|               |                                                                      |
|---------------|----------------------------------------------------------------------|
| <i>base</i>   | USART peripheral base address.                                       |
| <i>handle</i> | Pointer to usart_dma_handle_t structure.                             |
| <i>xfer</i>   | USART DMA transfer structure. See <a href="#">usart_transfer_t</a> . |

Return values

|                                |                             |
|--------------------------------|-----------------------------|
| <i>kStatus_Success</i>         | if succeed, others failed.  |
| <i>kStatus_USART_RxBusy</i>    | Previous transfer on going. |
| <i>kStatus_InvalidArgument</i> | Invalid argument.           |

#### 18.4.4.4 void USART\_TransferAbortSendDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle* )

This function aborts send data using DMA.

Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>base</i>   | USART peripheral base address           |
| <i>handle</i> | Pointer to usart_dma_handle_t structure |

#### 18.4.4.5 void USART\_TransferAbortReceiveDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle* )

This function aborts the received data using DMA.

Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>base</i>   | USART peripheral base address           |
| <i>handle</i> | Pointer to usart_dma_handle_t structure |

#### 18.4.4.6 status\_t USART\_TransferGetReceiveCountDMA ( USART\_Type \* *base*, usart\_dma\_handle\_t \* *handle*, uint32\_t \* *count* )

This function gets the number of bytes that have been received.

## USART DMA Driver

### Parameters

|               |                                |
|---------------|--------------------------------|
| <i>base</i>   | USART peripheral base address. |
| <i>handle</i> | USART handle pointer.          |
| <i>count</i>  | Receive bytes count.           |

### Return values

|                                     |                                                             |
|-------------------------------------|-------------------------------------------------------------|
| <i>kStatus_NoTransferInProgress</i> | No receive in progress.                                     |
| <i>kStatus_InvalidArgument</i>      | Parameter is invalid.                                       |
| <i>kStatus_Success</i>              | Get successfully through the parameter <code>count</code> ; |

## 18.5 USART FreeRTOS Driver

### 18.5.1 Overview

#### Files

- file [fsl\\_usart\\_freertos.h](#)

#### Data Structures

- struct [rtos\\_usart\\_config](#)  
*FLEX USART configuration structure. [More...](#)*
- struct [usart\\_rtos\\_handle\\_t](#)  
*FLEX USART FreeRTOS handle. [More...](#)*

#### USART RTOS Operation

- int [USART\\_RTOS\\_Init](#) ([usart\\_rtos\\_handle\\_t](#) \*handle, [usart\\_handle\\_t](#) \*t\_handle, const struct [rtos\\_usart\\_config](#) \*cfg)  
*Initializes a USART instance for operation in RTOS.*
- int [USART\\_RTOS\\_Deinit](#) ([usart\\_rtos\\_handle\\_t](#) \*handle)  
*Deinitializes a USART instance for operation.*

#### USART transactional Operation

- int [USART\\_RTOS\\_Send](#) ([usart\\_rtos\\_handle\\_t](#) \*handle, const [uint8\\_t](#) \*buffer, [uint32\\_t](#) length)  
*Sends data in the background.*
- int [USART\\_RTOS\\_Receive](#) ([usart\\_rtos\\_handle\\_t](#) \*handle, [uint8\\_t](#) \*buffer, [uint32\\_t](#) length, [size\\_t](#) \*received)  
*Receives data.*

### 18.5.2 Data Structure Documentation

#### 18.5.2.1 struct rtos\_usart\_config

##### Data Fields

- [USART\\_Type](#) \* [base](#)  
*USART base address.*
- [uint32\\_t](#) [srcclk](#)  
*USART source clock in Hz.*
- [uint32\\_t](#) [baudrate](#)  
*Desired communication speed.*
- [usart\\_parity\\_mode\\_t](#) [parity](#)

## USART FreeRTOS Driver

- *Parity setting.*  
• `usart_stop_bit_count_t` `stopbits`  
*Number of stop bits to use.*
- `uint8_t` \* `buffer`  
*Buffer for background reception.*
- `uint32_t` `buffer_size`  
*Size of buffer for background reception.*

### 18.5.2.2 struct usart\_rtos\_handle\_t

#### Data Fields

- `USART_Type` \* `base`  
*USART base address.*
- `usart_transfer_t` `txTransfer`  
*TX transfer structure.*
- `usart_transfer_t` `rxTransfer`  
*RX transfer structure.*
- `SemaphoreHandle_t` `rxSemaphore`  
*RX semaphore for resource sharing.*
- `SemaphoreHandle_t` `txSemaphore`  
*TX semaphore for resource sharing.*
- `EventGroupHandle_t` `rxEvent`  
*RX completion event.*
- `EventGroupHandle_t` `txEvent`  
*TX completion event.*
- `void` \* `t_state`  
*Transactional state of the underlying driver.*

### 18.5.3 Function Documentation

#### 18.5.3.1 int USART\_RTOS\_Init ( usart\_rtos\_handle\_t \* *handle*, usart\_handle\_t \* *t\_handle*, const struct rtos\_usart\_config \* *cfg* )

##### Parameters

|                 |                                                                                     |
|-----------------|-------------------------------------------------------------------------------------|
| <i>handle</i>   | The RTOS USART handle, the pointer to allocated space for RTOS context.             |
| <i>t_handle</i> | The pointer to allocated space where to store transactional layer internal state.   |
| <i>cfg</i>      | The pointer to the parameters required to configure the USART after initialization. |

##### Returns

0 succeed, others fail.

### 18.5.3.2 int USART\_RTOS\_Deinit ( usart\_rtos\_handle\_t \* *handle* )

This function deinitializes the USART module, sets all register values to reset value, and releases the resources.

## USART FreeRTOS Driver

### Parameters

|               |                        |
|---------------|------------------------|
| <i>handle</i> | The RTOS USART handle. |
|---------------|------------------------|

### 18.5.3.3 int USART\_RTOS\_Send ( usart\_rtos\_handle\_t \* *handle*, const uint8\_t \* *buffer*, uint32\_t *length* )

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked state.

### Parameters

|               |                                |
|---------------|--------------------------------|
| <i>handle</i> | The RTOS USART handle.         |
| <i>buffer</i> | The pointer to buffer to send. |
| <i>length</i> | The number of bytes to send.   |

### 18.5.3.4 int USART\_RTOS\_Receive ( usart\_rtos\_handle\_t \* *handle*, uint8\_t \* *buffer*, uint32\_t *length*, size\_t \* *received* )

This function receives data from USART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

### Parameters

|                 |                                                                                  |
|-----------------|----------------------------------------------------------------------------------|
| <i>handle</i>   | The RTOS USART handle.                                                           |
| <i>buffer</i>   | The pointer to buffer where to write received data.                              |
| <i>length</i>   | The number of bytes to receive.                                                  |
| <i>received</i> | The pointer to a variable of size_t where the number of received data is filled. |

## Chapter 19

# FSP: Fusion Signal Processing

### 19.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Fusion Signal Processing (FSP) module of MCUXpresso SDK devices.

#### Modules

- [Fsp\\_driver](#)

#### Files

- file [fsl\\_fsp.h](#)

#### Variables

- [uint8\\_t fsp\\_matrix\\_instance\\_t::num\\_rows](#)
- [uint8\\_t fsp\\_matrix\\_instance\\_t::num\\_cols](#)
- [void \\* fsp\\_matrix\\_instance\\_t::p\\_data](#)
- [uint32\\_t fsp\\_mat\\_op\\_instance\\_t::mat\\_op\\_cfg](#)
- [uint32\\_t fsp\\_mat\\_op\\_instance\\_t::scale\\_a\\_u32](#)
- [uint32\\_t fsp\\_mat\\_op\\_instance\\_t::scale\\_b\\_u32](#)
- [fsp\\_te\\_pts\\_t fsp\\_te\\_instance\\_t::te\\_point](#)
- [int8\\_t fsp\\_te\\_instance\\_t::te\\_scale](#)
- [uint8\\_t fsp\\_fir\\_instance\\_t::ch\\_idx](#)
- [uint32\\_t fsp\\_fir\\_instance\\_t::fir\\_cfg](#)

### 19.2 Variable Documentation

#### 19.2.1 [uint8\\_t fsp\\_matrix\\_instance\\_t::num\\_rows](#)

number of rows of the matrix.

#### 19.2.2 [uint8\\_t fsp\\_matrix\\_instance\\_t::num\\_cols](#)

number of columns of the matrix.

#### 19.2.3 [void\\* fsp\\_matrix\\_instance\\_t::p\\_data](#)

points to the data of the matrix.

## Variable Documentation

### 19.2.4 `uint32_t fsp_mat_op_instance_t::mat_op_cfg`

configuration of matrix operation.

### 19.2.5 `uint32_t fsp_mat_op_instance_t::scale_a_u32`

scale coefficient a for the matrix  $A(a*A)$ .

### 19.2.6 `uint32_t { ... } ::scale_a_u32`

scale coefficient a for the matrix  $A(a*A)$ .

### 19.2.7 `uint32_t fsp_mat_op_instance_t::scale_b_u32`

scale coefficient b for the matrix  $B(b*B)$ .

### 19.2.8 `uint32_t { ... } ::scale_b_u32`

scale coefficient b for the matrix  $B(b*B)$ .

### 19.2.9 `fsp_te_pts_t fsp_te_instance_t::te_point`

points of the transform(64/128/256).

### 19.2.10 `int8_t fsp_te_instance_t::te_scale`

The value of `te_scale` will add to 2 exponent bits of input float-pointing to make sure that the input data range become in  $[-1,1)$ .

### 19.2.11 `uint8_t fsp_fir_instance_t::ch_idx`

channel index.

### 19.2.12 `uint32_t fsp_fir_instance_t::fir_cfg`

FIR configuration.

## 19.3 Fsp\_driver

### 19.3.1 Overview

The MCUXpresso SDK provides a peripheral FSP driver for the SYSCON module of MCUXpresso SDK devices.

### 19.3.2 Typical use case

Example use of FSP API.

```
void matrix_example(void)
{
 uint32_t fsp_cycles, mcu_cycles;

 fsp_matrix_instance_t FSP_A; /* Matrix A Instance */
 fsp_matrix_instance_t FSP_AT; /* Matrix AT(A transpose) instance */
 fsp_matrix_instance_t FSP_ATMA; /* Matrix ATMA(AT multiply with A) instance */

 arm_matrix_instance_f32 A; /* Matrix A Instance */
 arm_matrix_instance_f32 AT; /* Matrix AT(A transpose) instance */
 arm_matrix_instance_f32 ATMA; /* Matrix ATMA(AT multiply with A) instance */

 uint32_t srcRows, srcColumns; /* Temporary variables */

 START_COUNTING();

 /* Initialise A Matrix Instance with numRows, numCols and data array(A_f32) */
 srcRows = 4;
 srcColumns = 4;
 FSP_MatInit(&FSP_A, srcRows, srcColumns, (float32_t *)A_f32);

 /* Initialise Matrix Instance AT with numRows, numCols and data array(AT_f32) */
 srcRows = 4;
 srcColumns = 4;
 FSP_MatInit(&FSP_AT, srcRows, srcColumns, AT_f32);

 /* calculation of A transpose */
 FSP_MatTransF32(DEMO_FSP_BASE, &FSP_A, &FSP_AT);

 /* Initialise ATMA Matrix Instance with numRows, numCols and data array(ATMA_f32) */
 srcRows = 4;
 srcColumns = 4;
 FSP_MatInit(&FSP_ATMA, srcRows, srcColumns, ATMA_f32);

 /* calculation of AT Multiply with A */
 FSP_MatMultF32(DEMO_FSP_BASE, &FSP_AT, &FSP_A, &FSP_ATMA);

 fsp_cycles = GET_CYCLES();

 START_COUNTING();

 /* Initialise A Matrix Instance with numRows, numCols and data array(A_f32) */
 srcRows = 4;
 srcColumns = 4;
 arm_mat_init_f32(&A, srcRows, srcColumns, (float32_t *)A_f32);

 /* Initialise Matrix Instance AT with numRows, numCols and data array(AT_f32) */
 srcRows = 4;
 srcColumns = 4;
 arm_mat_init_f32(&AT, srcRows, srcColumns, AT_f32);
```

## Fsp\_driver

```
/* calculation of A transpose */
arm_mat_trans_f32(&A, &AT);

/* Initialise ATMA Matrix Instance with numRows, numCols and data array(ATMA_f32) */
srcRows = 4;
srcColumns = 4;
arm_mat_init_f32(&ATMA, srcRows, srcColumns, ATMA_f32);

/* calculation of AT Multiply with A */
arm_mat_mult_f32(&AT, &A, &ATMA);

mcu_cycles = GET_CYCLES();

PRINTF("-- matrix example\r\n");
PRINTF("FSP %d cycles, MCU %d cycles\r\n", fsp_cycles, mcu_cycles);
}

/* Sum of the squares of the elements of a floating-point vector */

float32_t power_acc_input[1024];
float32_t power_acc_fsp_output;
float32_t power_acc_mcu_output;

void power_example(void)
{
 uint32_t fsp_cycles, mcu_cycles;

 for (uint32_t i = 0; i < 256; i++)
 power_acc_input[i] = 0.1 * i;

 // FSP
 START_COUNTING();
 FSP_PowerF32(DEMO_FSP_BASE, power_acc_input, 1024, &power_acc_fsp_output);
 fsp_cycles = GET_CYCLES();

 // MCU
 START_COUNTING();
 arm_power_f32(power_acc_input, 1024, &power_acc_mcu_output);
 mcu_cycles = GET_CYCLES();

 PRINTF("-- Sum of the squares of the 1024 elements\r\n");
 PRINTF("FSP %d cycles, MCU %d cycles\r\n", fsp_cycles, mcu_cycles);
}

/* Sin */
void sin_example(void)
{
 uint32_t fsp_cycles, mcu_cycles;
 float32_t sin_input = 3.14159f / 6;

 // FSP
 START_COUNTING();
 FSP_SinF32(DEMO_FSP_BASE, sin_input / 3.14159f);
 fsp_cycles = GET_CYCLES();

 // MCU
 START_COUNTING();
 arm_sin_f32(sin_input);
 mcu_cycles = GET_CYCLES();

 PRINTF("-- sin(3.14159 / 6)\r\n");
 PRINTF("FSP %d cycles, MCU %d cycles\r\n", fsp_cycles, mcu_cycles);
}

int main(void)
{
 /* Board pin, clock, debug console init */
```

```

BOARD_InitHardware();

POWER_DisablePD(kPDRUNCFG_PD_FSP);
POWER_DisablePD(kPDRUNCFG_PD_FIR);

/*Fsp module init*/
FSP_Init(DEMO_FSP_BASE);

fft_example();

matrix_example();

power_example();

sin_example();

STOP_COUNTING();

while (1)
 ;
}

```

## Modules

- [Correlation](#)
- [Power](#)
- [Sum](#)

## Data Structures

- struct [fsp\\_matrix\\_instance\\_t](#)  
*Instance structure for the matrix. [More...](#)*
- struct [fsp\\_mat\\_op\\_instance\\_t](#)  
*Instance structure for the matrix operation. [More...](#)*
- struct [fsp\\_fir\\_instance\\_t](#)  
*Instance structure for the FIR filter. [More...](#)*

## Macros

- #define [MAT\\_OP\\_CONFIG](#)(inv\_stop, lu\_stop, mat\_k, mat\_n, mat\_m, o\_format, i\_format, op\_mode)  
*Macros to config the FSP Matrix operation unit.*
- #define [TE\\_CONFIG](#)(te\_point, te\_scale, o\_format, i\_format, io\_mode, type)  
*Macros to config the FSP transfer engine.*
- #define [SE\\_CONFIG](#)(se\_point, o\_format, i\_format, pwr\_en, sum\_en, max\_idx\_en, min\_idx\_en, max\_sel, min\_sel)  
*Macros to config the FSP statistic engine module.*
- #define [CORR\\_CONFIG](#)(corr\_y\_len, corr\_x\_len, o\_format, i\_format)  
*Macros to config the FSP Correlation module.*
- #define [FIR\\_CONFIG](#)(buf\_clr\_en, num\_taps, p\_coeffs)  
*Macros to config the FSP FIR filter module.*

### Typedefs

- typedef int32\_t [q31\\_t](#)  
*32-bit fractional data type in 1.31 format.*
- typedef float [float32\\_t](#)  
*32-bit floating-point type definition.*

### Enumerations

- enum [fsp\\_mou\\_dout\\_fp\\_sel\\_t](#) {  
    kFSP\_MouDoutFpSelFloat = 0x0U,  
    kFSP\_MouDoutFpSelFix = 0x1U }
- enum [fsp\\_mou\\_din\\_fp\\_sel\\_t](#) {  
    kFSP\_MouDinFpSelFloat = 0x0U,  
    kFSP\_MouDinFpSelFix = 0x1U }
- enum [fsp\\_te\\_dout\\_fp\\_sel\\_t](#) {  
    kFSP\_TeDoutFpSelFix = 0x0U,  
    kFSP\_TeDoutFpSelFloat = 0x1U }
- enum [fsp\\_te\\_din\\_fp\\_sel\\_t](#) {  
    kFSP\_TeDinFpSelFix = 0x0U,  
    kFSP\_TeDinFpSelFloat = 0x1U }
- enum [fsp\\_te\\_pts\\_t](#) {  
    kFSP\_TePts64Points = 0x0U,  
    kFSP\_TePts128Points = 0x1U,  
    kFSP\_TePts256Points = 0x2U,  
    kFSP\_TePtsReserved = 0x3U }
- enum [fsp\\_te\\_io\\_mode\\_t](#) {  
    kFSP\_TeIoModeRealInputComplexOutput = 0x0U,  
    kFSP\_TeIoModeComplexInputComplexOutput = 0x1U,  
    kFSP\_TeIoModeRealInputRealOutput = 0x2U,  
    kFSP\_TeIoModeComplexInputRealOutput = 0x3U }
- enum [fsp\\_te\\_mode\\_t](#) {  
    kFSP\_TeModeFft = 0x0U,  
    kFSP\_TeModeIfft = 0x1U,  
    kFSP\_TeModeDct = 0x2U,  
    kFSP\_TeModeIdct = 0x3U }
- enum [fsp\\_se\\_dout\\_fp\\_sel\\_t](#) {  
    kFSP\_SeDoutFpSelFloat = 0x00U,  
    kFSP\_SeDoutFpSelFix = 0x01U }
- enum [fsp\\_se\\_din\\_fp\\_sel\\_t](#) {  
    kFSP\_SeDinFpSelFloat = 0x00U,  
    kFSP\_SeDinFpSelFix = 0x01U }
- enum [fsp\\_cor\\_dout\\_fp\\_sel\\_t](#) {  
    kFSP\_CorDoutFpSelFloat = 0x00U,  
    kFSP\_CorDoutFpSelFix = 0x01U }
- enum [fsp\\_cor\\_din\\_fp\\_sel\\_t](#) {

- `kFSP_CorDinFpSelFloat = 0x00U,`
- `kFSP_CorDinFpSelFix = 0x01U }`
- enum `fir_dout_fp_sel_t` {
  - `kFSP_FirDoutFpSelFloat = 0x0U,`
  - `kFSP_FirDoutFpSelFix = 0x1U }`*Enum type for the FSP module FIR output data type (float or q31).*
- enum `fir_din_fp_sel_t` {
  - `kFSP_FirDinFpSelFloat = 0x0U,`
  - `kFSP_FirDinFpSelFix = 0x1U }`*Enum type for the FSP module FIR input data type (float or q31).*

## Functions

- void `FSP_Init` (FSP\_Type \*base)
  - FSP configuration.*
- void `FSP_Deinit` (FSP\_Type \*base)
  - Disables the FSP and gates the FSP clock.*
- static void `FSP_EnableInterrupts` (FSP\_Type \*base, uint32\_t mask)
  - Enables the FSP interrupt.*
- static void `FSP_DisableInterrupts` (FSP\_Type \*base, uint32\_t mask)
  - Disables the FSP interrupt.*
- static void `FSP_ClearStatusFlags` (FSP\_Type \*base, uint32\_t mask)
  - Clears status flags with the provided mask.*
- static uint32\_t `FSP_GetStatusFlags` (FSP\_Type \*base)
  - Get FSP status flags.*
- static uint32\_t `FSP_GetBusyStatusFlags` (FSP\_Type \*base)
  - Get FSP busy status flags.*
- static float32\_t `FSP_SinF32` (FSP\_Type \*base, float32\_t x)
  - Cordic.*
- static float32\_t `FSP_SinQ31` (FSP\_Type \*base, q31\_t x)
  - Fast approximation to the trigonometric sine function for Q31 data.*
- static float32\_t `FSP_CosF32` (FSP\_Type \*base, float32\_t x)
  - Fast approximation to the trigonometric sine and cosine function for floating-point data.*
- static q31\_t `FSP_CosQ31` (FSP\_Type \*base, q31\_t x)
  - Fast approximation to the trigonometric sine function for Q31 data.*
- static float32\_t `FSP_LnF32` (FSP\_Type \*base, float32\_t x)
  - Floating-point log function.*
- static q31\_t `FSP_LnQ31` (FSP\_Type \*base, q31\_t x)
  - Q31 log function.*
- static float32\_t `FSP_SqrtF32` (FSP\_Type \*base, float32\_t x)
  - Floating-point root function.*
- static q31\_t `FSP_SqrtQ31` (FSP\_Type \*base, q31\_t x)
  - Q31 square root function.*
- static void `FSP_MatOperateStart` (FSP\_Type \*base, const fsp\_mat\_op\_instance\_t \*ins, const void \*p\_dat\_mat\_a, const void \*p\_dat\_mat\_b, const void \*p\_dat\_dst)
  - Matrix Operation Unit & Transform Engine.*
- void `FSP_MatInit` (fsp\_matrix\_instance\_t \*S, uint16\_t n\_rows, uint16\_t n\_columns, void \*p\_data)
  - Matrix initialization.*
- void `FSP_MatInverseF32` (FSP\_Type \*base, const fsp\_matrix\_instance\_t \*p\_src, const fsp\_matrix-

- `_instance_t *p_dst)`  
*Floating-point matrix inverse.*
- void `FSP_MatInverseQ31` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src, const `fsp_matrix_instance_t` \*p\_dst)  
*q31 matrix inverse.*
- void `FSP_MatMultF32` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, const `fsp_matrix_instance_t` \*p\_src\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*Floating-point matrix multiplication.*
- void `FSP_MatMultQ31` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, const `fsp_matrix_instance_t` \*p\_src\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*q31 matrix multiplication*
- void `FSP_MatDotMultF32` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, const `fsp_matrix_instance_t` \*p\_src\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*Floating-point matrix dot multiplication.*
- void `FSP_MatDotMultQ31` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, const `fsp_matrix_instance_t` \*p\_src\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*q31 matrix dot multiplication*
- void `FSP_MatTransF32` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src, const `fsp_matrix_instance_t` \*p\_dst)  
*Floating-point matrix transpose.*
- void `FSP_MatScaleF32` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, `float32_t` scale\_a, const `fsp_matrix_instance_t` \*p\_src\_b, `float32_t` scale\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*Floating-point matrix scaling(a\*A + b\*B).*
- void `FSP_MatScaleQ31` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, `float32_t` scale\_a, const `fsp_matrix_instance_t` \*p\_src\_b, `float32_t` scale\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*q31 matrix scaling.*
- void `FSP_MatAddF32` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, const `fsp_matrix_instance_t` \*p\_src\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*Floating-point matrix addition.*
- void `FSP_MatAddQ31` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, const `fsp_matrix_instance_t` \*p\_src\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*q31 matrix addition.*
- void `FSP_MatSubF32` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, const `fsp_matrix_instance_t` \*p\_src\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*Floating-point matrix subtraction.*
- void `FSP_MatSubQ31` (FSP\_Type \*base, const `fsp_matrix_instance_t` \*p\_src\_a, const `fsp_matrix_instance_t` \*p\_src\_b, const `fsp_matrix_instance_t` \*p\_dst)  
*q31 matrix subtraction.*
- static void `FSP_TeStart` (FSP\_Type \*base, `uint32_t` te\_cfg, const void \*p\_src, const void \*p\_dst)  
*Transfer engine start.*
- void `FSP_TeIDCTPreProcess` (FSP\_Type \*base, `float32_t` \*p\_data)  
*Only for IDCT: Convert the input data.*
- void `FSP_TePostProcess` (FSP\_Type \*base, const `fsp_te_instance_t` \*S, `fsp_te_io_mode_t` io\_mode, `fsp_te_mode_t` te\_mode, `float32_t` \*p\_data)  
*For FFT/IFFT/CFFT: Make the output of FSP match the ARM's For DCT/IDCT: Convert the output from DCT-II to DCT-IV.*
- void `FSP_RfftF32` (FSP\_Type \*base, const `fsp_te_instance_t` \*S, `float32_t` \*p\_src, `float32_t` \*p\_dst)  
*Processing function for the floating-point real FFT.*
- void `FSP_RifftF32` (FSP\_Type \*base, const `fsp_te_instance_t` \*S, `float32_t` \*p\_src, `float32_t` \*p\_dst)

dst)

*Processing function for the floating-point real IFFT.*

- void **FSP\_RfftQ31** (FSP\_Type \*base, const fsp\_te\_instance\_t \*S, q31\_t \*p\_src, q31\_t \*p\_dst)

*Processing function for the q31 real FFT.*

- void **FSP\_RifftQ31** (FSP\_Type \*base, const fsp\_te\_instance\_t \*S, q31\_t \*p\_src, q31\_t \*p\_dst)

*Processing function for the q31 real IFFT.*

- void **FSP\_CfftF32** (FSP\_Type \*base, const fsp\_te\_instance\_t \*S, float32\_t \*p\_src, float32\_t \*p\_dst, uint8\_t ifft\_flag)

*Processing function for the floating-point complex FFT/IFFT.*

- void **FSP\_CfftQ31** (FSP\_Type \*base, const fsp\_te\_instance\_t \*S, q31\_t \*p\_src, q31\_t \*p\_dst, uint8\_t ifft\_flag)

*Processing function for the q31 complex FFT/IFFT.*

- void **FSP\_DctF32** (FSP\_Type \*base, const fsp\_te\_instance\_t \*S, float32\_t \*p\_src, float32\_t \*p\_dst, uint8\_t idct\_flag)

*Processing function for the floating-point DCT/IDCT.*

- void **FSP\_DctQ31** (FSP\_Type \*base, const fsp\_te\_instance\_t \*S, q31\_t \*p\_src, q31\_t \*p\_dst, uint8\_t idct\_flag)

*Processing function for the q31 DCT/IDCT.*

- static void **FSP\_SeStart** (FSP\_Type \*base, uint32\_t se\_cfg, const void \*p\_src)

*Statistic engine start.*

- void **FSP\_MaxMinF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size, float32\_t \*p\_max, float32\_t \*p\_min)

*Get Maximum and Minimum values of a floating-point vector.*

- static void **FSP\_MaxMinIntF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size)

*Calculate Maximum and Minimum values of a floating-point vector.*

- void **FSP\_GetMaxMinIntResultF32** (FSP\_Type \*base, float32\_t \*p\_src, float32\_t \*p\_max, float32\_t \*p\_min)

*Get the Maximum and Minimum values of a floating-point vector.*

- void **FSP\_MaxMinQ31** (FSP\_Type \*base, q31\_t \*p\_src, uint32\_t block\_size, q31\_t \*p\_max, q31\_t \*p\_min)

*Get Maximum and Minimum values of a q31 vector.*

- static void **FSP\_MaxMinIntQ31** (FSP\_Type \*base, q31\_t \*p\_src, uint32\_t block\_size)

*Calculate Maximum and Minimum values of a q31 vector.*

- void **FSP\_GetMaxMinIntResultQ31** (FSP\_Type \*base, q31\_t \*p\_src, q31\_t \*p\_max, q31\_t \*p\_min)

*Get the Maximum and Minimum values of a q31 vector vector.*

- void **FSP\_MaxF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size, float32\_t \*p\_result, uint32\_t \*p\_index)

*Maximum value of a floating-point vector.*

- static void **FSP\_MaxIntF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size)

*Calculate Maximum value of a floating-point vector.*

- void **FSP\_GetMaxIntResultF32** (FSP\_Type \*base, float32\_t \*p\_src, float32\_t \*p\_result, uint32\_t \*p\_index)

*Get the Maximum value of a floating-point vector.*

- void **FSP\_MaxQ31** (FSP\_Type \*base, q31\_t \*p\_src, uint32\_t block\_size, q31\_t \*p\_result, uint32\_t \*p\_index)

*Maximum value of a q31 vector.*

- static void **FSP\_MaxIntQ31** (FSP\_Type \*base, q31\_t \*p\_src, uint32\_t block\_size)

*Calculate Maximum value of a q31 vector.*

- void **FSP\_GetMaxIntResultQ31** (FSP\_Type \*base, q31\_t \*p\_src, q31\_t \*p\_result, uint32\_t \*p\_index)

## Fsp\_driver

- Get the Maximum value of a q31 vector.*
- void **FSP\_MinF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size, float32\_t \*p\_result, uint32\_t \*p\_index)
- Minimum value of a floating-point vector.*
- static void **FSP\_MinIntF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size)
- Calculate Minimum value of a floating-point vector.*
- void **FSP\_GetMinIntResultF32** (FSP\_Type \*base, float32\_t \*p\_src, float32\_t \*p\_result, uint32\_t \*p\_index)
- Get the Minimum value of a floating-point vector.*
- void **FSP\_MinQ31** (FSP\_Type \*base, q31\_t \*p\_src, uint32\_t block\_size, q31\_t \*p\_result, uint32\_t \*p\_index)
- Minimum value of a q31 vector.*
- static void **FSP\_MinIntQ31** (FSP\_Type \*base, q31\_t \*p\_src, uint32\_t block\_size)
- Calculate Minimum value of a q31 vector.*
- void **FSP\_GetMinIntResultQ31** (FSP\_Type \*base, q31\_t \*p\_src, q31\_t \*p\_result, uint32\_t \*p\_index)
- Get the Minimum value of a q31 vector.*
- static void **FSP\_FirBufferClear** (FSP\_Type \*base, uint32\_t ch\_idx)
- Clear FIR buffer.*
- static void **FSP\_FirBufferClearAll** (FSP\_Type \*base)
- Clear All FIR buffer.*
- void **FSP\_FirF32** (FSP\_Type \*base, const fsp\_fir\_instance\_t \*S, float32\_t \*p\_src, float32\_t \*p\_dst, uint32\_t block\_size)
- FIR (Finite Impulse Response) filter function of floating-point sequences.*
- void **FSP\_FirQ31** (FSP\_Type \*base, const fsp\_fir\_instance\_t \*S, q31\_t \*p\_src, q31\_t \*p\_dst, uint32\_t block\_size)
- FIR (Finite Impulse Response) filter function of q31 sequences.*

## Driver version

- #define **FSL\_FSP\_DRIVER\_VERSION** (MAKE\_VERSION(2, 0, 0))  
*Fsp driver version 2.0.0.*

## 19.3.3 Data Structure Documentation

### 19.3.3.1 struct fsp\_matrix\_instance\_t

#### Data Fields

- uint8\_t **num\_rows**
- uint8\_t **num\_cols**
- void \* **p\_data**

### 19.3.3.2 struct fsp\_mat\_op\_instance\_t

#### Data Fields

- uint32\_t [mat\\_op\\_cfg](#)

### 19.3.3.3 struct fsp\_fir\_instance\_t

#### Data Fields

- uint8\_t [ch\\_idx](#)
- uint32\_t [fir\\_cfg](#)

## 19.3.4 Macro Definition Documentation

### 19.3.4.1 #define FSL\_FSP\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

## 19.3.5 Enumeration Type Documentation

### 19.3.5.1 enum fsp\_mou\_dout\_fp\_sel\_t

Enumerator

*kFSP\_MouDoutFpSelFloat* float  
*kFSP\_MouDoutFpSelFix* fix

### 19.3.5.2 enum fsp\_mou\_din\_fp\_sel\_t

Enumerator

*kFSP\_MouDinFpSelFloat* float  
*kFSP\_MouDinFpSelFix* fix

### 19.3.5.3 enum fsp\_te\_dout\_fp\_sel\_t

Enumerator

*kFSP\_TeDoutFpSelFix* fix  
*kFSP\_TeDoutFpSelFloat* float

## Fsp\_driver

### 19.3.5.4 enum fsp\_te\_din\_fp\_sel\_t

Enumerator

*kFSP\_TeDinFpSelFix* fix  
*kFSP\_TeDinFpSelFloat* float

### 19.3.5.5 enum fsp\_te\_pts\_t

Enumerator

*kFSP\_TePts64Points* 64 points  
*kFSP\_TePts128Points* 128 points  
*kFSP\_TePts256Points* 256 points  
*kFSP\_TePtsReserved* reserved

### 19.3.5.6 enum fsp\_te\_io\_mode\_t

Enumerator

*kFSP\_TeIoModeRealInputComplexOutput* real input, complex output  
*kFSP\_TeIoModeComplexInputComplexOutput* complex input, complex output  
*kFSP\_TeIoModeRealInputRealOutput* real input, real output  
*kFSP\_TeIoModeComplexInputRealOutput* complex input, real output

### 19.3.5.7 enum fsp\_te\_mode\_t

Enumerator

*kFSP\_TeModeFft* FFT.  
*kFSP\_TeModeIfft* IFFT.  
*kFSP\_TeModeDct* DCT.  
*kFSP\_TeModeIdct* IDCT.

### 19.3.5.8 enum fsp\_se\_dout\_fp\_sel\_t

Enumerator

*kFSP\_SeDoutFpSelFloat* float  
*kFSP\_SeDoutFpSelFix* fix

### 19.3.5.9 enum fsp\_se\_din\_fp\_sel\_t

Enumerator

*kFSP\_SeDinFpSelFloat* float

*kFSP\_SeDinFpSelFix* fix

### 19.3.5.10 enum fsp\_cor\_dout\_fp\_sel\_t

Enumerator

*kFSP\_CorDoutFpSelFloat* float

*kFSP\_CorDoutFpSelFix* fix

### 19.3.5.11 enum fsp\_cor\_din\_fp\_sel\_t

Enumerator

*kFSP\_CorDinFpSelFloat* float

*kFSP\_CorDinFpSelFix* fix

### 19.3.5.12 enum fir\_dout\_fp\_sel\_t

Enumerator

*kFSP\_FirDoutFpSelFloat* float

*kFSP\_FirDoutFpSelFix* fix

### 19.3.5.13 enum fir\_din\_fp\_sel\_t

Enumerator

*kFSP\_FirDinFpSelFloat* float

*kFSP\_FirDinFpSelFix* fix

## 19.3.6 Function Documentation

### 19.3.6.1 void FSP\_Init ( FSP\_Type \* *base* )

## Fsp\_driver

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | FSP peripheral base address.s |
|-------------|-------------------------------|

### 19.3.6.2 void FSP\_Deinit ( FSP\_Type \* *base* )

Parameters

|             |                                       |
|-------------|---------------------------------------|
| <i>base</i> | pointer to FLEXIO_UART_Type structure |
|-------------|---------------------------------------|

### 19.3.6.3 static void FSP\_EnableInterrupts ( FSP\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function enables the FSP interrupt.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | FSP peripheral base address. |
| <i>mask</i> | interrupt source.            |

### 19.3.6.4 static void FSP\_DisableInterrupts ( FSP\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function disables the FSP interrupt.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | FSP peripheral base address. |
| <i>mask</i> | interrupt source.            |

### 19.3.6.5 static void FSP\_ClearStatusFlags ( FSP\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

---

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | FSP peripheral base address.   |
| <i>mask</i> | The status flags to be cleared |

Return values

|             |  |
|-------------|--|
| <i>None</i> |  |
|-------------|--|

**19.3.6.6** `static uint32_t FSP_GetStatusFlags ( FSP_Type * base ) [inline],  
[static]`

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | FSP peripheral base address. |
|-------------|------------------------------|

Returns

FSP status flags.

**19.3.6.7** `static uint32_t FSP_GetBusyStatusFlags ( FSP_Type * base ) [inline],  
[static]`

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | FSP peripheral base address. |
|-------------|------------------------------|

Returns

FSP busy status flags.

**19.3.6.8** `static float32_t FSP_SinF32 ( FSP_Type * base, float32_t x ) [inline],  
[static]`

Fast approximation to the trigonometric sine and cosine function for floating-point data.

Parameters

## Fsp\_driver

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | FSP peripheral base address |
| <i>x</i>    | Input value in radians/pi.  |

Returns

sin(x) in floating-point format.

**19.3.6.9 static float32\_t FSP\_SinQ31 ( FSP\_Type \* *base*, q31\_t *x* ) [inline],  
[static]**

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | FSP peripheral base address |
| <i>x</i>    | Input value in radians/pi.  |

Returns

sin(x)in Q31 format.

**19.3.6.10 static float32\_t FSP\_CosF32 ( FSP\_Type \* *base*, float32\_t *x* ) [inline],  
[static]**

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | FSP peripheral base address |
| <i>x</i>    | Input value in radians/pi.  |

Returns

cos(x) in floating-point format.

**19.3.6.11 static q31\_t FSP\_CosQ31 ( FSP\_Type \* *base*, q31\_t *x* ) [inline],  
[static]**

## Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | FSP peripheral base address |
| <i>x</i>    | Input value in radians/pi.  |

## Returns

$\cos(x)$  in Q31 format.

The Q31 input value is in the range  $[0 +0.9999]$  and is mapped to a radian value in the range  $[0 \ 2\pi)$ .

**19.3.6.12** `static float32_t FSP_LnF32 ( FSP_Type * base, float32_t x ) [inline], [static]`

## Parameters

|             |                                                                                    |
|-------------|------------------------------------------------------------------------------------|
| <i>base</i> | FSP peripheral base address                                                        |
| <i>x</i>    | input value, the range of the input value is $[0 +1)$ or 0x00000000 to 0x7FFFFFFF. |

## Returns

return in floating-point format, for negative inputs, the function returns 0.

**19.3.6.13** `static q31_t FSP_LnQ31 ( FSP_Type * base, q31_t x ) [inline], [static]`

## Parameters

|             |                                                                                    |
|-------------|------------------------------------------------------------------------------------|
| <i>base</i> | FSP peripheral base address                                                        |
| <i>x</i>    | input value, the range of the input value is $[0 +1)$ or 0x00000000 to 0x7FFFFFFF. |

## Returns

return in Q31 format, for negative inputs, the function returns 0.

**19.3.6.14** `static float32_t FSP_SqrtF32 ( FSP_Type * base, float32_t x ) [inline], [static]`

## Fsp\_driver

### Parameters

|             |                                                                                  |
|-------------|----------------------------------------------------------------------------------|
| <i>base</i> | FSP peripheral base address                                                      |
| <i>x</i>    | input value, the range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF. |

### Returns

return square root of input value in floating-point format, for negative input, the function returns 0.

**19.3.6.15** `static q31_t FSP_SqrtQ31 ( FSP_Type * base, q31_t x ) [inline],  
[static]`

### Parameters

|             |                                                                                  |
|-------------|----------------------------------------------------------------------------------|
| <i>base</i> | FSP peripheral base address                                                      |
| <i>x</i>    | input value, the range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF. |

### Returns

return square root of input value in Q31 format, for negative input, the function returns 0.

**19.3.6.16** `static void FSP_MatOperateStart ( FSP_Type * base, const  
fsp_mat_op_instance_t * ins, const void * p_dat_mat_a, const void *  
p_dat_mat_b, const void * p_dat_dst ) [inline], [static]`

Processing function for the Matrix operation unit. Matrix operation start.

### Parameters

|                     |                                           |
|---------------------|-------------------------------------------|
| <i>base</i>         | FSP peripheral base address               |
| <i>ins</i>          | points to the matrix operation structure. |
| <i>*p_src_mat_a</i> | points to the input matrix A.             |
| <i>*p_src_mat_b</i> | points to the input matrix B.             |
| <i>*p_dst</i>       | points to output matrix structure.        |

### Returns

none.

**19.3.6.17** `void FSP_MatInit ( fsp_matrix_instance_t * S, uint16_t n_rows, uint16_t  
n_columns, void * p_data )`

## Parameters

|                  |                                                |
|------------------|------------------------------------------------|
| <i>*S</i>        | points to an instance of the matrix structure. |
| <i>n_rows</i>    | number of rows in the matrix.                  |
| <i>n_columns</i> | number of columns in the matrix.               |
| <i>*p_data</i>   | points to the matrix data array.               |

## Returns

none

**19.3.6.18 void FSP\_MatInverseF32 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

## Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>base</i>   | FSP peripheral base address       |
| <i>*p_src</i> | points to input matrix structure  |
| <i>*p_dst</i> | points to output matrix structure |

## Returns

none

**19.3.6.19 void FSP\_MatInverseQ31 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

## Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>base</i>   | FSP peripheral base address       |
| <i>*p_src</i> | points to input matrix structure  |
| <i>*p_dst</i> | points to output matrix structure |

## Returns

none

**19.3.6.20 void FSP\_MatMultF32 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

## Fsp\_driver

### Parameters

|                 |                                             |
|-----------------|---------------------------------------------|
| <i>base</i>     | FSP peripheral base address                 |
| <i>*p_src_a</i> | points to the first input matrix structure  |
| <i>*p_src_b</i> | points to the second input matrix structure |
| <i>*p_dst</i>   | points to output matrix structure           |

### Returns

none

**19.3.6.21 void FSP\_MatMultQ31 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

### Parameters

|                 |                                             |
|-----------------|---------------------------------------------|
| <i>base</i>     | FSP peripheral base address                 |
| <i>*p_src_a</i> | points to the first input matrix structure  |
| <i>*p_src_b</i> | points to the second input matrix structure |
| <i>*p_dst</i>   | points to output matrix structure           |

### Returns

none

**19.3.6.22 void FSP\_MatDotMultF32 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

### Parameters

|                 |                                            |
|-----------------|--------------------------------------------|
| <i>base</i>     | FSP peripheral base address                |
| <i>*p_src_a</i> | points to the first input matrix structure |

|                 |                                             |
|-----------------|---------------------------------------------|
| <i>*p_src_b</i> | points to the second input matrix structure |
| <i>*p_dst</i>   | points to output matrix structure           |

Returns

none

**19.3.6.23 void FSP\_MatDotMultQ31 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

Parameters

|                 |                                             |
|-----------------|---------------------------------------------|
| <i>base</i>     | FSP peripheral base address                 |
| <i>*p_src_a</i> | points to the first input matrix structure  |
| <i>*p_src_b</i> | points to the second input matrix structure |
| <i>*p_dst</i>   | points to output matrix structure           |

Returns

none

**19.3.6.24 void FSP\_MatTransF32 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

Parameters

|               |                             |
|---------------|-----------------------------|
| <i>base</i>   | FSP peripheral base address |
| <i>*p_src</i> | points to the input matrix  |
| <i>*p_dst</i> | points to the output matrix |

Returns

none

**19.3.6.25 void FSP\_MatScaleF32 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, float32\_t *scale\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, float32\_t *scale\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

## Fsp\_driver

### Parameters

|                 |                                             |
|-----------------|---------------------------------------------|
| <i>base</i>     | FSP peripheral base address                 |
| <i>*p_src_a</i> | points to the first input matrix structure  |
| <i>scale_a</i>  | scale factor of matrix_a to be applied      |
| <i>*p_src_b</i> | points to the second input matrix structure |
| <i>scale_b</i>  | scale factor of matrix_b to be applied      |
| <i>*p_dst</i>   | points to output matrix structure           |

### Returns

None

**19.3.6.26 void FSP\_MatScaleQ31 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, float32\_t *scale\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, float32\_t *scale\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

### Parameters

|                 |                                             |
|-----------------|---------------------------------------------|
| <i>base</i>     | FSP peripheral base address                 |
| <i>*p_src_a</i> | points to the first input matrix structure  |
| <i>scale_a</i>  | scale factor of matrix_a to be applied      |
| <i>*p_src_b</i> | points to the second input matrix structure |
| <i>scale_b</i>  | scale factor of matrix_b to be applied      |
| <i>*p_dst</i>   | points to output matrix structure           |

### Returns

none

**19.3.6.27 void FSP\_MatAddF32 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

## Parameters

|                 |                                             |
|-----------------|---------------------------------------------|
| <i>base</i>     | FSP peripheral base address                 |
| <i>*p_src_a</i> | points to the first input matrix structure  |
| <i>*p_src_b</i> | points to the second input matrix structure |
| <i>*p_dst</i>   | points to output matrix structure           |

## Returns

none

**19.3.6.28 void FSP\_MatAddQ31 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

## Parameters

|                 |                                             |
|-----------------|---------------------------------------------|
| <i>base</i>     | FSP peripheral base address                 |
| <i>*p_src_a</i> | points to the first input matrix structure  |
| <i>*p_src_b</i> | points to the second input matrix structure |
| <i>*p_dst</i>   | points to output matrix structure           |

## Returns

none The function uses saturating arithmetic. Results outside of the allowable q31 range [0x80000000 0x7FFFFFFF] will be saturated.

**19.3.6.29 void FSP\_MatSubF32 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

## Parameters

|                 |                                             |
|-----------------|---------------------------------------------|
| <i>base</i>     | FSP peripheral base address                 |
| <i>*p_src_a</i> | points to the first input matrix structure  |
| <i>*p_src_b</i> | points to the second input matrix structure |
| <i>*p_dst</i>   | points to output matrix structure           |

## Fsp\_driver

### Returns

none

**19.3.6.30 void FSP\_MatSubQ31 ( FSP\_Type \* *base*, const fsp\_matrix\_instance\_t \* *p\_src\_a*, const fsp\_matrix\_instance\_t \* *p\_src\_b*, const fsp\_matrix\_instance\_t \* *p\_dst* )**

### Parameters

|                  |                                             |
|------------------|---------------------------------------------|
| <i>base</i>      | FSP peripheral base address                 |
| * <i>p_src_a</i> | points to the first input matrix structure  |
| * <i>p_src_b</i> | points to the second input matrix structure |
| * <i>p_dst</i>   | points to output matrix structure           |

### Returns

none The function uses saturating arithmetic. Results outside of the allowable q31 range [0x80000000 0x7FFFFFFF] will be saturated.

**19.3.6.31 static void FSP\_TeStart ( FSP\_Type \* *base*, uint32\_t *te\_cfg*, const void \* *p\_src*, const void \* *p\_dst* ) [inline], [static]**

Processing function for the transfer engine.

### Parameters

|                |                                      |
|----------------|--------------------------------------|
| <i>base</i>    | FSP peripheral base address          |
| <i>te_cfg</i>  | config value of the transfer engine. |
| * <i>p_src</i> | points to the input data buffer.     |
| * <i>p_dst</i> | points to the output data buffer.    |

### Returns

none.

**19.3.6.32 void FSP\_TeIDCTPreProcess ( FSP\_Type \* *base*, float32\_t \* *p\_data* )**

Pre-processing function for IDCT.

## Parameters

|                |                                  |
|----------------|----------------------------------|
| <i>base</i>    | FSP peripheral base address      |
| <i>*p_data</i> | points to input and output data. |

## Returns

none.

**19.3.6.33 void FSP\_TePostProcess ( FSP\_Type \* *base*, const fsp\_te\_instance\_t \* *S*, fsp\_te\_io\_mode\_t *io\_mode*, fsp\_te\_mode\_t *te\_mode*, float32\_t \* *p\_data* )**

Post-processing function for the transfer engine.

## Parameters

|                |                                                           |
|----------------|-----------------------------------------------------------|
| <i>base</i>    | FSP peripheral base address                               |
| <i>*S</i>      | points to an instance of the fsp_te_instance_t structure. |
| <i>io_mode</i> | input and output mode defined by enum                     |
| <i>te_mode</i> | transfer engine mode defined by enum                      |
| <i>*p_data</i> | points to input and output data.                          |

## Returns

none.

**19.3.6.34 void FSP\_RfftF32 ( FSP\_Type \* *base*, const fsp\_te\_instance\_t \* *S*, float32\_t \* *p\_src*, float32\_t \* *p\_dst* )**

## Parameters

|               |                                                           |
|---------------|-----------------------------------------------------------|
| <i>base</i>   | FSP peripheral base address                               |
| <i>*S</i>     | points to an instance of the fsp_te_instance_t structure. |
| <i>*p_src</i> | points to the input buffer.                               |
| <i>*p_dst</i> | points to the output buffer.                              |

## Returns

none.

19.3.6.35 void FSP\_RifftF32 ( FSP\_Type \* *base*, const fsp\_te\_instance\_t \* *S*, float32\_t \* *p\_src*, float32\_t \* *p\_dst* )

## Parameters

|               |                                                           |
|---------------|-----------------------------------------------------------|
| <i>base</i>   | FSP peripheral base address                               |
| <i>*S</i>     | points to an instance of the fsp_te_instance_t structure. |
| <i>*p_src</i> | points to the input buffer.                               |
| <i>*p_dst</i> | points to the output buffer.                              |

## Returns

none.

**19.3.6.36 void FSP\_RfftQ31 ( FSP\_Type \* *base*, const fsp\_te\_instance\_t \* *S*, q31\_t \* *p\_src*, q31\_t \* *p\_dst* )**

## Parameters

|               |                                                           |
|---------------|-----------------------------------------------------------|
| <i>base</i>   | FSP peripheral base address                               |
| <i>*S</i>     | points to an instance of the fsp_te_instance_t structure. |
| <i>*p_src</i> | points to the input buffer.                               |
| <i>*p_dst</i> | points to the output buffer.                              |

## Returns

none.

**19.3.6.37 void FSP\_RifftQ31 ( FSP\_Type \* *base*, const fsp\_te\_instance\_t \* *S*, q31\_t \* *p\_src*, q31\_t \* *p\_dst* )**

## Parameters

|               |                                                           |
|---------------|-----------------------------------------------------------|
| <i>base</i>   | FSP peripheral base address                               |
| <i>*S</i>     | points to an instance of the fsp_te_instance_t structure. |
| <i>*p_src</i> | points to the input buffer.                               |
| <i>*p_dst</i> | points to the output buffer.                              |

## Returns

none.

**19.3.6.38** void FSP\_CfftF32 ( FSP\_Type \* *base*, const fsp\_te\_instance\_t \* *S*, float32\_t \* *p\_src*, float32\_t \* *p\_dst*, uint8\_t *ifft\_flag* )

## Parameters

|                  |                                                                             |
|------------------|-----------------------------------------------------------------------------|
| <i>base</i>      | FSP peripheral base address                                                 |
| <i>*S</i>        | points to an instance of the fsp_te_instance_t structure.                   |
| <i>*p_src</i>    | points to the input buffer.                                                 |
| <i>*p_dst</i>    | points to the output buffer.                                                |
| <i>ifft_flag</i> | flag that selects forward (ifft_flag=0) or inverse (ifft_flag=1) transform. |

## Returns

none.

**19.3.6.39 void FSP\_CfftQ31 ( FSP\_Type \* *base*, const fsp\_te\_instance\_t \* *S*, q31\_t \* *p\_src*, q31\_t \* *p\_dst*, uint8\_t *ifft\_flag* )**

## Parameters

|                  |                                                                             |
|------------------|-----------------------------------------------------------------------------|
| <i>base</i>      | FSP peripheral base address                                                 |
| <i>*S</i>        | points to an instance of the fsp_te_instance_t structure.                   |
| <i>*p_src</i>    | points to the input buffer.                                                 |
| <i>*p_dst</i>    | points to the output buffer.                                                |
| <i>ifft_flag</i> | flag that selects forward (ifft_flag=0) or inverse (ifft_flag=1) transform. |

## Returns

none.

**19.3.6.40 void FSP\_DctF32 ( FSP\_Type \* *base*, const fsp\_te\_instance\_t \* *S*, float32\_t \* *p\_src*, float32\_t \* *p\_dst*, uint8\_t *idct\_flag* )**

## Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | FSP peripheral base address |
|-------------|-----------------------------|

## Fsp\_driver

|                  |                                                                             |
|------------------|-----------------------------------------------------------------------------|
| <i>*S</i>        | points to an instance of the fsp_te_instance_t structure.                   |
| <i>*p_src</i>    | points to the input buffer.                                                 |
| <i>*p_dst</i>    | points to the output buffer.                                                |
| <i>idct_flag</i> | flag that selects forward (idct_flag=0) or inverse (idct_flag=1) transform. |

Returns

none.

**19.3.6.41 void FSP\_DctQ31 ( FSP\_Type \* *base*, const fsp\_te\_instance\_t \* *S*, q31\_t \* *p\_src*, q31\_t \* *p\_dst*, uint8\_t *idct\_flag* )**

Parameters

|                  |                                                                             |
|------------------|-----------------------------------------------------------------------------|
| <i>base</i>      | FSP peripheral base address                                                 |
| <i>*S</i>        | points to an instance of the fsp_te_instance_t structure.                   |
| <i>*p_src</i>    | points to the input buffer.                                                 |
| <i>*p_dst</i>    | points to the output buffer.                                                |
| <i>idct_flag</i> | flag that selects forward (idct_flag=0) or inverse (idct_flag=1) transform. |

Returns

none.

**19.3.6.42 static void FSP\_SeStart ( FSP\_Type \* *base*, uint32\_t *se\_cfg*, const void \* *p\_src* ) [inline], [static]**

Processing function for the statistic engine.

Parameters

|             |                                                          |
|-------------|----------------------------------------------------------|
| <i>base</i> | FSP peripheral base address                              |
| <i>*S</i>   | points to an instance of the statistic engine structure. |

|               |                                  |
|---------------|----------------------------------|
| <i>*p_src</i> | points to the input data buffer. |
|---------------|----------------------------------|

Returns

none.

**19.3.6.43 void FSP\_MaxMinF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, uint32\_t *block\_size*, float32\_t \* *p\_max*, float32\_t \* *p\_min* )**

Parameters

|                   |                             |
|-------------------|-----------------------------|
| <i>*p_src</i>     | points to the input vector  |
| <i>block_size</i> | length of the input vector  |
| <i>*p_max</i>     | maximum value returned here |
| <i>*p_min</i>     | Minimum value returned here |

Returns

none.

**19.3.6.44 static void FSP\_MaxMinIntF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, uint32\_t *block\_size* ) [inline], [static]**

Interrupt-mode interface

Parameters

|                   |                            |
|-------------------|----------------------------|
| <i>*p_src</i>     | points to the input vector |
| <i>block_size</i> | length of the input vector |

Returns

none.

**19.3.6.45 void FSP\_GetMaxMinIntResultF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, float32\_t \* *p\_max*, float32\_t \* *p\_min* )**

Interrupt-mode interface

## Fsp\_driver

### Parameters

|               |                             |
|---------------|-----------------------------|
| <i>*p_src</i> | points to the input vector  |
| <i>*p_max</i> | maximum value returned here |
| <i>*p_min</i> | Minimum value returned here |

### Returns

none.

**19.3.6.46** void FSP\_MaxMinQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, uint32\_t *block\_size*, q31\_t \* *p\_max*, q31\_t \* *p\_min* )

### Parameters

|                   |                             |
|-------------------|-----------------------------|
| <i>*p_src</i>     | points to the input vector  |
| <i>block_size</i> | length of the input vector  |
| <i>*p_max</i>     | maximum value returned here |
| <i>*p_min</i>     | Minimum value returned here |

### Returns

none.

**19.3.6.47** static void FSP\_MaxMinIntQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, uint32\_t *block\_size* ) [inline], [static]

### Interrupt-mode interface

### Parameters

|                   |                            |
|-------------------|----------------------------|
| <i>*p_src</i>     | points to the input vector |
| <i>block_size</i> | length of the input vector |

### Returns

none.

**19.3.6.48** void FSP\_GetMaxMinIntResultQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, q31\_t \* *p\_max*, q31\_t \* *p\_min* )

### Interrupt-mode interface

## Parameters

|               |                             |
|---------------|-----------------------------|
| <i>*p_src</i> | points to the input vector  |
| <i>*p_max</i> | maximum value returned here |
| <i>*p_min</i> | Minimum value returned here |

## Returns

none.

**19.3.6.49 void FSP\_MaxF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, uint32\_t *block\_size*, float32\_t \* *p\_result*, uint32\_t \* *p\_index* )**

## Parameters

|                   |                                      |
|-------------------|--------------------------------------|
| <i>base</i>       | FSP peripheral base address          |
| <i>*p_src</i>     | points to the input vector           |
| <i>block_size</i> | length of the input vector           |
| <i>*p_result</i>  | maximum value returned here          |
| <i>*p_index</i>   | index of maximum value returned here |

## Returns

none.

**19.3.6.50 static void FSP\_MaxIntF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, uint32\_t *block\_size* ) [inline], [static]**

## Interrupt-mode interface

## Parameters

|                   |                            |
|-------------------|----------------------------|
| <i>*p_src</i>     | points to the input vector |
| <i>block_size</i> | length of the input vector |

## Returns

none.

## Fsp\_driver

**19.3.6.51** void FSP\_GetMaxIntResultF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, float32\_t \* *p\_result*, uint32\_t \* *p\_index* )

Interrupt-mode interface

## Parameters

|                  |                                      |
|------------------|--------------------------------------|
| <i>*p_src</i>    | points to the input vector           |
| <i>*p_result</i> | maximum value returned here          |
| <i>*p_index</i>  | index of maximum value returned here |

## Returns

none.

**19.3.6.52 void FSP\_MaxQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, uint32\_t *block\_size*, q31\_t \* *p\_result*, uint32\_t \* *p\_index* )**

## Parameters

|                   |                                      |
|-------------------|--------------------------------------|
| <i>base</i>       | FSP peripheral base address          |
| <i>*p_src</i>     | points to the input vector           |
| <i>block_size</i> | length of the input vector           |
| <i>*p_result</i>  | maximum value returned here          |
| <i>*p_index</i>   | index of maximum value returned here |

## Returns

none.

**19.3.6.53 static void FSP\_MaxIntQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, uint32\_t *block\_size* ) [inline], [static]**

## Interrupt-mode interface

## Parameters

|                   |                            |
|-------------------|----------------------------|
| <i>*p_src</i>     | points to the input vector |
| <i>block_size</i> | length of the input vector |

## Returns

none.

## Fsp\_driver

**19.3.6.54** void FSP\_GetMaxIntResultQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, q31\_t \* *p\_result*, uint32\_t \* *p\_index* )

Interrupt-mode interface

## Parameters

|                  |                                      |
|------------------|--------------------------------------|
| <i>*p_src</i>    | points to the input vector           |
| <i>*p_result</i> | maximum value returned here          |
| <i>*p_index</i>  | index of maximum value returned here |

## Returns

none.

**19.3.6.55** void FSP\_MinF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, uint32\_t *block\_size*, float32\_t \* *p\_result*, uint32\_t \* *p\_index* )

## Parameters

|                   |                                      |
|-------------------|--------------------------------------|
| <i>base</i>       | FSP peripheral base address          |
| <i>*p_src</i>     | points to the input vector           |
| <i>block_size</i> | length of the input vector           |
| <i>*p_result</i>  | minimum value returned here          |
| <i>*p_index</i>   | index of minimum value returned here |

## Returns

none.

**19.3.6.56** static void FSP\_MinIntF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, uint32\_t *block\_size* ) [inline], [static]

## Interrupt-mode interface

## Parameters

|                   |                            |
|-------------------|----------------------------|
| <i>*p_src</i>     | points to the input vector |
| <i>block_size</i> | length of the input vector |

## Returns

none.

## Fsp\_driver

**19.3.6.57** void FSP\_GetMinIntResultF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, float32\_t \* *p\_result*, uint32\_t \* *p\_index* )

Interrupt-mode interface

## Parameters

|                  |                                      |
|------------------|--------------------------------------|
| <i>*p_src</i>    | points to the input vector           |
| <i>*p_result</i> | minimum value returned here          |
| <i>*p_index</i>  | index of minimum value returned here |

## Returns

none.

**19.3.6.58** void FSP\_MinQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, uint32\_t *block\_size*, q31\_t \* *p\_result*, uint32\_t \* *p\_index* )

## Parameters

|                   |                                      |
|-------------------|--------------------------------------|
| <i>base</i>       | FSP peripheral base address          |
| <i>*p_src</i>     | points to the input vector           |
| <i>block_size</i> | length of the input vector           |
| <i>*p_result</i>  | minimum value returned here          |
| <i>*p_index</i>   | index of minimum value returned here |

## Returns

none.

**19.3.6.59** static void FSP\_MinIntQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, uint32\_t *block\_size* ) [inline], [static]

## Interrupt-mode interface

## Parameters

|                   |                            |
|-------------------|----------------------------|
| <i>*p_src</i>     | points to the input vector |
| <i>block_size</i> | length of the input vector |

## Returns

none.

## Fsp\_driver

**19.3.6.60** void FSP\_GetMinIntResultQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, q31\_t \* *p\_result*, uint32\_t \* *p\_index* )

Interrupt-mode interface

## Parameters

|                  |                                      |
|------------------|--------------------------------------|
| <i>*p_src</i>    | points to the input vector           |
| <i>*p_result</i> | minimum value returned here          |
| <i>*p_index</i>  | index of minimum value returned here |

## Returns

none.

**19.3.6.61** `static void FSP_FirBufferClear ( FSP_Type * base, uint32_t ch_idx )  
[inline], [static]`

## Parameters

|            |                |
|------------|----------------|
| <i>idx</i> | channel index. |
|------------|----------------|

## Returns

none.

**19.3.6.62** `static void FSP_FirBufferClearAll ( FSP_Type * base ) [inline], [static]`

## Returns

none.

**19.3.6.63** `void FSP_FirF32 ( FSP_Type * base, const fsp_fir_instance_t * S, float32_t *  
p_src, float32_t * p_dst, uint32_t block_size )`

## Parameters

|             |                                                    |
|-------------|----------------------------------------------------|
| <i>base</i> | FSP peripheral base address                        |
| <i>*S</i>   | points to an instance of the FIR filter structure. |

## Fsp\_driver

|                   |                                                                         |
|-------------------|-------------------------------------------------------------------------|
| <i>*p_src</i>     | points to the block of input floating-point data.                       |
| <i>*p_dst</i>     | points to the block of output floating-point data.                      |
| <i>block_size</i> | number of samples to process per call, this value should bigger than 2. |

Returns

none.

**19.3.6.64 void FSP\_FirQ31 ( FSP\_Type \* *base*, const fsp\_fir\_instance\_t \* *S*, q31\_t \* *p\_src*, q31\_t \* *p\_dst*, uint32\_t *block\_size* )**

Parameters

|                   |                                                    |
|-------------------|----------------------------------------------------|
| <i>base</i>       | FSP peripheral base address                        |
| <i>*S</i>         | points to an instance of the FIR filter structure. |
| <i>*p_src</i>     | points to the block of input q31 data.             |
| <i>*p_dst</i>     | points to the block of output q31 data.            |
| <i>block_size</i> | number of samples to process per call.             |

Returns

none.

## 19.3.7 Sum

### 19.3.7.1 Overview

Calculates the sum of the input vector. Sum is defined as the sum of the elements in the vector. The underlying algorithm is used:

```
Result = (p_src[0] + p_src[1] + p_src[2] + ... + p_src[block_size-1]);
```

There are separate functions for floating-point, q31 data types.

### Functions

- void **FSP\_SumF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size, float32\_t \*p\_result)  
*Sum value of a floating-point vector.*
- static void **FSP\_SumIntF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size)  
*Calculate Sum value of a floating-point vector.*
- static void **FSP\_GetSumIntResultF32** (FSP\_Type \*base, float32\_t \*p\_result)  
*Get the Sum value of a floating-point vector.*
- void **FSP\_SumQ31** (FSP\_Type \*base, q31\_t \*p\_src, uint32\_t block\_size, q31\_t \*p\_result)  
*Sum value of a q31 vector.*
- static void **FSP\_SumIntQ31** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size)  
*Calculate Sum value of a q31 vector.*
- static void **FSP\_GetSumIntResultQ31** (FSP\_Type \*base, float32\_t \*p\_result)  
*Get the Sum value of a q31 vector.*

### 19.3.7.2 Function Documentation

#### 19.3.7.2.1 void FSP\_SumF32 ( FSP\_Type \* base, float32\_t \* p\_src, uint32\_t block\_size, float32\_t \* p\_result )

Parameters

|                   |                             |
|-------------------|-----------------------------|
| <i>base</i>       | FSP peripheral base address |
| <i>*p_src</i>     | points to the input vector  |
| <i>block_size</i> | length of the input vector  |
| <i>*p_result</i>  | Sum value returned here     |

Returns

none.

## Fsp\_driver

**19.3.7.2.2** `static void FSP_SumIntF32 ( FSP_Type * base, float32_t * p_src, uint32_t block_size  
 ) [inline], [static]`

Interrupt-mode interface

## Parameters

|                   |                             |
|-------------------|-----------------------------|
| <i>base</i>       | FSP peripheral base address |
| <i>*p_src</i>     | points to the input vector  |
| <i>block_size</i> | length of the input vector  |

## Returns

none.

**19.3.7.2.3 static void FSP\_GetSumIntResultF32 ( FSP\_Type \* *base*, float32\_t \* *p\_result* )**  
**[inline], [static]**

## Interrupt-mode interface

## Parameters

|                  |                             |
|------------------|-----------------------------|
| <i>base</i>      | FSP peripheral base address |
| <i>*p_result</i> | Sum value returned here     |

## Returns

none.

**19.3.7.2.4 void FSP\_SumQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, uint32\_t *block\_size*, q31\_t \* *p\_result* )**

## Parameters

|                   |                             |
|-------------------|-----------------------------|
| <i>base</i>       | FSP peripheral base address |
| <i>*p_src</i>     | points to the input vector  |
| <i>block_size</i> | length of the input vector  |
| <i>*p_result</i>  | Sum value returned here     |

## Returns

none.

**19.3.7.2.5 static void FSP\_SumIntQ31 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, uint32\_t *block\_size* )**  
**[inline], [static]**

## Interrupt-mode interface

## Fsp\_driver

### Parameters

|                   |                             |
|-------------------|-----------------------------|
| <i>base</i>       | FSP peripheral base address |
| <i>*p_src</i>     | points to the input vector  |
| <i>block_size</i> | length of the input vector  |

### Returns

none.

**19.3.7.2.6 static void FSP\_GetSumIntResultQ31 ( FSP\_Type \* *base*, float32\_t \* *p\_result* )**  
**[inline], [static]**

### Interrupt-mode interface

#### Parameters

|                  |                             |
|------------------|-----------------------------|
| <i>base</i>      | FSP peripheral base address |
| <i>*p_result</i> | Sum value returned here     |

### Returns

none.

## 19.3.8 Power

### 19.3.8.1 Overview

Calculates the sum of the squares of the elements in the input vector. The underlying algorithm is used:

```
Result = p_src[0] * p_src[0] + p_src[1] * p_src[1] + p_src[2] * p_src[2] + ... + p_src[block_size-1];
```

There are separate functions for floating point, q31 data types.

### Functions

- void **FSP\_PowerF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size, float32\_t \*p\_result)  
*Sum of the squares of the elements of a floating-point vector.*
- static void **FSP\_PowerIntF32** (FSP\_Type \*base, float32\_t \*p\_src, uint32\_t block\_size)  
*Calculate Sum of the squares of the elements of a floating-point vector.*
- static void **FSP\_GetPowerIntResultF32** (FSP\_Type \*base, float32\_t \*p\_result)  
*Get the Sum of the squares of the elements value of a floating-point vector.*
- void **FSP\_PowerQ31** (FSP\_Type \*base, q31\_t \*p\_src, uint32\_t block\_size, q31\_t \*p\_result)  
*Sum of the squares of the elements of a q31 vector.*
- static void **FSP\_PowerIntQ31** (FSP\_Type \*base, q31\_t \*p\_src, uint32\_t block\_size)  
*Calculate Sum of the squares of the elements of a q31 vector.*
- static void **FSP\_GetPowerIntResultQ31** (FSP\_Type \*base, q31\_t \*p\_result)  
*Get the Sum of the squares of the elements value of a q31 vector.*
- static void **FSP\_CorrelationStart** (FSP\_Type \*base, uint32\_t corr\_cfg, uint8\_t x\_offset, uint8\_t y\_offset, const void \*p\_src\_x, const void \*p\_src\_y, const void \*p\_dst)  
*Correlation of real sequences.*

### 19.3.8.2 Function Documentation

#### 19.3.8.2.1 void FSP\_PowerF32 ( FSP\_Type \* base, float32\_t \* p\_src, uint32\_t block\_size, float32\_t \* p\_result )

Parameters

|                   |                             |
|-------------------|-----------------------------|
| <i>base</i>       | FSP peripheral base address |
| <i>*p_src</i>     | points to the input vector  |
| <i>block_size</i> | length of the input vector  |

## Fsp\_driver

|                  |                                        |
|------------------|----------------------------------------|
| <i>*p_result</i> | sum of the squares value returned here |
|------------------|----------------------------------------|

Returns

none.

**19.3.8.2.2 static void FSP\_PowerIntF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src*, uint32\_t *block\_size* ) [inline], [static]**

Interrupt-mode interface

Parameters

|                   |                             |
|-------------------|-----------------------------|
| <i>base</i>       | FSP peripheral base address |
| <i>*p_src</i>     | points to the input vector  |
| <i>block_size</i> | length of the input vector  |

Returns

none.

**19.3.8.2.3 static void FSP\_GetPowerIntResultF32 ( FSP\_Type \* *base*, float32\_t \* *p\_result* ) [inline], [static]**

Interrupt-mode interface

Parameters

|                  |                                        |
|------------------|----------------------------------------|
| <i>base</i>      | FSP peripheral base address            |
| <i>*p_result</i> | sum of the squares value returned here |

Returns

none.

**19.3.8.2.4 void FSP\_PowerQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, uint32\_t *block\_size*, q31\_t \* *p\_result* )**

## Parameters

|                   |                                        |
|-------------------|----------------------------------------|
| <i>base</i>       | FSP peripheral base address            |
| <i>*p_src</i>     | points to the input vector             |
| <i>block_size</i> | length of the input vector             |
| <i>*p_result</i>  | sum of the squares value returned here |

## Returns

none.

**19.3.8.2.5 static void FSP\_PowerIntQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src*, uint32\_t *block\_size* )**  
**[inline], [static]**

## Interrupt-mode interface

## Parameters

|                   |                             |
|-------------------|-----------------------------|
| <i>base</i>       | FSP peripheral base address |
| <i>*p_src</i>     | points to the input vector  |
| <i>block_size</i> | length of the input vector  |

## Returns

none.

**19.3.8.2.6 static void FSP\_GetPowerIntResultQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_result* )**  
**[inline], [static]**

## Interrupt-mode interface

## Parameters

|                  |                                        |
|------------------|----------------------------------------|
| <i>base</i>      | FSP peripheral base address            |
| <i>*p_result</i> | sum of the squares value returned here |

## Returns

none.

19.3.8.2.7 static void FSP\_CorrelationStart ( FSP\_Type \* *base*, uint32\_t *corr\_cfg*, uint8\_t *x\_offset*, uint8\_t *y\_offset*, const void \* *p\_src\_x*, const void \* *p\_src\_y*, const void \* *p\_dst* ) [inline],[static]

## Parameters

|                 |                                                            |
|-----------------|------------------------------------------------------------|
| <i>base</i>     | FSP peripheral base address                                |
| <i>*p_src_x</i> | points to the first input sequence.                        |
| <i>*p_src_y</i> | points to the second input sequence.                       |
| <i>*p_dst</i>   | points to the location where the output result is written. |

## Returns

none.

## 19.3.9 Correlation

### 19.3.9.1 Overview

#### Functions

- void **FSP\_CorrelateF32** (FSP\_Type \*base, float32\_t \*p\_src\_a, uint32\_t srcALen, float32\_t \*p\_src\_b, uint32\_t srcBLen, float32\_t \*p\_dst)  
*Correlation of floating-point sequences.*
- void **FSP\_CorrelateQ31** (FSP\_Type \*base, q31\_t \*p\_src\_a, uint32\_t srcALen, q31\_t \*p\_src\_b, uint32\_t srcBLen, q31\_t \*p\_dst)  
*Correlation of q31 sequences.*

### 19.3.9.2 Function Documentation

**19.3.9.2.1 void FSP\_CorrelateF32 ( FSP\_Type \* *base*, float32\_t \* *p\_src\_a*, uint32\_t *srcALen*, float32\_t \* *p\_src\_b*, uint32\_t *srcBLen*, float32\_t \* *p\_dst* )**

#### Parameters

|                 |                                                                                                                    |
|-----------------|--------------------------------------------------------------------------------------------------------------------|
| <i>base</i>     | FSP peripheral base address                                                                                        |
| <i>*p_src_a</i> | points to the long input sequence.                                                                                 |
| <i>srcALen</i>  | length of the long input sequence, $\text{srcALen} < 2^{(Kx)}$ .                                                   |
| <i>*p_src_b</i> | points to the short input sequence.                                                                                |
| <i>srcBLen</i>  | length of the short input sequence, $\text{srcALen} < 2^{(Ky)}$ .                                                  |
| <i>*p_dst</i>   | points to the location where the output result is written, $\text{Length} = \text{srcALen} - \text{srcBLen} + 1$ . |

#### Returns

none.

**19.3.9.2.2 void FSP\_CorrelateQ31 ( FSP\_Type \* *base*, q31\_t \* *p\_src\_a*, uint32\_t *srcALen*, q31\_t \* *p\_src\_b*, uint32\_t *srcBLen*, q31\_t \* *p\_dst* )**

#### Parameters

|                 |                                                                                                                    |
|-----------------|--------------------------------------------------------------------------------------------------------------------|
| <i>base</i>     | FSP peripheral base address                                                                                        |
| <i>*p_src_a</i> | points to the long input sequence.                                                                                 |
| <i>srcALen</i>  | length of the long input sequence, $\text{srcALen} < 2^{(Kx)}$ .                                                   |
| <i>*p_src_b</i> | points to the short input sequence.                                                                                |
| <i>srcBLen</i>  | length of the short input sequence, $\text{srcALen} < 2^{(Ky)}$ .                                                  |
| <i>*p_dst</i>   | points to the location where the output result is written, $\text{Length} = \text{srcALen} - \text{srcBLen} + 1$ . |

Returns

none.



## Chapter 20

# GPIO: General Purpose I/O

### 20.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General Purpose I/O (GPIO) module of MCUXpresso SDK devices.

### 20.2 Function groups

#### 20.2.1 Initialization and deinitialization

The function [GPIO\\_PinInit\(\)](#) initializes the GPIO with specified configuration.

#### 20.2.2 Pin manipulation

The function [GPIO\\_WritePinOutput\(\)](#) set output state of the selected GPIO pin. The function [GPIO\\_ReadPinInput\(\)](#) read input value of the selected GPIO pin.

#### 20.2.3 Port manipulation

The function [GPIO\\_SetPinsOutput\(\)](#) sets the output level of selected GPIO pins to the logic 1. The function [GPIO\\_ClearPinsOutput\(\)](#) sets the output level of selected GPIO pins to the logic 0. The function [GPIO\\_TogglePinsOutput\(\)](#) reverse the output level of selected GPIO pins.

### 20.3 Typical use case

Example use of GPIO API.

```
int main(void)
{
 /* Board pin, clock, debug console init */
 BOARD_InitHardware();

 /* Enable GPIO clock */
 CLOCK_EnableClock(kCLOCK_Gpio);

 /* Init output LED GPIO. */
 GPIO_PinInit(BOARD_LED_GPIO, BOARD_LED_RED_GPIO_PIN, &(
 gpio_pin_config_t){kGPIO_DigitalOutput, 1U});
 GPIO_PinInit(BOARD_LED_GPIO, BOARD_LED_GREEN_GPIO_PIN, &(
 gpio_pin_config_t){kGPIO_DigitalOutput, 1U});
 GPIO_PinInit(BOARD_LED_GPIO, BOARD_LED_BLUE_GPIO_PIN, &(
 gpio_pin_config_t){kGPIO_DigitalOutput, 1U});

 while (1)
```

## Typical use case

```
{
 GPIO_TogglePinsOutput (BOARD_LED_GPIO, 1U << BOARD_LED_RED_GPIO_PIN);
 delay (500000);
 GPIO_TogglePinsOutput (BOARD_LED_GPIO, 1U << BOARD_LED_GREEN_GPIO_PIN);
 delay (500000);
 GPIO_TogglePinsOutput (BOARD_LED_GPIO, 1U << BOARD_LED_BLUE_GPIO_PIN);
 delay (500000);
}
```

## Files

- file [fsl\\_gpio.h](#)

## Data Structures

- struct [gpio\\_pin\\_config\\_t](#)  
*The GPIO pin configuration structure. [More...](#)*

## Enumerations

- enum [gpio\\_pin\\_direction\\_t](#) {  
    [kGPIO\\_DigitalInput](#) = 0U,  
    [kGPIO\\_DigitalOutput](#) = 1U }  
*QN GPIO direction definition.*

## Driver version

- #define [FSL\\_GPIO\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 0))  
*QN GPIO driver version 2.0.0.*

## GPIO Configuration

- void [GPIO\\_PinInit](#) (GPIO\_Type \*base, uint32\_t pin, const [gpio\\_pin\\_config\\_t](#) \*config)  
*Initializes a GPIO pin used by the board.*

## GPIO Output Operations

- static void [GPIO\\_WritePinOutput](#) (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)  
*Sets the output level of a GPIO pin to the logic 1 or 0.*
- static void [GPIO\\_SetPinsOutput](#) (GPIO\_Type \*base, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 1.*
- static void [GPIO\\_ClearPinsOutput](#) (GPIO\_Type \*base, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 0.*
- static void [GPIO\\_TogglePinsOutput](#) (GPIO\_Type \*base, uint32\_t mask)  
*Reverses current output logic of the multiple GPIO pins.*

## GPIO Input Operations

- static uint32\_t [GPIO\\_ReadPinInput](#) (GPIO\_Type \*base, uint32\_t pin)  
*Reads the current input value of the whole GPIO port.*

## GPIO Interrupt

- static uint32\_t [GPIO\\_GetPinsInterruptFlags](#) (GPIO\_Type \*base)  
*Reads whole GPIO port interrupt status flag.*
- static void [GPIO\\_ClearPinsInterruptFlags](#) (GPIO\_Type \*base, uint32\_t mask)  
*Clears multiple GPIO pin interrupt status flag.*
- static void [GPIO\\_SetHighLevelInterrupt](#) (GPIO\_Type \*base, uint32\_t mask)  
*Changes the interrupt type for the specified pin to a high level interrupt.*
- static void [GPIO\\_SetRisingEdgeInterrupt](#) (GPIO\_Type \*base, uint32\_t mask)  
*Changes the interrupt type for the specified pin to a rising edge interrupt.*
- static void [GPIO\\_SetLowLevelInterrupt](#) (GPIO\_Type \*base, uint32\_t mask)  
*Changes the interrupt type for the specified pin to a low level interrupt.*
- static void [GPIO\\_SetFallingEdgeInterrupt](#) (GPIO\_Type \*base, uint32\_t mask)  
*Changes the interrupt type for the specified pin to a falling edge interrupt.*
- static void [GPIO\\_EnableInterrupt](#) (GPIO\_Type \*base, uint32\_t mask)  
*Enable GPIO pin interrupt.*
- static void [GPIO\\_DisableInterrupt](#) (GPIO\_Type \*base, uint32\_t mask)  
*Disable GPIO pin interrupt.*

## 20.4 Data Structure Documentation

### 20.4.1 struct gpio\_pin\_config\_t

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputLogic unused

#### Data Fields

- [gpio\\_pin\\_direction\\_t pinDirection](#)  
*GPIO direction, input or output.*
- uint8\_t [outputLogic](#)  
*Set default output logic, no use in input.*

## 20.5 Macro Definition Documentation

### 20.5.1 #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

## 20.6 Enumeration Type Documentation

### 20.6.1 enum gpio\_pin\_direction\_t

Enumerator

- kGPIO\_DigitalInput*** Set current pin as digital input.
- kGPIO\_DigitalOutput*** Set current pin as digital output.

### 20.7 Function Documentation

#### 20.7.1 void GPIO\_PinInit ( GPIO\_Type \* *base*, uint32\_t *pin*, const gpio\_pin\_config\_t \* *config* )

To initialize the GPIO, define a pin configuration, either input or output, in the user file. Then, call the [GPIO\\_PinInit\(\)](#) function.

This is an example to define an input pin or output pin configuration:

```
* // Define a digital input pin configuration,
* gpio_pin_config_t config =
* {
* kGPIO_DigitalInput,
* 0,
* }
* //Define a digital output pin configuration,
* gpio_pin_config_t config =
* {
* kGPIO_DigitalOutput,
* 0,
* }
*
```

##### Parameters

|               |                                             |
|---------------|---------------------------------------------|
| <i>base</i>   | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>pin</i>    | GPIO port pin number                        |
| <i>config</i> | GPIO pin configuration pointer              |

#### 20.7.2 static void GPIO\_WritePinOutput ( GPIO\_Type \* *base*, uint32\_t *pin*, uint8\_t *output* ) [inline], [static]

##### Parameters

|               |                                                                                                                                                                                        |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | GPIO peripheral base pointer(GPIOA, GPIOB.)                                                                                                                                            |
| <i>pin</i>    | GPIO pin number                                                                                                                                                                        |
| <i>output</i> | GPIO pin output logic level. <ul style="list-style-type: none"> <li>• 0: corresponding pin output low-logic level.</li> <li>• 1: corresponding pin output high-logic level.</li> </ul> |

#### 20.7.3 static void GPIO\_SetPinsOutput ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

#### 20.7.4 static void GPIO\_ClearPinsOutput ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

#### 20.7.5 static void GPIO\_TogglePinsOutput ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

#### 20.7.6 static uint32\_t GPIO\_ReadPinInput ( GPIO\_Type \* *base*, uint32\_t *pin* ) [inline], [static]

## Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>pin</i>  | GPIO pin number                             |

## Return values

|             |                                                                                                                                                                          |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>GPIO</i> | port input value <ul style="list-style-type: none"> <li>• 0: corresponding pin input low-logic level.</li> <li>• 1: corresponding pin input high-logic level.</li> </ul> |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

### 20.7.7 `static uint32_t GPIO_GetPinsInterruptFlags ( GPIO_Type * base )` `[inline], [static]`

The flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted, the flag is set again immediately.

## Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
|-------------|---------------------------------------------|

## Return values

|                |                                                                                                     |
|----------------|-----------------------------------------------------------------------------------------------------|
| <i>Current</i> | GPIO port interrupt status flag, for example, 0x00010001 means the pin 0 and 17 have the interrupt. |
|----------------|-----------------------------------------------------------------------------------------------------|

### 20.7.8 static void GPIO\_ClearPinsInterruptFlags ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

### 20.7.9 static void GPIO\_SetHighLevelInterrupt ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

### 20.7.10 static void GPIO\_SetRisingEdgeInterrupt ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

### 20.7.11 static void GPIO\_SetLowLevelInterrupt ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Function Documentation

### Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

**20.7.12 static void GPIO\_SetFallingEdgeInterrupt ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

### Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

**20.7.13 static void GPIO\_EnableInterrupt ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

### Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

**20.7.14 static void GPIO\_DisableInterrupt ( GPIO\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

### Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(GPIOA, GPIOB.) |
| <i>mask</i> | GPIO pin number macro                       |

## Chapter 21

# INPUTMUX: Input Multiplexing Driver

### 21.1 Overview

The MCUXpresso SDK provides a driver for the Input multiplexing (INPUTMUX).

It configures the inputs to the pin interrupt block, DMA trigger and the frequency measure function. Once configured, the clock is not needed for the inputmux.

### 21.2 Input Multiplexing Driver operation

INPUTMUX\_AttachSignal function configures the specified input

### 21.3 Typical use case

Example use of INPUTMUX API.

```
INPUTMUX_Init (INPUTMUX);
INPUTMUX_AttachSignal (INPUT_MUX, kPINT_PinInt0,
 kINPUTMUX_GpioPort0Pin0ToPintsel);
/* Disable clock to save power */
INPUTMUX_Deinit (INPUTMUX)
```

### Files

- file [fsl\\_inputmux.h](#)
- file [fsl\\_inputmux\\_connections.h](#)

### Macros

- #define [PINTSEL\\_PMUX\\_ID](#) (0U)  
*Periphinmux IDs.*

### Enumerations

- enum [inputmux\\_connection\\_t](#) {  
    [kINPUTMUX\\_GpioPort0Pin0ToPintsel](#) = 0U + (PINTSEL\_PMUX\_ID << PMUX\_SHIFT) ,  
    [kINPUTMUX\\_GpioPort0Pin31ToPintsel](#) = 31U + (PINTSEL\_PMUX\_ID << PMUX\_SHIFT) ,  
    [kINPUTMUX\\_Otrig3ToDma](#) = 19U + (DMA\_TRIG0\_PMUX\_ID << PMUX\_SHIFT) }  
*INPUTMUX connections type.*

### Functions

- void [INPUTMUX\\_Init](#) (INPUTMUX\_Type \*base)  
*Initialize INPUTMUX peripheral.*

## Function Documentation

- void **INPUTMUX\_AttachSignal** (INPUTMUX\_Type \*base, uint32\_t index, inputmux\_connection\_t connection)  
*Attaches a signal.*
- void **INPUTMUX\_Deinit** (INPUTMUX\_Type \*base)  
*Deinitialize INPUTMUX peripheral.*

## Driver version

- #define **FSL\_INPUTMUX\_DRIVER\_VERSION** (MAKE\_VERSION(2, 0, 0))  
*Group interrupt driver version for SDK.*

## 21.4 Macro Definition Documentation

### 21.4.1 #define FSL\_INPUTMUX\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

Version 2.0.0.

## 21.5 Enumeration Type Documentation

### 21.5.1 enum inputmux\_connection\_t

Enumerator

*kINPUTMUX\_GpioPort0Pin0ToPintsel* Pin Interrupt.  
*kINPUTMUX\_GpioPort0Pin31ToPintsel* DMA ITRIG.  
*kINPUTMUX\_Otrig3ToDma* DMA OTRIG.

## 21.6 Function Documentation

### 21.6.1 void INPUTMUX\_Init ( INPUTMUX\_Type \* *base* )

This function enables the INPUTMUX clock.

Parameters

|             |                                          |
|-------------|------------------------------------------|
| <i>base</i> | Base address of the INPUTMUX peripheral. |
|-------------|------------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 21.6.2 void INPUTMUX\_AttachSignal ( INPUTMUX\_Type \* *base*, uint32\_t *index*, inputmux\_connection\_t *connection* )

This function gates the INPUTMUX clock.

## Parameters

|                   |                                                 |
|-------------------|-------------------------------------------------|
| <i>base</i>       | Base address of the INPUTMUX peripheral.        |
| <i>index</i>      | Destination peripheral to attach the signal to. |
| <i>connection</i> | Selects connection.                             |

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

**21.6.3 void INPUTMUX\_Deinit ( INPUTMUX\_Type \* *base* )**

This function disables the INPUTMUX clock.

## Parameters

|             |                                          |
|-------------|------------------------------------------|
| <i>base</i> | Base address of the INPUTMUX peripheral. |
|-------------|------------------------------------------|

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|



## Chapter 22

# IOCON: I/O pin configuration

### 22.1 Overview

The MCUXpresso SDK provides a peripheral driver for the I/O pin configuration (IOCON) module of MCUXpresso SDK devices.

### 22.2 Function groups

#### 22.2.1 Pin mux set

The function `IOCONPinMuxSet()` sets a pinmux for a single pin according to selected configuration.

#### 22.2.2 Pin mux set

The function `IOCON_SetPinMuxing()` sets a pinmux for a group of pins according to selected configuration.

### 22.3 Typical use case

Example use of IOCON API to selection of GPIO mode.

```
int main(void)
{
 /* enable clock for IOCON */
 CLOCK_EnableClock(kCLOCK_Iocon);

 /* Set pin mux for single pin */
 IOCON_PinMuxSet(IOCON, 0, 29, IOCON_FUNC0 | IOCON_GPIO_MODE |
 IOCON_DIGITAL_EN | IOCON_INPFILT_OFF);

 /* Set pin mux for group of pins */
 const iocon_group_t gpio_pins[] = {
 {0, 24, (IOCON_FUNC0 | IOCON_GPIO_MODE | IOCON_DIGITAL_EN | IOCON_INPFILT_OFF)},
 {0, 31, (IOCON_FUNC0 | IOCON_GPIO_MODE | IOCON_DIGITAL_EN | IOCON_INPFILT_OFF)},
 };

 Chip_IOCON_SetPinMuxing(IOCON, gpio_pins, sizeof(gpio_pins)/sizeof(gpio_pins[0]));
}
```

### Files

- file [fsl\\_iocon.h](#)

### Data Structures

- struct [iocon\\_group\\_t](#)  
*Array of IOCON pin definitions passed to `IOCON_SetPinMuxing()` must be in this format. [More...](#)*

## Typical use case

### Macros

- #define **IOCON\_FUNC0** 0x0U  
*IOCON function, mode and drive selection definitions.*
- #define **IOCON\_FUNC1** 0x1U  
*Selects pin function 1.*
- #define **IOCON\_FUNC2** 0x2U  
*Selects pin function 2.*
- #define **IOCON\_FUNC3** 0x3U  
*Selects pin function 3.*
- #define **IOCON\_FUNC4** 0x4U  
*Selects pin function 4.*
- #define **IOCON\_FUNC5** 0x5U  
*Selects pin function 5.*
- #define **IOCON\_FUNC6** 0x6U  
*Selects pin function 6.*
- #define **IOCON\_FUNC7** 0x7U  
*Selects pin function 7.*
- #define **IOCON\_MODE\_HIGHZ** (0x0U << 4U)  
*Selects High-Z function.*
- #define **IOCON\_MODE\_PULLDOWN** (0x1U << 4U)  
*Selects pull-down function.*
- #define **IOCON\_MODE\_PULLUP** (0x2U << 4U)  
*Selects pull-up function.*
- #define **IOCON\_DRIVE\_LOW** (0x0U << 6U)  
*Enable low drive strength.*
- #define **IOCON\_DRIVE\_HIGH** (0x1U << 6U)  
*Enable high drive strength.*
- #define **IOCON\_DRIVE\_EXTRA** (0x1U << 7U)  
*Enable extra drive, only valid for PA06/PA11/PA19/PA26/PA27.*

### Enumerations

- enum **iocon\_pull\_mode\_t** {  
    **kIOCON\_HighZ** = 0U,  
    **kIOCON\_PullDown**,  
    **kIOCON\_PullUp** }  
*Pull mode.*
- enum **iocon\_drive\_strength\_t** {  
    **kIOCON\_LowDriveStrength** = 0U,  
    **kIOCON\_HighDriveStrength**,  
    **kIOCON\_LowDriveWithExtraStrength**,  
    **kIOCON\_HighDriveWithExtraStrength** }  
*Drive strength.*

### Functions

- **\_\_STATIC\_INLINE void IOCON\_PinMuxSet** (SYSCON\_Type \*base, uint8\_t port, uint8\_t pin, uint32\_t modeFunc)  
*Sets I/O control pin mux.*

- `__STATIC_INLINE void IOCON_SetPinMuxing (SYSCON_Type *base, const iocon_group_t *pinArray, uint32_t arrayLength)`  
*Set all I/O control pin muxing.*
- `__STATIC_INLINE void IOCON_FuncSet (SYSCON_Type *base, uint8_t port, uint8_t pin, uint8_t func)`  
*Sets I/O control pin function.*
- `__STATIC_INLINE void IOCON_DriveSet (SYSCON_Type *base, uint8_t port, uint8_t pin, uint8_t strength)`  
*Sets I/O control drive capability.*
- `__STATIC_INLINE void IOCON_PullSet (SYSCON_Type *base, uint8_t port, uint8_t pin, uint8_t pullMode)`  
*Sets I/O control pull configuration.*

### Driver version

- `#define LPC_IOCON_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`  
*IOCON driver version 2.0.0.*

## 22.4 Data Structure Documentation

### 22.4.1 struct iocon\_group\_t

## 22.5 Macro Definition Documentation

### 22.5.1 #define LPC\_IOCON\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

### 22.5.2 #define IOCON\_FUNC0 0x0U

Note

See the User Manual for specific drive levels, modes and functions supported by the various pins.-  
Selects pin function 0

## 22.6 Enumeration Type Documentation

### 22.6.1 enum iocon\_pull\_mode\_t

Enumerator

*kIOCON\_HighZ* High Z.  
*kIOCON\_PullDown* Pull down.  
*kIOCON\_PullUp* Pull up.

### 22.6.2 enum iocon\_drive\_strength\_t

Enumerator

*kIOCON\_LowDriveStrength* Low-drive.

## Function Documentation

*kIOCON\_HighDriveStrength* High-drive.

*kIOCON\_LowDriveWithExtraStrength* Low-drive with extra.

*kIOCON\_HighDriveWithExtraStrength* High-drive with extra.

## 22.7 Function Documentation

### 22.7.1 `__STATIC_INLINE void IOCON_PinMuxSet ( SYSCON_Type * base, uint8_t port, uint8_t pin, uint32_t modeFunc )`

Parameters

|                 |                                           |
|-----------------|-------------------------------------------|
| <i>base</i>     | The base of SYSCON peripheral on the chip |
| <i>port</i>     | GPIO port to mux (value from 0 ~ 1)       |
| <i>pin</i>      | GPIO pin to mux (value from 0 ~ 31)       |
| <i>modeFunc</i> | OR'ed values of type IOCON_*              |

Returns

Nothing

### 22.7.2 `__STATIC_INLINE void IOCON_SetPinMuxing ( SYSCON_Type * base, const iocon_group_t * pinArray, uint32_t arrayLength )`

Parameters

|                    |                                           |
|--------------------|-------------------------------------------|
| <i>base</i>        | The base of SYSCON peripheral on the chip |
| <i>pinArray</i>    | Pointer to array of pin mux selections    |
| <i>arrayLength</i> | Number of entries in pinArray             |

Returns

Nothing

### 22.7.3 `__STATIC_INLINE void IOCON_FuncSet ( SYSCON_Type * base, uint8_t port, uint8_t pin, uint8_t func )`

## Parameters

|             |                                           |
|-------------|-------------------------------------------|
| <i>base</i> | The base of SYSCON peripheral on the chip |
| <i>port</i> | GPIO port (value from 0 ~ 1)              |
| <i>pin</i>  | GPIO pin (value from 0 ~ 31)              |
| <i>func</i> | Pin fucntion (value from 0 ~ 7)           |

## Returns

Nothing

#### 22.7.4 **\_\_STATIC\_INLINE void IOCON\_DriveSet ( SYSCON\_Type \* *base*, uint8\_t *port*, uint8\_t *pin*, uint8\_t *strength* )**

## Parameters

|                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>     | The base of SYSCON peripheral on the chip                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| <i>port</i>     | GPIO port (value from 0 ~ 1)                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| <i>pin</i>      | GPIO pin (value from 0 ~ 31)                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| <i>strength</i> | Drive strength (Extra option is only valid for PA06/PA11/PA19/PA26/PA27) <ul style="list-style-type: none"> <li>• kIOCON_LowDriveStrength = 0U - Low-drive strength is configured.</li> <li>• kIOCON_HighDriveStrength = 1U - High-drive strength is configured</li> <li>• kIOCON_LowDriveWithExtraStrength = 2U - Low-drive with extra strength is configured</li> <li>• kIOCON_HighDriveWithExtraStrength = 3U - High-drive with extra strength is configured</li> </ul> |

## Returns

Nothing

#### 22.7.5 **\_\_STATIC\_INLINE void IOCON\_PullSet ( SYSCON\_Type \* *base*, uint8\_t *port*, uint8\_t *pin*, uint8\_t *pullMode* )**

## Function Documentation

### Parameters

|                 |                                                                                                                                                                                                                               |
|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>     | The base of SYSCON peripheral on the chip                                                                                                                                                                                     |
| <i>port</i>     | GPIO port (value from 0 ~ 1)                                                                                                                                                                                                  |
| <i>pin</i>      | GPIO pin (value from 0 ~ 31)                                                                                                                                                                                                  |
| <i>pullMode</i> | <div>Pull mode<ul style="list-style-type: none"><li>• kIOCON_HighZ = 0U - High Z is configured.</li><li>• kIOCON_PullDown = 1U - Pull-down is configured</li><li>• kIOCON_PullUp = 2U - Pull-up is configured</li></ul></div> |

### Returns

Nothing

## Chapter 23

# PINT: Pin Interrupt and Pattern Match Driver

### 23.1 Overview

The MCUXpresso SDK provides a driver for the Pin Interrupt and Pattern match (PINT).

It can configure one or more pins to generate a pin interrupt when the pin or pattern match conditions are met. The pins do not have to be configured as gpio pins however they must be connected to PINT via INPUTMUX. Only the pin interrupt or pattern match function can be active for interrupt generation. If the pin interrupt function is enabled then the pattern match function can be used for wakeup via RXEV.

### 23.2 Pin Interrupt and Pattern match Driver operation

[PINT\\_PinInterruptConfig\(\)](#) function configures the pins for pin interrupt.

[PINT\\_PatternMatchConfig\(\)](#) function configures the pins for pattern match.

#### 23.2.1 Pin Interrupt use case

```
void pint_intr_callback(pint_pin_int_t pintr, uint32_t pmatch_status)
{
 /* Take action for pin interrupt */
}

/* Connect trigger sources to PINT */
INPUTMUX_Init(INPUTMUX);
INPUTMUX_AttachSignal(INPUTMUX, kPINT_PinInt0, PINT_PIN_INT0_SRC);

/* Initialize PINT */
PINT_Init(PINT);

/* Setup Pin Interrupt 0 for rising edge */
PINT_PinInterruptConfig(PINT, kPINT_PinInt0,
 kPINT_PinIntEnableRiseEdge, pint_intr_callback);

/* Enable callbacks for PINT */
PINT_EnableCallback(PINT);
```

#### 23.2.2 Pattern match use case

```
void pint_intr_callback(pint_pin_int_t pintr, uint32_t pmatch_status)
{
 /* Take action for pin interrupt */
}

pint_pmatch_cfg_t pmcfg;

/* Connect trigger sources to PINT */
INPUTMUX_Init(INPUTMUX);
```

## Pin Interrupt and Pattern match Driver operation

```
INPUTMUX_AttachSignal(INPUTMUX, kPINT_PinInt0, PINT_PIN_INT0_SRC);

/* Initialize PINT */
PINT_Init(PINT);

/* Setup Pattern Match Bit Slice 0 */
pmcfg.bs_src = kPINT_PatternMatchInp0Src;
pmcfg.bs_cfg = kPINT_PatternMatchStickyFall;
pmcfg.callback = pint_intr_callback;
pmcfg.end_point = true;
PINT_PatternMatchConfig(PINT,
 kPINT_PatternMatchBSlice0, &pmcfg);

/* Enable PatternMatch */
PINT_PatternMatchEnable(PINT);

/* Enable callbacks for PINT */
PINT_EnableCallback(PINT);
```

## Files

- file [fsl\\_pint.h](#)

## Typedefs

- typedef void(\* [pint\\_cb\\_t](#))([pint\\_pin\\_int\\_t](#) pintr, uint32\_t pmatch\_status)  
*PINT Callback function.*

## Enumerations

- enum [pint\\_pin\\_enable\\_t](#) {  
    [kPINT\\_PinIntEnableNone](#) = 0U,  
    [kPINT\\_PinIntEnableRiseEdge](#) = PINT\_PIN\_RISE\_EDGE,  
    [kPINT\\_PinIntEnableFallEdge](#) = PINT\_PIN\_FALL\_EDGE,  
    [kPINT\\_PinIntEnableBothEdges](#) = PINT\_PIN\_BOTH\_EDGE,  
    [kPINT\\_PinIntEnableLowLevel](#) = PINT\_PIN\_LOW\_LEVEL,  
    [kPINT\\_PinIntEnableHighLevel](#) = PINT\_PIN\_HIGH\_LEVEL }  
*PINT Pin Interrupt enable type.*
- enum [pint\\_pin\\_int\\_t](#) { [kPINT\\_PinInt0](#) = 0U }  
*PINT Pin Interrupt type.*
- enum [pint\\_pmatch\\_input\\_src\\_t](#) {  
    [kPINT\\_PatternMatchInp0Src](#) = 0U,  
    [kPINT\\_PatternMatchInp1Src](#) = 1U,  
    [kPINT\\_PatternMatchInp2Src](#) = 2U,  
    [kPINT\\_PatternMatchInp3Src](#) = 3U,  
    [kPINT\\_PatternMatchInp4Src](#) = 4U,  
    [kPINT\\_PatternMatchInp5Src](#) = 5U,  
    [kPINT\\_PatternMatchInp6Src](#) = 6U,  
    [kPINT\\_PatternMatchInp7Src](#) = 7U }  
*PINT Pattern Match bit slice input source type.*
- enum [pint\\_pmatch\\_bslicet\\_t](#) { [kPINT\\_PatternMatchBSlice0](#) = 0U }  
*PINT Pattern Match bit slice type.*

- enum `pint_pmatch_bslic_cfg_t` {  
`kPINT_PatternMatchAlways` = 0U,  
`kPINT_PatternMatchStickyRise` = 1U,  
`kPINT_PatternMatchStickyFall` = 2U,  
`kPINT_PatternMatchStickyBothEdges` = 3U,  
`kPINT_PatternMatchHigh` = 4U,  
`kPINT_PatternMatchLow` = 5U,  
`kPINT_PatternMatchNever` = 6U,  
`kPINT_PatternMatchBothEdges` = 7U }  
*PINT Pattern Match configuration type.*

## Functions

- void `PINT_Init` (`PINT_Type *base`)  
*Initialize PINT peripheral.*
- void `PINT_PinInterruptConfig` (`PINT_Type *base`, `pint_pin_int_t intr`, `pint_pin_enable_t enable`, `pint_cb_t callback`)  
*Configure PINT peripheral pin interrupt.*
- void `PINT_PinInterruptGetConfig` (`PINT_Type *base`, `pint_pin_int_t pintr`, `pint_pin_enable_t *enable`, `pint_cb_t *callback`)  
*Get PINT peripheral pin interrupt configuration.*
- static void `PINT_PinInterruptClrStatus` (`PINT_Type *base`, `pint_pin_int_t pintr`)  
*Clear Selected pin interrupt status.*
- static uint32\_t `PINT_PinInterruptGetStatus` (`PINT_Type *base`, `pint_pin_int_t pintr`)  
*Get Selected pin interrupt status.*
- static void `PINT_PinInterruptClrStatusAll` (`PINT_Type *base`)  
*Clear all pin interrupts status.*
- static uint32\_t `PINT_PinInterruptGetStatusAll` (`PINT_Type *base`)  
*Get all pin interrupts status.*
- static void `PINT_PinInterruptClrFallFlag` (`PINT_Type *base`, `pint_pin_int_t pintr`)  
*Clear Selected pin interrupt fall flag.*
- static uint32\_t `PINT_PinInterruptGetFallFlag` (`PINT_Type *base`, `pint_pin_int_t pintr`)  
*Get selected pin interrupt fall flag.*
- static void `PINT_PinInterruptClrFallFlagAll` (`PINT_Type *base`)  
*Clear all pin interrupt fall flags.*
- static uint32\_t `PINT_PinInterruptGetFallFlagAll` (`PINT_Type *base`)  
*Get all pin interrupt fall flags.*
- static void `PINT_PinInterruptClrRiseFlag` (`PINT_Type *base`, `pint_pin_int_t pintr`)  
*Clear Selected pin interrupt rise flag.*
- static uint32\_t `PINT_PinInterruptGetRiseFlag` (`PINT_Type *base`, `pint_pin_int_t pintr`)  
*Get selected pin interrupt rise flag.*
- static void `PINT_PinInterruptClrRiseFlagAll` (`PINT_Type *base`)  
*Clear all pin interrupt rise flags.*
- static uint32\_t `PINT_PinInterruptGetRiseFlagAll` (`PINT_Type *base`)  
*Get all pin interrupt rise flags.*
- void `PINT_PatternMatchConfig` (`PINT_Type *base`, `pint_pmatch_bslic_cfg_t bslice`, `pint_pmatch_cfg_t *cfg`)  
*Configure PINT pattern match.*
- void `PINT_PatternMatchGetConfig` (`PINT_Type *base`, `pint_pmatch_bslic_cfg_t bslice`, `pint_pmatch_cfg_t *cfg`)

## Enumeration Type Documentation

- Get PINT pattern match configuration.*
  - static uint32\_t [PINT\\_PatternMatchGetStatus](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice)
- Get pattern match bit slice status.*
  - static uint32\_t [PINT\\_PatternMatchGetStatusAll](#) (PINT\_Type \*base)
- Get status of all pattern match bit slices.*
  - uint32\_t [PINT\\_PatternMatchResetDetectLogic](#) (PINT\_Type \*base)
- Reset pattern match detection logic.*
  - static void [PINT\\_PatternMatchEnable](#) (PINT\_Type \*base)
- Enable pattern match function.*
  - static void [PINT\\_PatternMatchDisable](#) (PINT\_Type \*base)
- Disable pattern match function.*
  - static void [PINT\\_PatternMatchEnableRXEV](#) (PINT\_Type \*base)
- Enable RXEV output.*
  - static void [PINT\\_PatternMatchDisableRXEV](#) (PINT\_Type \*base)
- Disable RXEV output.*
  - void [PINT\\_EnableCallback](#) (PINT\_Type \*base)
- Enable callback.*
  - void [PINT\\_DisableCallback](#) (PINT\_Type \*base)
- Disable callback.*
  - void [PINT\\_Deinit](#) (PINT\_Type \*base)
- Deinitialize PINT peripheral.*

## Driver version

- #define [FSL\\_PINT\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 0))  
*Version 2.0.0.*

## 23.3 Typedef Documentation

### 23.3.1 typedef void(\* pint\_cb\_t)(pint\_pin\_int\_t pintr, uint32\_t pmatch\_status)

## 23.4 Enumeration Type Documentation

### 23.4.1 enum pint\_pin\_enable\_t

Enumerator

- kPINT\_PinIntEnableNone* Do not generate Pin Interrupt.
- kPINT\_PinIntEnableRiseEdge* Generate Pin Interrupt on rising edge.
- kPINT\_PinIntEnableFallEdge* Generate Pin Interrupt on falling edge.
- kPINT\_PinIntEnableBothEdges* Generate Pin Interrupt on both edges.
- kPINT\_PinIntEnableLowLevel* Generate Pin Interrupt on low level.
- kPINT\_PinIntEnableHighLevel* Generate Pin Interrupt on high level.

### 23.4.2 enum pint\_pin\_int\_t

Enumerator

- kPINT\_PinInt0* Pin Interrupt 0.

### 23.4.3 enum pint\_pmatch\_input\_src\_t

Enumerator

*kPINT\_PatternMatchInp0Src* Input source 0.  
*kPINT\_PatternMatchInp1Src* Input source 1.  
*kPINT\_PatternMatchInp2Src* Input source 2.  
*kPINT\_PatternMatchInp3Src* Input source 3.  
*kPINT\_PatternMatchInp4Src* Input source 4.  
*kPINT\_PatternMatchInp5Src* Input source 5.  
*kPINT\_PatternMatchInp6Src* Input source 6.  
*kPINT\_PatternMatchInp7Src* Input source 7.

### 23.4.4 enum pint\_pmatch\_bslice\_t

Enumerator

*kPINT\_PatternMatchBSlice0* Bit slice 0.

### 23.4.5 enum pint\_pmatch\_bslice\_cfg\_t

Enumerator

*kPINT\_PatternMatchAlways* Always Contributes to product term match.  
*kPINT\_PatternMatchStickyRise* Sticky Rising edge.  
*kPINT\_PatternMatchStickyFall* Sticky Falling edge.  
*kPINT\_PatternMatchStickyBothEdges* Sticky Rising or Falling edge.  
*kPINT\_PatternMatchHigh* High level.  
*kPINT\_PatternMatchLow* Low level.  
*kPINT\_PatternMatchNever* Never contributes to product term match.  
*kPINT\_PatternMatchBothEdges* Either rising or falling edge.

## 23.5 Function Documentation

### 23.5.1 void PINT\_Init ( PINT\_Type \* *base* )

This function initializes the PINT peripheral and enables the clock.

## Function Documentation

### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.2 void PINT\_PinInterruptConfig ( PINT\_Type \* *base*, pint\_pin\_int\_t *intr*, pint\_pin\_enable\_t *enable*, pint\_cb\_t *callback* )

This function configures a given pin interrupt.

### Parameters

|                 |                                      |
|-----------------|--------------------------------------|
| <i>base</i>     | Base address of the PINT peripheral. |
| <i>intr</i>     | Pin interrupt.                       |
| <i>enable</i>   | Selects detection logic.             |
| <i>callback</i> | Callback.                            |

### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.3 void PINT\_PinInterruptGetConfig ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr*, pint\_pin\_enable\_t \* *enable*, pint\_cb\_t \* *callback* )

This function returns the configuration of a given pin interrupt.

### Parameters

|               |                                       |
|---------------|---------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral.  |
| <i>pintr</i>  | Pin interrupt.                        |
| <i>enable</i> | Pointer to store the detection logic. |

|                 |           |
|-----------------|-----------|
| <i>callback</i> | Callback. |
|-----------------|-----------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 23.5.4 static void PINT\_PinInterruptClrStatus ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function clears the selected pin interrupt status.

Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 23.5.5 static uint32\_t PINT\_PinInterruptGetStatus ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function returns the selected pin interrupt status.

Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

Return values

|               |                                                                          |
|---------------|--------------------------------------------------------------------------|
| <i>status</i> | = 0 No pin interrupt request. = 1 Selected Pin interrupt request active. |
|---------------|--------------------------------------------------------------------------|

#### 23.5.6 static void PINT\_PinInterruptClrStatusAll ( PINT\_Type \* *base* ) [inline], [static]

This function clears the status of all pin interrupts.

## Function Documentation

### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.7 static uint32\_t PINT\_PinInterruptGetStatusAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the status of all pin interrupts.

### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

### Return values

|               |                                                                                                                                           |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| <i>status</i> | Each bit position indicates the status of corresponding pin interrupt. = 0<br>No pin interrupt request. = 1 Pin interrupt request active. |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------|

### 23.5.8 static void PINT\_PinInterruptClrFallFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function clears the selected pin interrupt fall flag.

### Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.9 static uint32\_t PINT\_PinInterruptGetFallFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function returns the selected pin interrupt fall flag.

## Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

## Return values

|             |                                                                             |
|-------------|-----------------------------------------------------------------------------|
| <i>flag</i> | = 0 Falling edge has not been detected. = 1 Falling edge has been detected. |
|-------------|-----------------------------------------------------------------------------|

### 23.5.10 static void PINT\_PinInterruptClrFallFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function clears the fall flag for all pin interrupts.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.11 static uint32\_t PINT\_PinInterruptGetFallFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the fall flag of all pin interrupts.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|              |                                                                                                                                                                      |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>flags</i> | Each bit position indicates the falling edge detection of the corresponding pin interrupt. 0 Falling edge has not been detected. = 1 Falling edge has been detected. |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|

---

## Function Documentation

**23.5.12** `static void PINT_PinInterruptClrRiseFlag ( PINT_Type * base,  
pint_pin_int_t pintr ) [inline], [static]`

This function clears the selected pin interrupt rise flag.

## Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.13 static uint32\_t PINT\_PinInterruptGetRiseFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function returns the selected pin interrupt rise flag.

## Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

## Return values

|             |                                                                           |
|-------------|---------------------------------------------------------------------------|
| <i>flag</i> | = 0 Rising edge has not been detected. = 1 Rising edge has been detected. |
|-------------|---------------------------------------------------------------------------|

### 23.5.14 static void PINT\_PinInterruptClrRiseFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function clears the rise flag for all pin interrupts.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.15 static uint32\_t PINT\_PinInterruptGetRiseFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the rise flag of all pin interrupts.

## Function Documentation

### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

### Return values

|              |                                                                                                                                                                   |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>flags</i> | Each bit position indicates the rising edge detection of the corresponding pin interrupt. 0 Rising edge has not been detected. = 1 Rising edge has been detected. |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|

### 23.5.16 void PINT\_PatternMatchConfig ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice*, pint\_pmatch\_cfg\_t \* *cfg* )

This function configures a given pattern match bit slice.

### Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral. |
| <i>bslice</i> | Pattern match bit slice number.      |
| <i>cfg</i>    | Pointer to bit slice configuration.  |

### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.17 void PINT\_PatternMatchGetConfig ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice*, pint\_pmatch\_cfg\_t \* *cfg* )

This function returns the configuration of a given pattern match bit slice.

### Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral. |
| <i>bslice</i> | Pattern match bit slice number.      |
| <i>cfg</i>    | Pointer to bit slice configuration.  |

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

**23.5.18 static uint32\_t PINT\_PatternMatchGetStatus ( PINT\_Type \* *base*,  
pint\_pmatch\_bslice\_t *bslice* ) [inline], [static]**

This function returns the status of selected bit slice.

Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral. |
| <i>bslice</i> | Pattern match bit slice number.      |

Return values

|               |                                                               |
|---------------|---------------------------------------------------------------|
| <i>status</i> | = 0 Match has not been detected. = 1 Match has been detected. |
|---------------|---------------------------------------------------------------|

**23.5.19 static uint32\_t PINT\_PatternMatchGetStatusAll ( PINT\_Type \* *base* )  
[inline], [static]**

This function returns the status of all bit slices.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|               |                                                                                                                                        |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------|
| <i>status</i> | Each bit position indicates the match status of corresponding bit slice. = 0 Match has not been detected. = 1 Match has been detected. |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------|

**23.5.20 uint32\_t PINT\_PatternMatchResetDetectLogic ( PINT\_Type \* *base* )**

This function resets the pattern match detection logic if any of the product term is matching.

## Function Documentation

### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

### Return values

|                 |                                                                                                                              |
|-----------------|------------------------------------------------------------------------------------------------------------------------------|
| <i>pmstatus</i> | Each bit position indicates the match status of corresponding bit slice. = 0 Match was detected. = 1 Match was not detected. |
|-----------------|------------------------------------------------------------------------------------------------------------------------------|

### 23.5.21 static void PINT\_PatternMatchEnable ( PINT\_Type \* *base* ) [inline], [static]

This function enables the pattern match function.

### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.22 static void PINT\_PatternMatchDisable ( PINT\_Type \* *base* ) [inline], [static]

This function disables the pattern match function.

### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.23 static void PINT\_PatternMatchEnableRXEV ( PINT\_Type \* *base* ) [inline], [static]

This function enables the pattern match RXEV output.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.24 static void PINT\_PatternMatchDisableRXEV ( PINT\_Type \* *base* ) [inline], [static]

This function disables the pattern match RXEV output.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.25 void PINT\_EnableCallback ( PINT\_Type \* *base* )

This function enables the interrupt for the selected PINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.26 void PINT\_DisableCallback ( PINT\_Type \* *base* )

This function disables the interrupt for the selected PINT peripheral. Although the pins are still being monitored but the callback function is not called.

## Function Documentation

### Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | Base address of the peripheral. |
|-------------|---------------------------------|

### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 23.5.27 void PINT\_Deinit ( PINT\_Type \* *base* )

This function disables the PINT clock.

### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

## Chapter 24

# RNG: Random Number Generator

### 24.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Random Number Generator (RNG) module of MCUXpresso SDK devices.

### 24.2 Typical use case

Example use of RNG API.

```
int main(void)
{
 uint32_t i;
 status_t status;
 uint8_t data[RNG_EXAMPLE_RANDOM_NUMBER];

 /* Initialize board hardware. */
 BOARD_InitHardware();
 PRINTF("\r\nRandom number generator example.\r\n");

 /* Enable ADC power */
 POWER_EnableADC(true);

 /* Configure the RNG */
 RNG_Init(DEMO_RNG_BASE);
 RNG_Enable(DEMO_RNG_BASE, true);
 PRINTF("RNG configuration Done.\r\n");
 PRINTF("Input any character to get random number ...\r\n");

 while (1)
 {
 PRINTF("Generate %d random numbers: \r\n", RNG_EXAMPLE_RANDOM_NUMBER);

 /* Get Random data*/
 status = RNG_GetRandomData(RNG, data, sizeof(data));
 if (status == kStatus_Success)
 {
 /* Print data*/
 for (i = 0; i < RNG_EXAMPLE_RANDOM_NUMBER; i++)
 {
 PRINTF("Random[%d] = 0x%X\r\n", i, data[i]);
 }
 }
 else
 {
 PRINTF("TRNG failed!\r\n");
 }

 /* Print a note.*/
 PRINTF("\r\nInput any character to continue... \r\n");
 GETCHAR();
 }
}
```

### Files

- file [fsl\\_rng.h](#)

## Macro Definition Documentation

### Enumerations

- enum [\\_rng\\_status\\_flags](#) { [kRNG\\_BusyFlag](#) = RNG\_STAT\_BUSY\_MASK }  
*List of RNG flags.*

### Driver version

- #define [FSL\\_RNG\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 0, 0))  
*QN RNG driver version 2.0.0.*

### Initialization

- void [RNG\\_Init](#) (RNG\_Type \*base)  
*Initializes the RNG.*
- void [RNG\\_Deinit](#) (RNG\_Type \*base)  
*Deinitialize the RNG module.*
- static void [RNG\\_Enable](#) (RNG\_Type \*base, bool enable)  
*Enable/Disable RNG.*

### Interrupt Interface

- static void [RNG\\_EnableInterrupt](#) (RNG\_Type \*base)  
*Enable RNG interrupt.*
- static void [RNG\\_DisableInterrupt](#) (RNG\_Type \*base)  
*Disable RNG interrupt.*
- static void [RNG\\_ClearInterruptFlag](#) (RNG\_Type \*base)  
*Clear RNG interrupt flag.*

### Status Interface

- static uint32\_t [RNG\\_GetStatusFlags](#) (RNG\_Type \*base)  
*Get RNG status flag.*

### Get Random Number Interface

- static void [RNG\\_Start](#) (RNG\_Type \*base)  
*Start random number generation.*
- static uint32\_t [RNG\\_GetRandomNumber](#) (RNG\_Type \*base)  
*Get random number.*
- [status\\_t RNG\\_GetRandomData](#) (RNG\_Type \*base, void \*data, size\_t dataSize)  
*Gets random data.*

## 24.3 Macro Definition Documentation

### 24.3.1 #define FSL\_RNG\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

## 24.4 Enumeration Type Documentation

### 24.4.1 enum \_rng\_status\_flags

Enumerator

*kRNG\_BusyFlag* RNG busy flag.

## 24.5 Function Documentation

### 24.5.1 void RNG\_Init ( RNG\_Type \* *base* )

This function initializes the RNG.

Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | RNG base address |
|-------------|------------------|

### 24.5.2 void RNG\_Deinit ( RNG\_Type \* *base* )

Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | RNG base address |
|-------------|------------------|

### 24.5.3 static void RNG\_Enable ( RNG\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

|               |                                           |
|---------------|-------------------------------------------|
| <i>base</i>   | RNG peripheral base address.              |
| <i>enable</i> | true to enable the RNG, false to disable. |

### 24.5.4 static void RNG\_EnableInterrupt ( RNG\_Type \* *base* ) [inline], [static]

## Function Documentation

### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RNG peripheral base address. |
|-------------|------------------------------|

### 24.5.5 static void RNG\_DisableInterrupt ( RNG\_Type \* *base* ) [inline], [static]

### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RNG peripheral base address. |
|-------------|------------------------------|

### 24.5.6 static void RNG\_ClearInterruptFlag ( RNG\_Type \* *base* ) [inline], [static]

### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RNG peripheral base address. |
|-------------|------------------------------|

### 24.5.7 static uint32\_t RNG\_GetStatusFlags ( RNG\_Type \* *base* ) [inline], [static]

### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RNG peripheral base address. |
|-------------|------------------------------|

### Returns

RNG status

### 24.5.8 static void RNG\_Start ( RNG\_Type \* *base* ) [inline], [static]

### Parameters

---

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RNG peripheral base address. |
|-------------|------------------------------|

#### 24.5.9 static uint32\_t RNG\_GetRandomNumber ( RNG\_Type \* *base* ) [inline], [static]

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RNG peripheral base address. |
|-------------|------------------------------|

Returns

random number

#### 24.5.10 status\_t RNG\_GetRandomData ( RNG\_Type \* *base*, void \* *data*, size\_t *dataSize* )

This function gets random data from the RNG.

Parameters

|                 |                                                  |
|-----------------|--------------------------------------------------|
| <i>base</i>     | RNG base address                                 |
| <i>data</i>     | Pointer address used to store random data        |
| <i>dataSize</i> | Size of the buffer pointed by the data parameter |

Returns

random data



## Chapter 25

# RTC: Real Time Clock

### 25.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Real Time Clock (RTC) module of MCU-Xpresso SDK devices.

### 25.2 Typical use case

Example use of RTC API.

```
int main(void)
{
 /* Initialize board hardware. */
 BOARD_InitHardware();
 PRINTF("\r\nRTC second example.\r\n");

 RTC_Init(RTC);

 /* Set a start date time and start RT */
 g_RtcTime.year = 2014U;
 g_RtcTime.month = 12U;
 g_RtcTime.day = 25U;
 g_RtcTime.hour = 19U;
 g_RtcTime.minute = 0;
 g_RtcTime.second = 0;

 /* Set RTC time to default */
 RTC_SetDatetime(RTC, &g_RtcTime);

 /* Enable RTC second interrupt */
 RTC_EnableInterrupts(RTC, kRTC_SecondInterruptEnable);

 /* Enable at the NVIC */
 NVIC_EnableIRQ(RTC_SEC_IRQn);

 g_RtcSecondFlag = 0;
 while (1)
 {
 if (g_RtcSecondFlag)
 {
 g_RtcSecondFlag = 0;
 /* Get data */
 RTC_GetDatetime(RTC, &g_RtcTime);
 /* Show data */
 PRINTF("Current datetime: %04hd-%02hd-%02hd %02hd:%02hd:%02hd\r\n", g_RtcTime.year, g_RtcTime.
month,
 g_RtcTime.day, g_RtcTime.hour, g_RtcTime.minute, g_RtcTime.second);
 }
 }
}

void RTC_SEC_IRQHandler(void)
{
 if (RTC_GetStatusFlags(RTC) & kRTC_SecondInterruptFlag)
 {
 g_RtcSecondFlag = 1;
 }
}
```

## Typical use case

```
/* Clear second interrupt flag */
RTC_ClearStatusFlags(RTC, kRTC_SecondInterruptFlag);
}
}
```

## Data Structures

- struct [rtc\\_datetime\\_t](#)  
*Structure is used to hold the date and time. [More...](#)*

## Enumerations

- enum [rtc\\_calibration\\_direction\\_t](#) {  
    [kRTC\\_ForwardCalibration](#) = 0U,  
    [kRTC\\_BackwardCalibration](#) }  
    *RTC calibration direction.*
- enum [\\_rtc\\_interrupt\\_enable](#)  
    *RTC interrupt configuration structure.*
- enum [\\_rtc\\_status\\_flags](#)  
    *RTC status flags.*

## Driver version

- #define [FSL\\_RTC\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 0))  
    *Version 2.0.0.*

## Initialization and deinitialization

- static void [RTC\\_Init](#) (RTC\_Type \*base)  
    *Ungates the RTC clock.*
- static void [RTC\\_Deinit](#) (RTC\_Type \*base)  
    *Gate the RTC clock.*

## Current Time

- [status\\_t RTC\\_SetDatetime](#) (RTC\_Type \*base, const [rtc\\_datetime\\_t](#) \*datetime)  
    *Sets the RTC date and time according to the given time structure.*
- void [RTC\\_GetDatetime](#) (RTC\_Type \*base, [rtc\\_datetime\\_t](#) \*datetime)  
    *Gets the RTC time and stores it in the given time structure.*
- void [RTC\\_Calibration](#) (RTC\_Type \*base, [rtc\\_calibration\\_direction\\_t](#) dir, uint16\_t value)  
    *RTC calibration.*
- static uint32\_t [RTC\\_GetSecond](#) (RTC\_Type \*base)  
    *Get RTC's second value.*
- static uint32\_t [RTC\\_GetCount](#) (RTC\_Type \*base)  
    *Get RTC counter value.*

## RTC Free running

- void [RTC\\_EnableFreeRunningReset](#) (RTC\_Type \*base, bool enable)  
    *Enable/Disable free running reset.*

- void [RTC\\_SetFreeRunningInterruptThreshold](#) (RTC\_Type \*base, uint32\_t value)  
*Set free running interrupt threshold.*
- static uint32\_t [RTC\\_GetFreeRunningInterruptThreshold](#) (RTC\_Type \*base)  
*Get free running interrupt threshold.*
- void [RTC\\_SetFreeRunningResetThreshold](#) (RTC\_Type \*base, uint32\_t value)  
*Set free running reset threshold.*
- static uint32\_t [RTC\\_GetFreeRunningResetThreshold](#) (RTC\_Type \*base)  
*Get free running reset threshold.*
- static uint32\_t [RTC\\_GetFreeRunningCount](#) (RTC\_Type \*base)  
*Get free running counter value.*
- void [RTC\\_FreeRunningEnable](#) (RTC\_Type \*base, bool enable)  
*Enable/Disable RTC free running.*

## Status

- static uint32\_t [RTC\\_GetStatusFlags](#) (RTC\_Type \*base)  
*Gets the RTC status flags.*
- void [RTC\\_ClearStatusFlags](#) (RTC\_Type \*base, uint32\_t mask)  
*Clears status flags with the provided mask.*

## Interrupts

- void [RTC\\_EnableInterrupts](#) (RTC\_Type \*base, uint32\_t mask)  
*Enable RTC interrupts according to the provided mask.*
- void [RTC\\_DisableInterrupts](#) (RTC\_Type \*base, uint32\_t mask)  
*Disable RTC interrupts according to the provided mask.*

## 25.3 Data Structure Documentation

### 25.3.1 struct rtc\_datetime\_t

#### Data Fields

- uint16\_t [year](#)  
*Range from 1970 to 2099.*
- uint8\_t [month](#)  
*Range from 1 to 12.*
- uint8\_t [day](#)  
*Range from 1 to 31 (depending on month).*
- uint8\_t [hour](#)  
*Range from 0 to 23.*
- uint8\_t [minute](#)  
*Range from 0 to 59.*
- uint8\_t [second](#)  
*Range from 0 to 59.*

## Function Documentation

### 25.3.1.0.2.1 Field Documentation

25.3.1.0.2.1.1 uint16\_t rtc\_datetime\_t::year

25.3.1.0.2.1.2 uint8\_t rtc\_datetime\_t::month

25.3.1.0.2.1.3 uint8\_t rtc\_datetime\_t::day

25.3.1.0.2.1.4 uint8\_t rtc\_datetime\_t::hour

25.3.1.0.2.1.5 uint8\_t rtc\_datetime\_t::minute

25.3.1.0.2.1.6 uint8\_t rtc\_datetime\_t::second

## 25.4 Enumeration Type Documentation

### 25.4.1 enum rtc\_calibration\_direction\_t

Enumerator

*kRTC\_ForwardCalibration* Forward calibration.

*kRTC\_BackwardCalibration* Backward calibration.

## 25.5 Function Documentation

### 25.5.1 static void RTC\_Init ( RTC\_Type \* *base* ) [inline], [static]

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

### 25.5.2 static void RTC\_Deinit ( RTC\_Type \* *base* ) [inline], [static]

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

### 25.5.3 status\_t RTC\_SetDatetime ( RTC\_Type \* *base*, const rtc\_datetime\_t \* *datetime* )

The RTC counter must be stopped prior to calling this function as writes to the RTC seconds register will fail if the RTC counter is running.

## Parameters

|                 |                                                                        |
|-----------------|------------------------------------------------------------------------|
| <i>base</i>     | RTC peripheral base address                                            |
| <i>datetime</i> | Pointer to structure where the date and time details to set are stored |

## Returns

kStatus\_Success: Success in setting the time and starting the RTC  
 kStatus\_InvalidArgument: Error because the datetime format is incorrect

#### 25.5.4 void RTC\_GetDatetime ( RTC\_Type \* *base*, rtc\_datetime\_t \* *datetime* )

## Parameters

|                 |                                                                  |
|-----------------|------------------------------------------------------------------|
| <i>base</i>     | RTC peripheral base address.                                     |
| <i>datetime</i> | Pointer to structure where the date and time details are stored. |

#### 25.5.5 void RTC\_Calibration ( RTC\_Type \* *base*, rtc\_calibration\_direction\_t *dir*, uint16\_t *value* )

## Parameters

|              |                                  |
|--------------|----------------------------------|
| <i>base</i>  | RTC peripheral base address.     |
| <i>dir</i>   | Forward or backward calibration. |
| <i>value</i> | calibration value.               |

#### 25.5.6 static uint32\_t RTC\_GetSecond ( RTC\_Type \* *base* ) [inline], [static]

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RTC peripheral base address. |
|-------------|------------------------------|

## Returns

RTC's second value

**25.5.7**   `static uint32_t RTC_GetCount ( RTC_Type * base ) [inline], [static]`

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RTC peripheral base address. |
|-------------|------------------------------|

## Returns

RTC counter value

### 25.5.8 void RTC\_EnableFreeRunningReset ( RTC\_Type \* *base*, bool *enable* )

## Parameters

|               |                                             |
|---------------|---------------------------------------------|
| <i>base</i>   | RTC peripheral base address.                |
| <i>enable</i> | true to enable the reset, false to disable. |

### 25.5.9 void RTC\_SetFreeRunningInterruptThreshold ( RTC\_Type \* *base*, uint32\_t *value* )

## Parameters

|              |                                         |
|--------------|-----------------------------------------|
| <i>base</i>  | RTC peripheral base address.            |
| <i>value</i> | Free running interrupt threshold value. |

### 25.5.10 static uint32\_t RTC\_GetFreeRunningInterruptThreshold ( RTC\_Type \* *base* ) [inline], [static]

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RTC peripheral base address. |
|-------------|------------------------------|

## Returns

Free running interrupt threshold value.

### 25.5.11 void RTC\_SetFreeRunningResetThreshold ( RTC\_Type \* *base*, uint32\_t *value* )

## Function Documentation

### Parameters

|              |                                     |
|--------------|-------------------------------------|
| <i>base</i>  | RTC peripheral base address.        |
| <i>value</i> | Free running reset threshold value. |

### 25.5.12 **static uint32\_t RTC\_GetFreeRunningResetThreshold ( RTC\_Type \* *base* ) [inline], [static]**

### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RTC peripheral base address. |
|-------------|------------------------------|

### Returns

Free running reset threshold value.

### 25.5.13 **static uint32\_t RTC\_GetFreeRunningCount ( RTC\_Type \* *base* ) [inline], [static]**

### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RTC peripheral base address. |
|-------------|------------------------------|

### Returns

Free running counter value

### 25.5.14 **void RTC\_FreeRunningEnable ( RTC\_Type \* *base*, bool *enable* )**

### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RTC peripheral base address. |
|-------------|------------------------------|

|               |                                                |
|---------------|------------------------------------------------|
| <i>enable</i> | true to enable free running, false to disable. |
|---------------|------------------------------------------------|

### 25.5.15 static uint32\_t RTC\_GetStatusFlags ( RTC\_Type \* *base* ) [inline], [static]

This function get all RTC status flags, the flags are returned as the logical OR value of the enumerators [\\_rtc\\_status\\_flags](#).

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | RTC peripheral base address. |
|-------------|------------------------------|

Returns

RTC status flags which are ORed by the enumerators in the [\\_rtc\\_status\\_flags](#).

### 25.5.16 void RTC\_ClearStatusFlags ( RTC\_Type \* *base*, uint32\_t *mask* )

This function clears RTC status flags with a provided mask.

Parameters

|             |                                                                                               |
|-------------|-----------------------------------------------------------------------------------------------|
| <i>base</i> | RTC peripheral base address.                                                                  |
| <i>mask</i> | The status flags to be cleared, it is logical OR value of <a href="#">_rtc_status_flags</a> . |

### 25.5.17 void RTC\_EnableInterrupts ( RTC\_Type \* *base*, uint32\_t *mask* )

This function enables the RTC interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [\\_rtc\\_interrupt\\_enable](#)

Parameters

|             |                                                                                 |
|-------------|---------------------------------------------------------------------------------|
| <i>base</i> | RTC peripheral base address.                                                    |
| <i>mask</i> | The interrupts to enable. Logical OR of <a href="#">_rtc_interrupt_enable</a> . |

### 25.5.18 void RTC\_DisableInterrupts ( RTC\_Type \* *base*, uint32\_t *mask* )

This function disables the RTC interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [\\_rtc\\_interrupt\\_enable](#)

## Function Documentation

### Parameters

|             |                                                                                  |
|-------------|----------------------------------------------------------------------------------|
| <i>base</i> | RTC peripheral base address.                                                     |
| <i>mask</i> | The interrupts to disable. Logical OR of <a href="#">_rtc_interrupt_enable</a> . |

## Chapter 26

### SCTimer: SCTimer/PWM (SCT)

#### 26.1 Overview

The MCUXpresso SDK provides a driver for the SCTimer Module (SCT) of MCUXpresso SDK devices.

#### 26.2 Function groups

The SCTimer driver supports the generation of PWM signals. The driver also supports enabling events in various states of the SCTimer and the actions that will be triggered when an event occurs.

##### 26.2.1 Initialization and deinitialization

The function [SCTIMER\\_Init\(\)](#) initializes the SCTimer with specified configurations. The function [SCTIMER\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [SCTIMER\\_Deinit\(\)](#) halts the SCTimer counter and turns off the module clock.

##### 26.2.2 PWM Operations

The function [SCTIMER\\_SetupPwm\(\)](#) sets up SCTimer channels for PWM output. The function can set up the PWM signal properties duty cycle and level-mode (active low or high) to use. However, the same PWM period and PWM mode (edge or center-aligned) is applied to all channels requesting the PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 1 and 100.

The function [SCTIMER\\_UpdatePwmDutycycle\(\)](#) updates the PWM signal duty cycle of a particular SCTimer channel.

##### 26.2.3 Status

Provides functions to get and clear the SCTimer status.

##### 26.2.4 Interrupt

Provides functions to enable/disable SCTimer interrupts and get current enabled interrupts.

### 26.3 SCTimer State machine and operations

The SCTimer has 10 states and each state can have a set of events enabled that can trigger a user specified action when the event occurs.

#### 26.3.1 SCTimer event operations

The user can create an event and enable it in the current state using the functions [SCTIMER\\_CreateAndScheduleEvent\(\)](#) and [SCTIMER\\_ScheduleEvent\(\)](#). [SCTIMER\\_CreateAndScheduleEvent\(\)](#) creates a new event based on the users preference and enables it in the current state. [SCTIMER\\_ScheduleEvent\(\)](#) enables an event created earlier in the current state.

#### 26.3.2 SCTimer state operations

The user can get the current state number by calling [SCTIMER\\_GetCurrentState\(\)](#), he can use this state number to set state transitions when a particular event is triggered.

Once the user has created and enabled events for the current state he can go to the next state by calling the function [SCTIMER\\_IncreaseState\(\)](#). The user can then start creating events to be enabled in this new state.

#### 26.3.3 SCTimer action operations

There are a set of functions that decide what action should be taken when an event is triggered. [SCTIMER\\_SetupCaptureAction\(\)](#) sets up which counter to capture and which capture register to read on event trigger. [SCTIMER\\_SetupNextStateAction\(\)](#) sets up which state the SCTimer state machine should transition to on event trigger. [SCTIMER\\_SetupOutputSetAction\(\)](#) sets up which pin to set on event trigger. [SCTIMER\\_SetupOutputClearAction\(\)](#) sets up which pin to clear on event trigger. [SCTIMER\\_SetupOutputToggleAction\(\)](#) sets up which pin to toggle on event trigger. [SCTIMER\\_SetupCounterLimitAction\(\)](#) sets up which counter will be limited on event trigger. [SCTIMER\\_SetupCounterStopAction\(\)](#) sets up which counter will be stopped on event trigger. [SCTIMER\\_SetupCounterStartAction\(\)](#) sets up which counter will be started on event trigger. [SCTIMER\\_SetupCounterHaltAction\(\)](#) sets up which counter will be halted on event trigger. [SCTIMER\\_SetupDmaTriggerAction\(\)](#) sets up which DMA request will be activated on event trigger.

### 26.4 16-bit counter mode

The SCTimer is configurable to run as two 16-bit counters via the enableCounterUnify flag that is available in the configuration structure passed in to the [SCTIMER\\_Init\(\)](#) function.

When operating in 16-bit mode, it is important the user specify the appropriate counter to use when working with the functions: [SCTIMER\\_StartTimer\(\)](#), [SCTIMER\\_StopTimer\(\)](#), [SCTIMER\\_CreateAndScheduleEvent\(\)](#), [SCTIMER\\_SetupCaptureAction\(\)](#), [SCTIMER\\_SetupCounterLimitAction\(\)](#), [SCTIMER\\_SetupCounterStopAction\(\)](#), [SCTIMER\\_SetupCounterStartAction\(\)](#), [SCTIMER\\_SetupCounterHaltAction\(\)](#), [SCTIMER\\_SetupDmaTriggerAction\(\)](#).

`ER_SetupCounterStopAction()`, `SCTIMER_SetupCounterStartAction()`, `SCTIMER_SetupCounterHaltAction()`.

## 26.5 Typical use case

### 26.5.1 PWM output

Output a PWM signal on 2 SCTimer channels with different duty cycles.

```
int main(void)
{
 sctimer_config_t sctimerInfo;
 sctimer_pwm_signal_param_t pwmParam;
 uint32_t event;
 uint32_t sctimerClock;

 /* Board pin, clock, debug console init */
 BOARD_InitHardware();

 sctimerClock = CLOCK_GetFreq(kCLOCK_BusClk);

 /* Print a note to terminal */
 PRINTF("\r\nSCTimer example to output 2 center-aligned PWM signals\r\n");
 PRINTF("\r\nYou will see a change in LED brightness if an LED is connected to the SCTimer output pins")
 ;
 PRINTF("\r\nIf no LED is connected to the pin, then probe the signal using an oscilloscope");

 SCTIMER_GetDefaultConfig(&sctimerInfo);

 /* Initialize SCTimer module */
 SCTIMER_Init(SCT0, &sctimerInfo);

 /* Configure first PWM with frequency 24kHz from output 4 */
 pwmParam.output = kSCTIMER_Out_4;
 pwmParam.level = kSCTIMER_HighTrue;
 pwmParam.dutyCyclePercent = 50;
 if (SCTIMER_SetupPwm(SCT0, &pwmParam,
 kSCTIMER_CenterAlignedPwm, 24000U, sctimerClock, &event) == kStatus_Fail)
 {
 return -1;
 }

 /* Configure second PWM with different duty cycle but same frequency as before */
 pwmParam.output = kSCTIMER_Out_2;
 pwmParam.level = kSCTIMER_LowTrue;
 pwmParam.dutyCyclePercent = 20;
 if (SCTIMER_SetupPwm(SCT0, &pwmParam,
 kSCTIMER_CenterAlignedPwm, 24000U, sctimerClock, &event) == kStatus_Fail)
 {
 return -1;
 }

 /* Start the timer */
 SCTIMER_StartTimer(SCT0, kSCTIMER_Counter_L);

 while (1)
 {
 }
}
```

## Files

- file `fsl_sctimer.h`

## Typical use case

## Data Structures

- struct [sctimer\\_pwm\\_signal\\_param\\_t](#)  
*Options to configure a SCTimer PWM signal. [More...](#)*
- struct [sctimer\\_config\\_t](#)  
*SCTimer configuration structure. [More...](#)*

## Typedefs

- typedef void(\* [sctimer\\_event\\_callback\\_t](#))(void)  
*SCTimer callback typedef.*

## Enumerations

- enum [sctimer\\_pwm\\_mode\\_t](#) {  
    [kSCTIMER\\_EdgeAlignedPwm](#) = 0U,  
    [kSCTIMER\\_CenterAlignedPwm](#) }  
*SCTimer PWM operation modes.*
- enum [sctimer\\_counter\\_t](#) {  
    [kSCTIMER\\_Counter\\_L](#) = 0U,  
    [kSCTIMER\\_Counter\\_H](#) }  
*SCTimer counters when working as two independent 16-bit counters.*
- enum [sctimer\\_input\\_t](#) {  
    [kSCTIMER\\_Input\\_0](#) = 0U,  
    [kSCTIMER\\_Input\\_1](#),  
    [kSCTIMER\\_Input\\_2](#),  
    [kSCTIMER\\_Input\\_3](#),  
    [kSCTIMER\\_Input\\_4](#),  
    [kSCTIMER\\_Input\\_5](#),  
    [kSCTIMER\\_Input\\_6](#),  
    [kSCTIMER\\_Input\\_7](#) }  
*List of SCTimer input pins.*
- enum [sctimer\\_out\\_t](#) {  
    [kSCTIMER\\_Out\\_0](#) = 0U,  
    [kSCTIMER\\_Out\\_1](#),  
    [kSCTIMER\\_Out\\_2](#),  
    [kSCTIMER\\_Out\\_3](#),  
    [kSCTIMER\\_Out\\_4](#),  
    [kSCTIMER\\_Out\\_5](#),  
    [kSCTIMER\\_Out\\_6](#),  
    [kSCTIMER\\_Out\\_7](#) }  
*List of SCTimer output pins.*
- enum [sctimer\\_pwm\\_level\\_select\\_t](#) {  
    [kSCTIMER\\_LowTrue](#) = 0U,  
    [kSCTIMER\\_HighTrue](#) }  
*SCTimer PWM output pulse mode: high-true, low-true or no output.*
- enum [sctimer\\_clock\\_mode\\_t](#) {

```

kSCTIMER_System_ClockMode = 0U,
kSCTIMER_Sampled_ClockMode,
kSCTIMER_Input_ClockMode,
kSCTIMER_Asynchronous_ClockMode }

```

*SCTimer clock mode options.*

- enum `sctimer_clock_select_t` {  
`kSCTIMER_Clock_On_Rise_Input_0` = 0U,  
`kSCTIMER_Clock_On_Fall_Input_0`,  
`kSCTIMER_Clock_On_Rise_Input_1`,  
`kSCTIMER_Clock_On_Fall_Input_1`,  
`kSCTIMER_Clock_On_Rise_Input_2`,  
`kSCTIMER_Clock_On_Fall_Input_2`,  
`kSCTIMER_Clock_On_Rise_Input_3`,  
`kSCTIMER_Clock_On_Fall_Input_3`,  
`kSCTIMER_Clock_On_Rise_Input_4`,  
`kSCTIMER_Clock_On_Fall_Input_4`,  
`kSCTIMER_Clock_On_Rise_Input_5`,  
`kSCTIMER_Clock_On_Fall_Input_5`,  
`kSCTIMER_Clock_On_Rise_Input_6`,  
`kSCTIMER_Clock_On_Fall_Input_6`,  
`kSCTIMER_Clock_On_Rise_Input_7`,  
`kSCTIMER_Clock_On_Fall_Input_7` }

*SCTimer clock select options.*

- enum `sctimer_conflict_resolution_t` {  
`kSCTIMER_ResolveNone` = 0U,  
`kSCTIMER_ResolveSet`,  
`kSCTIMER_ResolveClear`,  
`kSCTIMER_ResolveToggle` }

*SCTimer output conflict resolution options.*

- enum `sctimer_event_t`

*List of SCTimer event types.*

- enum `sctimer_interrupt_enable_t` {  
`kSCTIMER_Event0InterruptEnable` = (1U << 0),  
`kSCTIMER_Event1InterruptEnable` = (1U << 1),  
`kSCTIMER_Event2InterruptEnable` = (1U << 2),  
`kSCTIMER_Event3InterruptEnable` = (1U << 3),  
`kSCTIMER_Event4InterruptEnable` = (1U << 4),  
`kSCTIMER_Event5InterruptEnable` = (1U << 5),  
`kSCTIMER_Event6InterruptEnable` = (1U << 6),  
`kSCTIMER_Event7InterruptEnable` = (1U << 7),  
`kSCTIMER_Event8InterruptEnable` = (1U << 8),  
`kSCTIMER_Event9InterruptEnable` = (1U << 9),  
`kSCTIMER_Event10InterruptEnable` = (1U << 10),  
`kSCTIMER_Event11InterruptEnable` = (1U << 11),  
`kSCTIMER_Event12InterruptEnable` = (1U << 12) }

*List of SCTimer interrupts.*

## Typical use case

- enum `sctimer_status_flags_t` {  
    `kSCTIMER_Event0Flag` = (1U << 0),  
    `kSCTIMER_Event1Flag` = (1U << 1),  
    `kSCTIMER_Event2Flag` = (1U << 2),  
    `kSCTIMER_Event3Flag` = (1U << 3),  
    `kSCTIMER_Event4Flag` = (1U << 4),  
    `kSCTIMER_Event5Flag` = (1U << 5),  
    `kSCTIMER_Event6Flag` = (1U << 6),  
    `kSCTIMER_Event7Flag` = (1U << 7),  
    `kSCTIMER_Event8Flag` = (1U << 8),  
    `kSCTIMER_Event9Flag` = (1U << 9),  
    `kSCTIMER_Event10Flag` = (1U << 10),  
    `kSCTIMER_Event11Flag` = (1U << 11),  
    `kSCTIMER_Event12Flag` = (1U << 12),  
    `kSCTIMER_BusErrorLFlag`,  
    `kSCTIMER_BusErrorHFlag` }

*List of SCTimer flags.*

## Driver version

- #define `FSL_SCTIMER_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 0)`)  
*Version 2.0.0.*

## Initialization and deinitialization

- `status_t SCTIMER_Init` (`SCT_Type *base`, const `sctimer_config_t *config`)  
*Ungates the SCTimer clock and configures the peripheral for basic operation.*
- void `SCTIMER_Deinit` (`SCT_Type *base`)  
*Gates the SCTimer clock.*
- void `SCTIMER_GetDefaultConfig` (`sctimer_config_t *config`)  
*Fills in the SCTimer configuration structure with the default settings.*

## PWM setup operations

- `status_t SCTIMER_SetupPwm` (`SCT_Type *base`, const `sctimer_pwm_signal_param_t *pwmParams`, `sctimer_pwm_mode_t mode`, `uint32_t pwmFreq_Hz`, `uint32_t srcClock_Hz`, `uint32_t *event`)  
*Configures the PWM signal parameters.*
- void `SCTIMER_UpdatePwmDutycycle` (`SCT_Type *base`, `sctimer_out_t output`, `uint8_t dutyCyclePercent`, `uint32_t event`)  
*Updates the duty cycle of an active PWM signal.*

## Interrupt Interface

- static void `SCTIMER_EnableInterrupts` (`SCT_Type *base`, `uint32_t mask`)  
*Enables the selected SCTimer interrupts.*
- static void `SCTIMER_DisableInterrupts` (`SCT_Type *base`, `uint32_t mask`)  
*Disables the selected SCTimer interrupts.*

- static uint32\_t [SCTIMER\\_GetEnabledInterrupts](#) (SCT\_Type \*base)  
*Gets the enabled SCTimer interrupts.*

## Status Interface

- static uint32\_t [SCTIMER\\_GetStatusFlags](#) (SCT\_Type \*base)  
*Gets the SCTimer status flags.*
- static void [SCTIMER\\_ClearStatusFlags](#) (SCT\_Type \*base, uint32\_t mask)  
*Clears the SCTimer status flags.*

## Counter Start and Stop

- static void [SCTIMER\\_StartTimer](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) countertoStart)  
*Starts the SCTimer counter.*
- static void [SCTIMER\\_StopTimer](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) countertoStop)  
*Halts the SCTimer counter.*

## Functions to create a new event and manage the state logic

- [status\\_t](#) [SCTIMER\\_CreateAndScheduleEvent](#) (SCT\_Type \*base, [sctimer\\_event\\_t](#) howToMonitor, uint32\_t matchValue, uint32\_t whichIO, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t \*event)  
*Create an event that is triggered on a match or IO and schedule in current state.*
- void [SCTIMER\\_ScheduleEvent](#) (SCT\_Type \*base, uint32\_t event)  
*Enable an event in the current state.*
- [status\\_t](#) [SCTIMER\\_IncreaseState](#) (SCT\_Type \*base)  
*Increase the state by 1.*
- uint32\_t [SCTIMER\\_GetCurrentState](#) (SCT\_Type \*base)  
*Provides the current state.*

## Actions to take in response to an event

- [status\\_t](#) [SCTIMER\\_SetupCaptureAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t \*captureRegister, uint32\_t event)  
*Setup capture of the counter value on trigger of a selected event.*
- void [SCTIMER\\_SetCallback](#) (SCT\_Type \*base, [sctimer\\_event\\_callback\\_t](#) callback, uint32\_t event)  
*Receive notification when the event trigger an interrupt.*
- static void [SCTIMER\\_SetupNextStateAction](#) (SCT\_Type \*base, uint32\_t nextState, uint32\_t event)  
*Transition to the specified state.*
- static void [SCTIMER\\_SetupOutputSetAction](#) (SCT\_Type \*base, uint32\_t whichIO, uint32\_t event)  
*Set the Output.*
- static void [SCTIMER\\_SetupOutputClearAction](#) (SCT\_Type \*base, uint32\_t whichIO, uint32\_t event)  
*Clear the Output.*
- void [SCTIMER\\_SetupOutputToggleAction](#) (SCT\_Type \*base, uint32\_t whichIO, uint32\_t event)  
*Toggle the output level.*
- static void [SCTIMER\\_SetupCounterLimitAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t event)  
*Limit the running counter.*
- static void [SCTIMER\\_SetupCounterStopAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t event)

## Data Structure Documentation

- *Stop the running counter.*  
static void [SCTIMER\\_SetupCounterStartAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t event)
- *Re-start the stopped counter.*  
static void [SCTIMER\\_SetupCounterHaltAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t event)
- *Halt the running counter.*  
static void [SCTIMER\\_SetupDmaTriggerAction](#) (SCT\_Type \*base, uint32\_t dmaNumber, uint32\_t event)
- *Generate a DMA request.*  
void [SCTIMER\\_EventHandleIRQ](#) (SCT\_Type \*base)  
*SCTimer interrupt handler.*

## 26.6 Data Structure Documentation

### 26.6.1 struct sctimer\_pwm\_signal\_param\_t

#### Data Fields

- [sctimer\\_out\\_t](#) output  
*The output pin to use to generate the PWM signal.*
- [sctimer\\_pwm\\_level\\_select\\_t](#) level  
*PWM output active level select.*
- uint8\_t [dutyCyclePercent](#)  
*PWM pulse width, value should be between 1 to 100 100 = always active signal (100% duty cycle).*

#### 26.6.1.0.2.2 Field Documentation

26.6.1.0.2.2.1 [sctimer\\_pwm\\_level\\_select\\_t](#) [sctimer\\_pwm\\_signal\\_param\\_t::level](#)

26.6.1.0.2.2.2 [uint8\\_t](#) [sctimer\\_pwm\\_signal\\_param\\_t::dutyCyclePercent](#)

### 26.6.2 struct sctimer\_config\_t

This structure holds the configuration settings for the SCTimer peripheral. To initialize this structure to reasonable defaults, call the [SCTMR\\_GetDefaultConfig\(\)](#) function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

#### Data Fields

- bool [enableCounterUnify](#)  
*true: SCT operates as a unified 32-bit counter; false: SCT operates as two 16-bit counters*
- [sctimer\\_clock\\_mode\\_t](#) clockMode  
*SCT clock mode value.*
- [sctimer\\_clock\\_select\\_t](#) clockSelect  
*SCT clock select value.*

- bool [enableBidirection\\_l](#)  
*true: Up-down count mode for the L or unified counter false: Up count mode only for the L or unified counter*
- bool [enableBidirection\\_h](#)  
*true: Up-down count mode for the H or unified counter false: Up count mode only for the H or unified counter.*
- uint8\_t [prescale\\_l](#)  
*Prescale value to produce the L or unified counter clock.*
- uint8\_t [prescale\\_h](#)  
*Prescale value to produce the H counter clock.*
- uint8\_t [outInitState](#)  
*Defines the initial output value.*

### 26.6.2.0.2.3 Field Documentation

#### 26.6.2.0.2.3.1 bool sctimer\_config\_t::enableBidirection\_h

This field is used only if the enableCounterUnify is set to false

#### 26.6.2.0.2.3.2 uint8\_t sctimer\_config\_t::prescale\_h

This field is used only if the enableCounterUnify is set to false

## 26.7 Typedef Documentation

### 26.7.1 typedef void(\* sctimer\_event\_callback\_t)(void)

## 26.8 Enumeration Type Documentation

### 26.8.1 enum sctimer\_pwm\_mode\_t

Enumerator

***kSCTIMER\_EdgeAlignedPwm*** Edge-aligned PWM.  
***kSCTIMER\_CenterAlignedPwm*** Center-aligned PWM.

### 26.8.2 enum sctimer\_counter\_t

Enumerator

***kSCTIMER\_Counter\_L*** Counter L.  
***kSCTIMER\_Counter\_H*** Counter H.

### 26.8.3 enum sctimer\_input\_t

Enumerator

*kSCTIMER\_Input\_0* SCTIMER input 0.  
*kSCTIMER\_Input\_1* SCTIMER input 1.  
*kSCTIMER\_Input\_2* SCTIMER input 2.  
*kSCTIMER\_Input\_3* SCTIMER input 3.  
*kSCTIMER\_Input\_4* SCTIMER input 4.  
*kSCTIMER\_Input\_5* SCTIMER input 5.  
*kSCTIMER\_Input\_6* SCTIMER input 6.  
*kSCTIMER\_Input\_7* SCTIMER input 7.

### 26.8.4 enum sctimer\_out\_t

Enumerator

*kSCTIMER\_Out\_0* SCTIMER output 0.  
*kSCTIMER\_Out\_1* SCTIMER output 1.  
*kSCTIMER\_Out\_2* SCTIMER output 2.  
*kSCTIMER\_Out\_3* SCTIMER output 3.  
*kSCTIMER\_Out\_4* SCTIMER output 4.  
*kSCTIMER\_Out\_5* SCTIMER output 5.  
*kSCTIMER\_Out\_6* SCTIMER output 6.  
*kSCTIMER\_Out\_7* SCTIMER output 7.

### 26.8.5 enum sctimer\_pwm\_level\_select\_t

Enumerator

*kSCTIMER\_LowTrue* Low true pulses.  
*kSCTIMER\_HighTrue* High true pulses.

### 26.8.6 enum sctimer\_clock\_mode\_t

Enumerator

*kSCTIMER\_System\_ClockMode* System Clock Mode.  
*kSCTIMER\_Sampled\_ClockMode* Sampled System Clock Mode.  
*kSCTIMER\_Input\_ClockMode* SCT Input Clock Mode.  
*kSCTIMER\_Asynchronous\_ClockMode* Asynchronous Mode.

### 26.8.7 enum sctimer\_clock\_select\_t

Enumerator

|                                       |                           |
|---------------------------------------|---------------------------|
| <i>kSCTIMER_Clock_On_Rise_Input_0</i> | Rising edges on input 0.  |
| <i>kSCTIMER_Clock_On_Fall_Input_0</i> | Falling edges on input 0. |
| <i>kSCTIMER_Clock_On_Rise_Input_1</i> | Rising edges on input 1.  |
| <i>kSCTIMER_Clock_On_Fall_Input_1</i> | Falling edges on input 1. |
| <i>kSCTIMER_Clock_On_Rise_Input_2</i> | Rising edges on input 2.  |
| <i>kSCTIMER_Clock_On_Fall_Input_2</i> | Falling edges on input 2. |
| <i>kSCTIMER_Clock_On_Rise_Input_3</i> | Rising edges on input 3.  |
| <i>kSCTIMER_Clock_On_Fall_Input_3</i> | Falling edges on input 3. |
| <i>kSCTIMER_Clock_On_Rise_Input_4</i> | Rising edges on input 4.  |
| <i>kSCTIMER_Clock_On_Fall_Input_4</i> | Falling edges on input 4. |
| <i>kSCTIMER_Clock_On_Rise_Input_5</i> | Rising edges on input 5.  |
| <i>kSCTIMER_Clock_On_Fall_Input_5</i> | Falling edges on input 5. |
| <i>kSCTIMER_Clock_On_Rise_Input_6</i> | Rising edges on input 6.  |
| <i>kSCTIMER_Clock_On_Fall_Input_6</i> | Falling edges on input 6. |
| <i>kSCTIMER_Clock_On_Rise_Input_7</i> | Rising edges on input 7.  |
| <i>kSCTIMER_Clock_On_Fall_Input_7</i> | Falling edges on input 7. |

### 26.8.8 enum sctimer\_conflict\_resolution\_t

Specifies what action should be taken if multiple events dictate that a given output should be both set and cleared at the same time

Enumerator

|                               |                |
|-------------------------------|----------------|
| <i>kSCTIMER_ResolveNone</i>   | No change.     |
| <i>kSCTIMER_ResolveSet</i>    | Set output.    |
| <i>kSCTIMER_ResolveClear</i>  | Clear output.  |
| <i>kSCTIMER_ResolveToggle</i> | Toggle output. |

### 26.8.9 enum sctimer\_interrupt\_enable\_t

Enumerator

|                                       |                    |
|---------------------------------------|--------------------|
| <i>kSCTIMER_Event0InterruptEnable</i> | Event 0 interrupt. |
| <i>kSCTIMER_Event1InterruptEnable</i> | Event 1 interrupt. |
| <i>kSCTIMER_Event2InterruptEnable</i> | Event 2 interrupt. |
| <i>kSCTIMER_Event3InterruptEnable</i> | Event 3 interrupt. |
| <i>kSCTIMER_Event4InterruptEnable</i> | Event 4 interrupt. |
| <i>kSCTIMER_Event5InterruptEnable</i> | Event 5 interrupt. |

## Function Documentation

*kSCTIMER\_Event6InterruptEnable* Event 6 interrupt.  
*kSCTIMER\_Event7InterruptEnable* Event 7 interrupt.  
*kSCTIMER\_Event8InterruptEnable* Event 8 interrupt.  
*kSCTIMER\_Event9InterruptEnable* Event 9 interrupt.  
*kSCTIMER\_Event10InterruptEnable* Event 10 interrupt.  
*kSCTIMER\_Event11InterruptEnable* Event 11 interrupt.  
*kSCTIMER\_Event12InterruptEnable* Event 12 interrupt.

### 26.8.10 enum sctimer\_status\_flags\_t

Enumerator

*kSCTIMER\_Event0Flag* Event 0 Flag.  
*kSCTIMER\_Event1Flag* Event 1 Flag.  
*kSCTIMER\_Event2Flag* Event 2 Flag.  
*kSCTIMER\_Event3Flag* Event 3 Flag.  
*kSCTIMER\_Event4Flag* Event 4 Flag.  
*kSCTIMER\_Event5Flag* Event 5 Flag.  
*kSCTIMER\_Event6Flag* Event 6 Flag.  
*kSCTIMER\_Event7Flag* Event 7 Flag.  
*kSCTIMER\_Event8Flag* Event 8 Flag.  
*kSCTIMER\_Event9Flag* Event 9 Flag.  
*kSCTIMER\_Event10Flag* Event 10 Flag.  
*kSCTIMER\_Event11Flag* Event 11 Flag.  
*kSCTIMER\_Event12Flag* Event 12 Flag.  
*kSCTIMER\_BusErrorLFlag* Bus error due to write when L counter was not halted.  
*kSCTIMER\_BusErrorHFlag* Bus error due to write when H counter was not halted.

## 26.9 Function Documentation

### 26.9.1 status\_t SCTIMER\_Init ( SCT\_Type \* *base*, const sctimer\_config\_t \* *config* )

Note

This API should be called at the beginning of the application using the SCTimer driver.

Parameters

---

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | SCTimer peripheral base address              |
| <i>config</i> | Pointer to the user configuration structure. |

Returns

kStatus\_Success indicates success; Else indicates failure.

### 26.9.2 void SCTIMER\_Deinit ( SCT\_Type \* *base* )

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

### 26.9.3 void SCTIMER\_GetDefaultConfig ( sctimer\_config\_t \* *config* )

The default values are:

```
* config->enableCounterUnify = true;
* config->clockMode = kSCTIMER_System_ClockMode;
* config->clockSelect = kSCTIMER_Clock_On_Rise_Input_0;
* config->enableBidirection_l = false;
* config->enableBidirection_h = false;
* config->prescale_l = 0;
* config->prescale_h = 0;
* config->outInitState = 0;
*
```

Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>config</i> | Pointer to the user configuration structure. |
|---------------|----------------------------------------------|

### 26.9.4 status\_t SCTIMER\_SetupPwm ( SCT\_Type \* *base*, const sctimer\_pwm\_signal\_param\_t \* *pwmParams*, sctimer\_pwm\_mode\_t *mode*, uint32\_t *pwmFreq\_Hz*, uint32\_t *srcClock\_Hz*, uint32\_t \* *event* )

Call this function to configure the PWM signal period, mode, duty cycle, and edge. This function will create 2 events; one of the events will trigger on match with the pulse value and the other will trigger when the counter matches the PWM period. The PWM period event is also used as a limit event to reset the counter or change direction. Both events are enabled for the same state. The state number can be retrieved by calling the function SCTIMER\_GetCurrentStateNumber(). The counter is set to operate as one 32-bit counter (unify bit is set to 1). The counter operates in bi-directional mode when generating a center-aligned PWM.

## Function Documentation

### Note

When setting PWM output from multiple output pins, they all should use the same PWM mode i.e all PWM's should be either edge-aligned or center-aligned. When using this API, the PWM signal frequency of all the initialized channels must be the same. Otherwise all the initialized channels' PWM signal frequency is equal to the last call to the API's `pwmFreq_Hz`.

### Parameters

|                    |                                                                                         |
|--------------------|-----------------------------------------------------------------------------------------|
| <i>base</i>        | SCTimer peripheral base address                                                         |
| <i>pwmParams</i>   | PWM parameters to configure the output                                                  |
| <i>mode</i>        | PWM operation mode, options available in enumeration <a href="#">sctimer_pwm_mode_t</a> |
| <i>pwmFreq_Hz</i>  | PWM signal frequency in Hz                                                              |
| <i>srcClock_Hz</i> | SCTimer counter clock in Hz                                                             |
| <i>event</i>       | Pointer to a variable where the PWM period event number is stored                       |

### Returns

`kStatus_Success` on success `kStatus_Fail` If we have hit the limit in terms of number of events created or if an incorrect PWM dutycycle is passed in.

### 26.9.5 void SCTIMER\_UpdatePwmDutycycle ( SCT\_Type \* *base*, sctimer\_out\_t *output*, uint8\_t *dutyCyclePercent*, uint32\_t *event* )

### Parameters

|                          |                                                                                                                                  |
|--------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>              | SCTimer peripheral base address                                                                                                  |
| <i>output</i>            | The output to configure                                                                                                          |
| <i>dutyCycle-Percent</i> | New PWM pulse width; the value should be between 1 to 100                                                                        |
| <i>event</i>             | Event number associated with this PWM signal. This was returned to the user by the function <a href="#">SCTIMER_SetupPwm()</a> . |

### 26.9.6 static void SCTIMER\_EnableInterrupts ( SCT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

|             |                                                                                                                          |
|-------------|--------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SCTimer peripheral base address                                                                                          |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">sctimer-_interrupt_enable_t</a> |

### 26.9.7 static void SCTIMER\_DisableInterrupts ( SCT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

## Parameters

|             |                                                                                                                          |
|-------------|--------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SCTimer peripheral base address                                                                                          |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">sctimer-_interrupt_enable_t</a> |

### 26.9.8 static uint32\_t SCTIMER\_GetEnabledInterrupts ( SCT\_Type \* *base* ) [inline], [static]

## Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration [sctimer\\_interrupt\\_enable\\_t](#)

### 26.9.9 static uint32\_t SCTIMER\_GetStatusFlags ( SCT\_Type \* *base* ) [inline], [static]

## Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

## Returns

The status flags. This is the logical OR of members of the enumeration [sctimer\\_status\\_flags\\_t](#)

```
26.9.10 static void SCTIMER_ClearStatusFlags (SCT_Type * base, uint32_t mask
) [inline], [static]
```

## Parameters

|             |                                                                                                                       |
|-------------|-----------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SCTimer peripheral base address                                                                                       |
| <i>mask</i> | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">sctimer-_status_flags_t</a> |

**26.9.11** `static void SCTIMER_StartTimer ( SCT_Type * base, sctimer_counter_t countertoStart ) [inline], [static]`

## Parameters

|                       |                                                                                          |
|-----------------------|------------------------------------------------------------------------------------------|
| <i>base</i>           | SCTimer peripheral base address                                                          |
| <i>countertoStart</i> | SCTimer counter to start; if unify mode is set then function always writes to HALT_L bit |

**26.9.12** `static void SCTIMER_StopTimer ( SCT_Type * base, sctimer_counter_t countertoStop ) [inline], [static]`

## Parameters

|                      |                                                                                         |
|----------------------|-----------------------------------------------------------------------------------------|
| <i>base</i>          | SCTimer peripheral base address                                                         |
| <i>countertoStop</i> | SCTimer counter to stop; if unify mode is set then function always writes to HALT_L bit |

**26.9.13** `status_t SCTIMER_CreateAndScheduleEvent ( SCT_Type * base, sctimer_event_t howToMonitor, uint32_t matchValue, uint32_t whichIO, sctimer_counter_t whichCounter, uint32_t * event )`

This function will configure an event using the options provided by the user. If the event type uses the counter match, then the function will set the user provided match value into a match register and put this match register number into the event control register. The event is enabled for the current state and the event number is increased by one at the end. The function returns the event number; this event number can be used to configure actions to be done when this event is triggered.

## Function Documentation

### Parameters

|                     |                                                                                                                                                   |
|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                                   |
| <i>howToMonitor</i> | Event type; options are available in the enumeration <a href="#">sctimer_interrupt_enable_t</a>                                                   |
| <i>matchValue</i>   | The match value that will be programmed to a match register                                                                                       |
| <i>whichIO</i>      | The input or output that will be involved in event triggering. This field is ignored if the event type is "match only"                            |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as we have only 1 unified counter; hence ignored. |
| <i>event</i>        | Pointer to a variable where the new event number is stored                                                                                        |

### Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of number of events created or if we have reached the limit in terms of number of match registers

### 26.9.14 void SCTIMER\_ScheduleEvent ( SCT\_Type \* *base*, uint32\_t *event* )

This function will allow the event passed in to trigger in the current state. The event must be created earlier by either calling the function [SCTIMER\\_SetupPwm\(\)](#) or function [SCTIMER\\_CreateAndScheduleEvent\(\)](#) .

### Parameters

|              |                                             |
|--------------|---------------------------------------------|
| <i>base</i>  | SCTimer peripheral base address             |
| <i>event</i> | Event number to enable in the current state |

### 26.9.15 status\_t SCTIMER\_IncreaseState ( SCT\_Type \* *base* )

All future events created by calling the function [SCTIMER\\_ScheduleEvent\(\)](#) will be enabled in this new state.

### Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

### Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of states used

### 26.9.16 uint32\_t SCTIMER\_GetCurrentState ( SCT\_Type \* *base* )

User can use this to set the next state by calling the function [SCTIMER\\_SetupNextStateAction\(\)](#).

## Function Documentation

### Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

### Returns

The current state

**26.9.17** `status_t SCTIMER_SetupCaptureAction ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t * captureRegister, uint32_t  
event )`

### Parameters

|                        |                                                                                                                                                                      |
|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>            | SCTimer peripheral base address                                                                                                                                      |
| <i>whichCounter</i>    | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used.                                 |
| <i>captureRegister</i> | Pointer to a variable where the capture register number will be returned. User can read the captured value from this register when the specified event is triggered. |
| <i>event</i>           | Event number that will trigger the capture                                                                                                                           |

### Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of number of match/capture registers available

**26.9.18** `void SCTIMER_SetCallback ( SCT_Type * base, sctimer_event_callback_t  
callback, uint32_t event )`

If the interrupt for the event is enabled by the user, then a callback can be registered which will be invoked when the event is triggered

### Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

|                 |                                                |
|-----------------|------------------------------------------------|
| <i>event</i>    | Event number that will trigger the interrupt   |
| <i>callback</i> | Function to invoke when the event is triggered |

### 26.9.19 static void SCTIMER\_SetupNextStateAction ( SCT\_Type \* *base*, uint32\_t *nextState*, uint32\_t *event* ) [inline], [static]

This transition will be triggered by the event number that is passed in by the user.

Parameters

|                  |                                                     |
|------------------|-----------------------------------------------------|
| <i>base</i>      | SCTimer peripheral base address                     |
| <i>nextState</i> | The next state SCTimer will transition to           |
| <i>event</i>     | Event number that will trigger the state transition |

### 26.9.20 static void SCTIMER\_SetupOutputSetAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* ) [inline], [static]

This output will be set when the event number that is passed in by the user is triggered.

Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | SCTimer peripheral base address                  |
| <i>whichIO</i> | The output to set                                |
| <i>event</i>   | Event number that will trigger the output change |

### 26.9.21 static void SCTIMER\_SetupOutputClearAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* ) [inline], [static]

This output will be cleared when the event number that is passed in by the user is triggered.

Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | SCTimer peripheral base address                  |
| <i>whichIO</i> | The output to clear                              |
| <i>event</i>   | Event number that will trigger the output change |

**26.9.22** void SCTIMER\_SetupOutputToggleAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* )

This change in the output level is triggered by the event number that is passed in by the user.

## Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | SCTimer peripheral base address                  |
| <i>whichIO</i> | The output to toggle                             |
| <i>event</i>   | Event number that will trigger the output change |

**26.9.23** `static void SCTIMER_SetupCounterLimitAction ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t event ) [inline], [static]`

The counter is limited when the event number that is passed in by the user is triggered.

## Parameters

|                     |                                                                                                                                      |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                      |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used. |
| <i>event</i>        | Event number that will trigger the counter to be limited                                                                             |

**26.9.24** `static void SCTIMER_SetupCounterStopAction ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t event ) [inline], [static]`

The counter is stopped when the event number that is passed in by the user is triggered.

## Parameters

|                     |                                                                                                                                      |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                      |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used. |
| <i>event</i>        | Event number that will trigger the counter to be stopped                                                                             |

**26.9.25** `static void SCTIMER_SetupCounterStartAction ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t event ) [inline], [static]`

The counter will re-start when the event number that is passed in by the user is triggered.

## Function Documentation

### Parameters

|                     |                                                                                                                                      |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                      |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used. |
| <i>event</i>        | Event number that will trigger the counter to re-start                                                                               |

**26.9.26 static void SCTIMER\_SetupCounterHaltAction ( SCT\_Type \* *base*, sctimer\_counter\_t *whichCounter*, uint32\_t *event* ) [inline], [static]**

The counter is disabled (halted) when the event number that is passed in by the user is triggered. When the counter is halted, all further events are disabled. The HALT condition can only be removed by calling the [SCTIMER\\_StartTimer\(\)](#) function.

### Parameters

|                     |                                                                                                                                      |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                      |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used. |
| <i>event</i>        | Event number that will trigger the counter to be halted                                                                              |

**26.9.27 static void SCTIMER\_SetupDmaTriggerAction ( SCT\_Type \* *base*, uint32\_t *dmaNumber*, uint32\_t *event* ) [inline], [static]**

DMA request will be triggered by the event number that is passed in by the user.

### Parameters

|                  |                                                |
|------------------|------------------------------------------------|
| <i>base</i>      | SCTimer peripheral base address                |
| <i>dmaNumber</i> | The DMA request to generate                    |
| <i>event</i>     | Event number that will trigger the DMA request |

**26.9.28 void SCTIMER\_EventHandleIRQ ( SCT\_Type \* *base* )**

### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | SCTimer peripheral base address. |
|-------------|----------------------------------|



## Chapter 27

### SPIFI: SPIFI flash interface driver

#### 27.1 Overview

##### Modules

- [SPIFI DMA Driver](#)
- [SPIFI Driver](#)

##### Data Structures

- struct [spifi\\_command\\_t](#)  
*SPIFI command structure. [More...](#)*
- struct [spifi\\_config\\_t](#)  
*SPIFI region configuration structure. [More...](#)*
- struct [spifi\\_transfer\\_t](#)  
*Transfer structure for SPIFI. [More...](#)*
- struct [spifi\\_dma\\_handle\\_t](#)  
*SPIFI DMA transfer handle, users should not touch the content of the handle. [More...](#)*

##### Typedefs

- typedef void(\* [spifi\\_dma\\_callback\\_t](#))(SPIFI\_Type \*base, spifi\_dma\_handle\_t \*handle, [status\\_t](#) status, void \*userData)  
*SPIFI DMA transfer callback function for finish and error.*

##### Enumerations

- enum [\\_status\\_t](#) {  
    [kStatus\\_SPIFI\\_Idle](#) = MAKE\_STATUS(kStatusGroup\_SPIFI, 0),  
    [kStatus\\_SPIFI\\_Busy](#) = MAKE\_STATUS(kStatusGroup\_SPIFI, 1),  
    [kStatus\\_SPIFI\\_Error](#) = MAKE\_STATUS(kStatusGroup\_SPIFI, 2) }  
*Status structure of SPIFI.*
- enum [spifi\\_interrupt\\_enable\\_t](#) { [kSPIFI\\_CommandFinishInterruptEnable](#) = SPIFI\_CTRL\_INTEN-  
    \_MASK }  
*SPIFI interrupt source.*
- enum [spifi\\_spi\\_mode\\_t](#) {  
    [kSPIFI\\_SPISckLow](#) = 0x0U,  
    [kSPIFI\\_SPISckHigh](#) = 0x1U }  
*SPIFI SPI mode select.*
- enum [spifi\\_dual\\_mode\\_t](#) {  
    [kSPIFI\\_QuadMode](#) = 0x0U,  
    [kSPIFI\\_DualMode](#) = 0x1U }  
*SPIFI dual mode select.*

## Overview

- enum `spifi_data_direction_t` {  
    `kSPIFI_DataInput` = 0x0U,  
    `kSPIFI_DataOutput` = 0x1U }  
    *SPIFI data direction.*
- enum `spifi_command_format_t` {  
    `kSPIFI_CommandAllSerial` = 0x0,  
    `kSPIFI_CommandDataQuad` = 0x1U,  
    `kSPIFI_CommandOpcodeSerial` = 0x2U,  
    `kSPIFI_CommandAllQuad` = 0x3U }  
    *SPIFI command opcode format.*
- enum `spifi_command_type_t` {  
    `kSPIFI_CommandOpcodeOnly` = 0x1U,  
    `kSPIFI_CommandOpcodeAddrOneByte` = 0x2U,  
    `kSPIFI_CommandOpcodeAddrTwoBytes` = 0x3U,  
    `kSPIFI_CommandOpcodeAddrThreeBytes` = 0x4U,  
    `kSPIFI_CommandOpcodeAddrFourBytes` = 0x5U,  
    `kSPIFI_CommandNoOpcodeAddrThreeBytes` = 0x6U,  
    `kSPIFI_CommandNoOpcodeAddrFourBytes` = 0x7U }  
    *SPIFI command type.*
- enum `_spifi_status_flags` {  
    `kSPIFI_MemoryCommandWriteFinished` = `SPIFI_STAT_MCINIT_MASK`,  
    `kSPIFI_CommandWriteFinished` = `SPIFI_STAT_CMD_MASK`,  
    `kSPIFI_InterruptRequest` = `SPIFI_STAT_INTRQ_MASK` }  
    *SPIFI status flags.*

## Functions

- static void `SPIFI_EnableDMA` (`SPIFI_Type *base`, bool enable)  
    *Enable or disable DMA request for SPIFI.*
- static uint32\_t `SPIFI_GetDataRegisterAddress` (`SPIFI_Type *base`)  
    *Gets the SPIFI data register address.*
- static void `SPIFI_WriteData` (`SPIFI_Type *base`, uint32\_t data)  
    *Write a word data in address of SPIFI.*
- static uint32\_t `SPIFI_ReadData` (`SPIFI_Type *base`)  
    *Read data from serial flash.*

## Driver version

- #define `FSL_SPIFI_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 0)`)  
    *SPIFI driver version 2.0.0.*

## Initialization and deinitialization

- void `SPIFI_Init` (`SPIFI_Type *base`, const `spifi_config_t *config`)  
    *Initializes the SPIFI with the user configuration structure.*
- void `SPIFI_GetDefaultConfig` (`spifi_config_t *config`)  
    *Get SPIFI default configure settings.*
- void `SPIFI_Deinit` (`SPIFI_Type *base`)  
    *Deinitializes the SPIFI regions.*

## Basic Control Operations

- void [SPIFI\\_SetCommand](#) (SPIFI\_Type \*base, [spifi\\_command\\_t](#) \*cmd)  
*Set SPIFI flash command.*
- static void [SPIFI\\_SetCommandAddress](#) (SPIFI\_Type \*base, uint32\_t addr)  
*Set SPIFI command address.*
- static void [SPIFI\\_SetIntermediateData](#) (SPIFI\_Type \*base, uint32\_t val)  
*Set SPIFI intermediate data.*
- static void [SPIFI\\_SetCacheLimit](#) (SPIFI\_Type \*base, uint32\_t val)  
*Set SPIFI Cache limit value.*
- static void [SPIFI\\_ResetCommand](#) (SPIFI\_Type \*base)  
*Reset the command field of SPIFI.*
- void [SPIFI\\_SetMemoryCommand](#) (SPIFI\_Type \*base, [spifi\\_command\\_t](#) \*cmd)  
*Set SPIFI flash AHB read command.*
- static void [SPIFI\\_EnableInterrupt](#) (SPIFI\_Type \*base, uint32\_t mask)  
*Enable SPIFI interrupt.*
- static void [SPIFI\\_DisableInterrupt](#) (SPIFI\_Type \*base, uint32\_t mask)  
*Disable SPIFI interrupt.*

## Status

- static uint32\_t [SPIFI\\_GetStatusFlag](#) (SPIFI\_Type \*base)  
*Get the status of all interrupt flags for SPIFI.*

## DMA Transactional

- void [SPIFI\\_TransferTxCreateHandleDMA](#) (SPIFI\_Type \*base, [spifi\\_dma\\_handle\\_t](#) \*handle, [spifi\\_dma\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*dmaHandle)  
*Initializes the SPIFI handle for send which is used in transactional functions and set the callback.*
- void [SPIFI\\_TransferRxCreateHandleDMA](#) (SPIFI\_Type \*base, [spifi\\_dma\\_handle\\_t](#) \*handle, [spifi\\_dma\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*dmaHandle)  
*Initializes the SPIFI handle for receive which is used in transactional functions and set the callback.*
- [status\\_t](#) [SPIFI\\_TransferSendDMA](#) (SPIFI\_Type \*base, [spifi\\_dma\\_handle\\_t](#) \*handle, [spifi\\_transfer\\_t](#) \*xfer)  
*Transfers SPIFI data using an DMA non-blocking method.*
- [status\\_t](#) [SPIFI\\_TransferReceiveDMA](#) (SPIFI\_Type \*base, [spifi\\_dma\\_handle\\_t](#) \*handle, [spifi\\_transfer\\_t](#) \*xfer)  
*Receives data using an DMA non-blocking method.*
- void [SPIFI\\_TransferAbortSendDMA](#) (SPIFI\_Type \*base, [spifi\\_dma\\_handle\\_t](#) \*handle)  
*Aborts the sent data using DMA.*
- void [SPIFI\\_TransferAbortReceiveDMA](#) (SPIFI\_Type \*base, [spifi\\_dma\\_handle\\_t](#) \*handle)  
*Aborts the receive data using DMA.*
- [status\\_t](#) [SPIFI\\_TransferGetSendCountDMA](#) (SPIFI\_Type \*base, [spifi\\_dma\\_handle\\_t](#) \*handle, [size\\_t](#) \*count)  
*Gets the transferred counts of send.*
- [status\\_t](#) [SPIFI\\_TransferGetReceiveCountDMA](#) (SPIFI\_Type \*base, [spifi\\_dma\\_handle\\_t](#) \*handle, [size\\_t](#) \*count)  
*Gets the status of the receive transfer.*

## 27.2 Data Structure Documentation

### 27.2.1 struct spifi\_command\_t

#### Data Fields

- uint16\_t [dataLen](#)  
*How many data bytes are needed in this command.*
- bool [isPollMode](#)  
*For command need to read data from serial flash.*
- [spifi\\_data\\_direction\\_t](#) [direction](#)  
*Data direction of this command.*
- uint8\_t [intermediateBytes](#)  
*How many intermediate bytes needed.*
- [spifi\\_command\\_format\\_t](#) [format](#)  
*Command format.*
- [spifi\\_command\\_type\\_t](#) [type](#)  
*Command type.*
- uint8\_t [opcode](#)  
*Command opcode value.*

#### 27.2.1.0.2.4 Field Documentation

##### 27.2.1.0.2.4.1 uint16\_t spifi\_command\_t::dataLen

##### 27.2.1.0.2.4.2 spifi\_data\_direction\_t spifi\_command\_t::direction

### 27.2.2 struct spifi\_config\_t

#### Data Fields

- uint16\_t [timeout](#)  
*SPI transfer timeout, the unit is SCK cycles.*
- uint8\_t [csHighTime](#)  
*CS high time cycles.*
- bool [disablePrefetch](#)  
*True means SPIFI will not attempt a speculative prefetch.*
- bool [disableCachePrefech](#)  
*Disable prefetch of cache line.*
- bool [isFeedbackClock](#)  
*Is data sample uses feedback clock.*
- [spifi\\_spi\\_mode\\_t](#) [spiMode](#)  
*SPIFI spi mode select.*
- bool [isReadFullClockCycle](#)  
*If enable read full clock cycle.*
- [spifi\\_dual\\_mode\\_t](#) [dualMode](#)  
*SPIFI dual mode, dual or quad.*

#### 27.2.2.0.2.5 Field Documentation

27.2.2.0.2.5.1 `bool spifi_config_t::disablePrefetch`

27.2.2.0.2.5.2 `bool spifi_config_t::isFeedbackClock`

27.2.2.0.2.5.3 `bool spifi_config_t::isReadFullClockCycle`

27.2.2.0.2.5.4 `spifi_dual_mode_t spifi_config_t::dualMode`

### 27.2.3 `struct spifi_transfer_t`

#### Data Fields

- `uint8_t * data`  
*Pointer to data to transmit.*
- `size_t dataSize`  
*Bytes to be transmit.*

### 27.2.4 `struct _spifi_dma_handle`

#### Data Fields

- `dma_handle_t * dmaHandle`  
*DMA handler for SPIFI send.*
- `size_t transferSize`  
*Bytes need to transfer.*
- `uint32_t state`  
*Internal state for SPIFI DMA transfer.*
- `spifi_dma_callback_t callback`  
*Callback for users while transfer finish or error occurred.*
- `void * userData`  
*User callback parameter.*

#### 27.2.4.0.2.6 Field Documentation

27.2.4.0.2.6.1 `size_t spifi_dma_handle_t::transferSize`

## 27.3 Macro Definition Documentation

27.3.1 `#define FSL_SPIFI_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`

## Enumeration Type Documentation

### 27.4 Enumeration Type Documentation

#### 27.4.1 enum \_status\_t

Enumerator

- kStatus\_SPIFI\_Idle* SPIFI is in idle state.
- kStatus\_SPIFI\_Busy* SPIFI is busy.
- kStatus\_SPIFI\_Error* Error occurred during SPIFI transfer.

#### 27.4.2 enum spifi\_interrupt\_enable\_t

Enumerator

- kSPIFI\_CommandFinishInterruptEnable* Interrupt while command finished.

#### 27.4.3 enum spifi\_spi\_mode\_t

Enumerator

- kSPIFI\_SPISckLow* SCK low after last bit of command, keeps low while CS high.
- kSPIFI\_SPISckHigh* SCK high after last bit of command and while CS high.

#### 27.4.4 enum spifi\_dual\_mode\_t

Enumerator

- kSPIFI\_QuadMode* SPIFI uses IO3:0.
- kSPIFI\_DualMode* SPIFI uses IO1:0.

#### 27.4.5 enum spifi\_data\_direction\_t

Enumerator

- kSPIFI\_DataInput* Data input from serial flash.
- kSPIFI\_DataOutput* Data output to serial flash.

### 27.4.6 enum spifi\_command\_format\_t

Enumerator

*kSPIFI\_CommandAllSerial* All fields of command are serial.

*kSPIFI\_CommandDataQuad* Only data field is dual/quad, others are serial.

*kSPIFI\_CommandOpcodeSerial* Only opcode field is serial, others are quad/dual.

*kSPIFI\_CommandAllQuad* All fields of command are dual/quad mode.

### 27.4.7 enum spifi\_command\_type\_t

Enumerator

*kSPIFI\_CommandOpcodeOnly* Command only have opcode, no address field.

*kSPIFI\_CommandOpcodeAddrOneByte* Command have opcode and also one byte address field.

*kSPIFI\_CommandOpcodeAddrTwoBytes* Command have opcode and also two bytes address field.

*kSPIFI\_CommandOpcodeAddrThreeBytes* Command have opcode and also three bytes address field.

*kSPIFI\_CommandOpcodeAddrFourBytes* Command have opcode and also four bytes address field.

*kSPIFI\_CommandNoOpcodeAddrThreeBytes* Command have no opcode and three bytes address field.

*kSPIFI\_CommandNoOpcodeAddrFourBytes* Command have no opcode and four bytes address field.

### 27.4.8 enum \_spifi\_status\_flags

Enumerator

*kSPIFI\_MemoryCommandWriteFinished* Memory command write finished.

*kSPIFI\_CommandWriteFinished* Command write finished.

*kSPIFI\_InterruptRequest* CMD flag from 1 to 0, means command execute finished.

## 27.5 Function Documentation

### 27.5.1 void SPIFI\_Init ( SPIFI\_Type \* *base*, const spifi\_config\_t \* *config* )

This function configures the SPIFI module with the user-defined configuration.

## Function Documentation

### Parameters

|               |                                             |
|---------------|---------------------------------------------|
| <i>base</i>   | SPIFI peripheral base address.              |
| <i>config</i> | The pointer to the configuration structure. |

### 27.5.2 void SPIFI\_GetDefaultConfig ( spifi\_config\_t \* *config* )

### Parameters

|               |                                 |
|---------------|---------------------------------|
| <i>config</i> | SPIFI config structure pointer. |
|---------------|---------------------------------|

### 27.5.3 void SPIFI\_Deinit ( SPIFI\_Type \* *base* )

### Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | SPIFI peripheral base address. |
|-------------|--------------------------------|

### 27.5.4 void SPIFI\_SetCommand ( SPIFI\_Type \* *base*, spifi\_command\_t \* *cmd* )

### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | SPIFI peripheral base address.   |
| <i>cmd</i>  | SPIFI command structure pointer. |

### 27.5.5 static void SPIFI\_SetCommandAddress ( SPIFI\_Type \* *base*, uint32\_t *addr* ) [inline], [static]

### Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | SPIFI peripheral base address. |
| <i>addr</i> | Address value for the command. |

### 27.5.6 static void SPIFI\_SetIntermediateData ( SPIFI\_Type \* *base*, uint32\_t *val* ) [inline], [static]

Before writing a command which needs specific intermediate value, users shall call this function to write it. The main use of this function for current serial flash is to select no-opcode mode and cancelling this mode. As dummy cycle do not care about the value, no need to call this function.

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | SPIFI peripheral base address. |
| <i>val</i>  | Intermediate data.             |

### 27.5.7 static void SPIFI\_SetCacheLimit ( SPIFI\_Type \* *base*, uint32\_t *val* ) [inline], [static]

SPIFI includes caching of previously-accessed data to improve performance. Software can write an address to this function, to prevent such caching at and above the address.

Parameters

|             |                                             |
|-------------|---------------------------------------------|
| <i>base</i> | SPIFI peripheral base address.              |
| <i>val</i>  | Zero-based upper limit of cacheable memory. |

### 27.5.8 static void SPIFI\_ResetCommand ( SPIFI\_Type \* *base* ) [inline], [static]

This function is used to abort the current command or memory mode.

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | SPIFI peripheral base address. |
|-------------|--------------------------------|

### 27.5.9 void SPIFI\_SetMemoryCommand ( SPIFI\_Type \* *base*, spifi\_command\_t \* *cmd* )

Call this function means SPIFI enters to memory mode, while users need to use command, a SPIFI\_Reset-Command shall be called.

## Function Documentation

### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | SPIFI peripheral base address.   |
| <i>cmd</i>  | SPIFI command structure pointer. |

### 27.5.10 static void SPIFI\_EnableInterrupt ( SPIFI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

The interrupt is triggered only in command mode, and it means the command now is finished.

### Parameters

|             |                                                                                                      |
|-------------|------------------------------------------------------------------------------------------------------|
| <i>base</i> | SPIFI peripheral base address.                                                                       |
| <i>mask</i> | SPIFI interrupt enable mask. It is a logic OR of members the enumeration :: spifi_interrupt_enable_t |

### 27.5.11 static void SPIFI\_DisableInterrupt ( SPIFI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

The interrupt is triggered only in command mode, and it means the command now is finished.

### Parameters

|             |                                                                                                      |
|-------------|------------------------------------------------------------------------------------------------------|
| <i>base</i> | SPIFI peripheral base address.                                                                       |
| <i>mask</i> | SPIFI interrupt enable mask. It is a logic OR of members the enumeration :: spifi_interrupt_enable_t |

### 27.5.12 static uint32\_t SPIFI\_GetStatusFlag ( SPIFI\_Type \* *base* ) [inline], [static]

### Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | SPIFI peripheral base address. |
|-------------|--------------------------------|

### Returns

SPIFI flag status

**27.5.13** `static void SPIFI_EnableDMA ( SPIFI_Type * base, bool enable )`  
`[inline], [static]`

## Function Documentation

### Parameters

|               |                                                    |
|---------------|----------------------------------------------------|
| <i>base</i>   | SPIFI peripheral base address.                     |
| <i>enable</i> | True means enable DMA and false means disable DMA. |

### 27.5.14 static uint32\_t SPIFI\_GetDataRegisterAddress ( SPIFI\_Type \* *base* ) [inline], [static]

This API is used to provide a transfer address for the SPIFI DMA transfer configuration.

### Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | SPIFI base pointer |
|-------------|--------------------|

### Returns

data register address

### 27.5.15 static void SPIFI\_WriteData ( SPIFI\_Type \* *base*, uint32\_t *data* ) [inline], [static]

Users can write a page or at least a word data into SPIFI address.

### Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | SPIFI peripheral base address. |
| <i>data</i> | Data need be write.            |

### 27.5.16 static uint32\_t SPIFI\_ReadData ( SPIFI\_Type \* *base* ) [inline], [static]

Users should notice before call this function, the data length field in command register shall larger than 4, otherwise a hardfault will happen.

### Parameters

---

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | SPIFI peripheral base address. |
|-------------|--------------------------------|

Returns

Data input from flash.

**27.5.17 void SPIFI\_TransferTxCreateHandleDMA ( SPIFI\_Type \* *base*,  
spifi\_dma\_handle\_t \* *handle*, spifi\_dma\_callback\_t *callback*, void \*  
*userData*, dma\_handle\_t \* *dmaHandle* )**

Parameters

|                    |                                            |
|--------------------|--------------------------------------------|
| <i>base</i>        | SPIFI peripheral base address              |
| <i>handle</i>      | Pointer to spifi_dma_handle_t structure    |
| <i>callback</i>    | SPIFI callback, NULL means no callback.    |
| <i>userData</i>    | User callback function data.               |
| <i>rxDmaHandle</i> | User requested DMA handle for DMA transfer |

**27.5.18 void SPIFI\_TransferRxCreateHandleDMA ( SPIFI\_Type \* *base*,  
spifi\_dma\_handle\_t \* *handle*, spifi\_dma\_callback\_t *callback*, void \*  
*userData*, dma\_handle\_t \* *dmaHandle* )**

Parameters

|                    |                                            |
|--------------------|--------------------------------------------|
| <i>base</i>        | SPIFI peripheral base address              |
| <i>handle</i>      | Pointer to spifi_dma_handle_t structure    |
| <i>callback</i>    | SPIFI callback, NULL means no callback.    |
| <i>userData</i>    | User callback function data.               |
| <i>rxDmaHandle</i> | User requested DMA handle for DMA transfer |

**27.5.19 status\_t SPIFI\_TransferSendDMA ( SPIFI\_Type \* *base*, spifi\_dma\_handle\_t  
\* *handle*, spifi\_transfer\_t \* *xfer* )**

This function writes data to the SPIFI transmit FIFO. This function is non-blocking.

## Function Documentation

### Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>base</i>   | Pointer to QuadSPI Type.                |
| <i>handle</i> | Pointer to spifi_dma_handle_t structure |
| <i>xfer</i>   | SPIFI transfer structure.               |

### 27.5.20 status\_t SPIFI\_TransferReceiveDMA ( SPIFI\_Type \* *base*, spifi\_dma\_handle\_t \* *handle*, spifi\_transfer\_t \* *xfer* )

This function receive data from the SPIFI receive buffer/FIFO. This function is non-blocking.

### Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>base</i>   | Pointer to QuadSPI Type.                |
| <i>handle</i> | Pointer to spifi_dma_handle_t structure |
| <i>xfer</i>   | SPIFI transfer structure.               |

### 27.5.21 void SPIFI\_TransferAbortSendDMA ( SPIFI\_Type \* *base*, spifi\_dma\_handle\_t \* *handle* )

This function aborts the sent data using DMA.

### Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>base</i>   | SPIFI peripheral base address.          |
| <i>handle</i> | Pointer to spifi_dma_handle_t structure |

### 27.5.22 void SPIFI\_TransferAbortReceiveDMA ( SPIFI\_Type \* *base*, spifi\_dma\_handle\_t \* *handle* )

This function abort receive data which using DMA.

### Parameters

---

|               |                                         |
|---------------|-----------------------------------------|
| <i>base</i>   | SPIFI peripheral base address.          |
| <i>handle</i> | Pointer to spifi_dma_handle_t structure |

### 27.5.23 **status\_t SPIFI\_TransferGetSendCountDMA ( SPIFI\_Type \* *base*, spifi\_dma\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

|               |                                          |
|---------------|------------------------------------------|
| <i>base</i>   | Pointer to QuadSPI Type.                 |
| <i>handle</i> | Pointer to spifi_dma_handle_t structure. |
| <i>count</i>  | Bytes sent.                              |

Return values

|                                     |                                                                |
|-------------------------------------|----------------------------------------------------------------|
| <i>kStatus_Success</i>              | Succeed get the transfer count.                                |
| <i>kStatus_NoTransferInProgress</i> | There is not a non-blocking transaction currently in progress. |

### 27.5.24 **status\_t SPIFI\_TransferGetReceiveCountDMA ( SPIFI\_Type \* *base*, spifi\_dma\_handle\_t \* *handle*, size\_t \* *count* )**

Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>base</i>   | Pointer to QuadSPI Type.                |
| <i>handle</i> | Pointer to spifi_dma_handle_t structure |
| <i>count</i>  | Bytes received.                         |

Return values

|                                     |                                                                |
|-------------------------------------|----------------------------------------------------------------|
| <i>kStatus_Success</i>              | Succeed get the transfer count.                                |
| <i>kStatus_NoTransferInProgress</i> | There is not a non-blocking transaction currently in progress. |

### 27.6 SPIFI Driver

SPIFI driver includes functional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for SPIFI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPIFI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SPIFI functional operation groups provide the functional API set.

#### 27.6.1 Typical use case

##### 27.6.1.1 SPIFI transfer using an polling method

```
#define PAGE_SIZE (256)
#define SECTOR_SIZE (4096)
/* Initialize SPIFI */
SPIFI_GetDefaultConfig(&config);
SPIFI_Init(EXAMPLE_SPIFI, &config, sourceClockFreq);

/* Set the buffer */
for (i = 0; i < PAGE_SIZE; i++)
{
 g_buffer[i] = i;
}

/* Write enable */
SPIFI_SetCommand(EXAMPLE_SPIFI, &command[WRITE_ENABLE]);
/* Set address */
SPIFI_SetCommandAddress(EXAMPLE_SPIFI, FSL_FEATURE_SPIFI_START_ADDRESS);
/* Erase sector */
SPIFI_SetCommand(EXAMPLE_SPIFI, &command[ERASE_SECTOR]);
/* Check if finished */
check_if_finish();

/* Program page */
while (page < (SECTOR_SIZE/PAGE_SIZE))
{
 SPIFI_SetCommand(EXAMPLE_SPIFI, &command[WRITE_ENABLE]);
 SPIFI_SetCommandAddress(EXAMPLE_SPIFI, FSL_FEATURE_SPIFI_START_ADDRESS + page *
 PAGE_SIZE);
 SPIFI_SetCommand(EXAMPLE_SPIFI, &command[PROGRAM_PAGE]);
 for (i = 0; i < PAGE_SIZE; i += 4)
 {
 for (j = 0; j < 4; j++)
 {
 data |= ((uint32_t)(g_buffer[i + j])) << (j * 8);
 }
 SPIFI_WriteData(EXAMPLE_SPIFI, data);
 data = 0;
 }
 page++;
 check_if_finish();
}
```

## 27.7 SPIFI DMA Driver

This chapter describes the programming interface of the SPIFI DMA driver. SPIFI DMA driver includes transactional APIs.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the `spifi_handle_t` as the first parameter. Initialize the handle by calling the `SPIFI_TransferCreateHandleDMA()` API.

### 27.7.1 Typical use case

#### 27.7.1.1 SPIFI Send/receive using a DMA method

```
/* Initialize SPIFI */
#define PAGE_SIZE (256)
#define SECTOR_SIZE (4096)
SPIFI_GetDefaultConfig(&config);
SPIFI_Init(EXAMPLE_SPIFI, &config, sourceClockFreq);
SPIFI_TransferRxCreateHandleDMA(EXAMPLE_SPIFI, &handle, callback, NULL, &
 s_DmaHandle);

/* Set the buffer */
for (i = 0; i < PAGE_SIZE; i++)
{
 g_buffer[i] = i;
}

/* Write enable */
SPIFI_SetCommand(EXAMPLE_SPIFI, &command[WRITE_ENABLE]);
/* Set address */
SPIFI_SetCommandAddress(EXAMPLE_SPIFI, FSL_FEATURE_SPIFI_START_ADDRESS);
/* Erase sector */
SPIFI_SetCommand(EXAMPLE_SPIFI, &command[ERASE_SECTOR]);

/* Check if finished */
check_if_finish();

/* Program page */
while (page < (SECTOR_SIZE/PAGE_SIZE))
{
 SPIFI_SetCommand(EXAMPLE_SPIFI, &command[WRITE_ENABLE]);
 SPIFI_SetCommandAddress(EXAMPLE_SPIFI, FSL_FEATURE_SPIFI_START_ADDRESS + page *
 PAGE_SIZE);
 SPIFI_SetCommand(EXAMPLE_SPIFI, &command[PROGRAM_PAGE]);
 xfer.data = g_buffer;
 xfer.dataSize = PAGE_SIZE;
 SPIFI_TransferSendDMA(EXAMPLE_SPIFI, &handle, &xfer);
 while (!finished)
 {}
 finished = false;
 page++;
 check_if_finish();
}
```



## Chapter 28

# SYSCON: System Configuration

### 28.1 Overview

The MCUXpresso SDK provides a peripheral driver for the System Configuration (SYSCON) module of MCUXpresso SDK devices.

#### Modules

- [Clock driver](#)

#### Files

- file [fsl\\_syscon.h](#)

#### Functions

- `__STATIC_INLINE void SYSCON\_SetLoadCap (SYSCON_Type *base, uint8_t xtalType, uint8_t loadCap)`  
*Sets load cap for on bard crystal.*

#### Driver version

- `#define LPC\_SYSCON\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))`  
*SYSCON driver version 2.0.0.*

### 28.2 Macro Definition Documentation

#### 28.2.1 `#define LPC_SYSCON_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`

### 28.3 Function Documentation

#### 28.3.1 `__STATIC_INLINE void SYSCON_SetLoadCap ( SYSCON_Type * base, uint8_t xtalType, uint8_t loadCap )`

Parameters

---

## Function Documentation

|                 |                                           |
|-----------------|-------------------------------------------|
| <i>base</i>     | The base of SYSCON peripheral on the chip |
| <i>xtalType</i> | XTAL type (1 : 16/32MHz, 0: 32KHz)        |
| <i>loadCap</i>  | load cap value                            |

Returns

Nothing

## 28.4 Clock driver

### 28.4.1 Overview

The MCUXpresso SDK provides a peripheral clock driver for the SYSCON module of MCUXpresso SDK devices.

### 28.4.2 Function description

Clock driver provides these functions:

- Functions to initialize the Core clock to given frequency
- Functions to configure the clock selection muxes.
- Functions to setup peripheral clock dividers
- Functions to get the frequency of the selected clock
- Functions to set PLL frequency

#### 28.4.2.1 SYSCON Clock frequency functions

SYSCON clock module provides clocks, such as MCLKCLK, ADCCLK, DMICCLK, MCGFLLCLK, FXCOMCLK, WDTOSC, RTCOSC, and USBCLK. The functions [CLOCK\\_EnableClock\(\)](#) and [CLOCK\\_DisableClock\(\)](#) enables and disables the various clocks. The SYSCON clock driver provides functions to receive the frequency of these clocks, such as [CLOCK\\_GetFreq\(\)](#).

#### 28.4.2.2 SYSCON clock Selection Muxes

The SYSCON clock driver provides the function to configure the clock selected. The function [CLOCK\\_AttachClk\(\)](#) is implemented for this. The function selects the clock source for a particular peripheral like MAINCLK, DMIC, FLEXCOMM, USB, ADC, and PLL.

#### 28.4.2.3 SYSCON clock dividers

The SYSCON clock module provides the function to setup the peripheral clock dividers. The function [CLOCK\\_SetClkDiv\(\)](#) configures the CLKDIV registers for various peripherals like USB, DMIC, SYSTICK, AHB, and also for CLKOUT functions.

### 28.4.3 Typical use case

```
/* when CLK_XTAL_SEL is set to 1(means 32M xtal is used), XTAL_DIV is valid
```

## Clock driver

### Files

- file [fsl\\_clock.h](#)

### Macros

- #define [FSL\\_SDK\\_DISABLE\\_DRIVER\\_CLOCK\\_CONTROL](#) 0  
*Configure whether driver controls clock.*
- #define [LPUART\\_CLOCKS](#)  
*Clock ip name array for LPUART.*
- #define [BI2C\\_CLOCKS](#)  
*Clock ip name array for BI2C.*
- #define [FLEXCOMM\\_CLOCKS](#)  
*Clock ip name array for FLEXCOMM.*
- #define [CRC\\_CLOCKS](#)  
*Clock ip name array for CRC.*
- #define [CTIMER\\_CLOCKS](#)  
*Clock ip name array for CTIMER.*
- #define [SCT\\_CLOCKS](#)  
*Clock ip name array for SCTimer.*
- #define [GPIO\\_CLOCKS](#)  
*Clock ip name array for GPIO.*
- #define [CAL\\_CLOCKS](#)  
*Clock ip name array for Calibration.*
- #define [USB\\_D\\_CLOCKS](#)  
*Clock ip name array for USB\_D.*
- #define [WDT\\_CLOCKS](#)  
*Clock ip name array for WDT.*
- #define [BIV\\_CLOCKS](#)  
*Clock ip name array for BIV(including RTC and SYSCON clock).*
- #define [ADC\\_CLOCKS](#)  
*Clock ip name array for ADC.*
- #define [DAC\\_CLOCKS](#)  
*Clock ip name array for DAC.*
- #define [CS\\_CLOCKS](#)  
*Clock ip name array for CS.*
- #define [FSP\\_CLOCKS](#)  
*Clock ip name array for FSP.*
- #define [DMA\\_CLOCKS](#)  
*Clock ip name array for DMA.*
- #define [QDEC\\_CLOCKS](#)  
*Clock ip name array for QDEC.*
- #define [DP\\_CLOCKS](#)  
*Clock ip name array for DP.*
- #define [SPIFI\\_CLOCKS](#)  
*Clock ip name array for SPIFI.*
- #define [BLE\\_CLOCKS](#)  
*Clock ip name array for BLE.*
- #define [PROP\\_CLOCKS](#)  
*Clock ip name array for PROP.*

- #define `MUX_A(m, choice)` (((m) << 0) | ((choice + 1) << 8))  
*Clock Mux Switches.*

## Enumerations

- enum `clock_ip_name_t`  
*Clock gate name used for `CLOCK_EnableClock/CLOCK_DisableClock`.*
- enum `clock_name_t` {  
    `kCLOCK_CoreSysClk`,  
    `kCLOCK_BusClk`,  
    `kCLOCK_ApbClk`,  
    `kCLOCK_WdtClk`,  
    `kCLOCK_FroHf`,  
    `kCLOCK_Xin`,  
    `kCLOCK_32KClk` }  
*Clock name used to get clock frequency.*
- enum `clock_attach_id_t` {  
    `kXTAL32K_to_32K_CLK` = `MUX_A(CM_32KCLKSEL, 0)`,  
    `kRCO32K_to_32K_CLK` = `MUX_A(CM_32KCLKSEL, 1)`,  
    `kOSC32M_to_SYS_CLK` = `MUX_A(CM_SYSCLKSEL, 0)`,  
    `kXTAL_to_SYS_CLK` = `MUX_A(CM_SYSCLKSEL, 1)`,  
    `k32K_to_SYS_CLK` = `MUX_A(CM_SYSCLKSEL, 2)`,  
    `k32K_to_WDT_CLK` = `MUX_A(CM_WDTCLKSEL, 0)`,  
    `kAPB_to_WDT_CLK` = `MUX_A(CM_WDTCLKSEL, 1)`,  
    `k8M_to_BLE_CLK` = `MUX_A(CM_BLECLKSEL, 0)`,  
    `k16M_to_BLE_CLK` = `MUX_A(CM_BLECLKSEL, 1)`,  
    `k16M_to_XTAL_CLK` = `MUX_A(CM_XTALCLKSEL, 0)`,  
    `k32M_to_XTAL_CLK` = `MUX_A(CM_XTALCLKSEL, 1)` }  
    enum `clock_usb_src_t` { `kCLOCK_UsbSrcFro` }  
*USB clock source definition.*
- enum `clock_clkout_src_t` {  
    `kCLOCK_Clkout_32K` = `SYSCON_CLK_CTRL_CLK_32K_OE_MASK`,  
    `kCLOCK_Clkout_XTAL` = `SYSCON_CLK_CTRL_CLK_XTAL_OE_MASK` }

## Functions

- void `CLOCK_EnableClock` (`clock_ip_name_t` clk)  
*Enable the specified peripheral clock.*
- void `CLOCK_DisableClock` (`clock_ip_name_t` clk)  
*Disable the specified peripheral clock.*
- void `CLOCK_AttachClk` (`clock_attach_id_t` connection)  
*Configure the clock selection muxes.*
- void `CLOCK_SetClkDiv` (`clock_div_name_t` div\_name, `uint32_t` divided\_by\_value)  
*Setup peripheral clock dividers.*
- `uint32_t` `CLOCK_GetFreq` (`clock_name_t` clk)  
*Get frequency of selected clock.*

## Clock driver

- static void [CLOCK\\_DisableUsbfs0Clock](#) (void)  
*Disable USB FS clock.*
- void [CLOCK\\_EnableClkoutSource](#) (uint32\_t mask, bool enable)  
*Enable/Disable clock out source.*
- void [CLOCK\\_EnableClkoutPin](#) (uint32\_t mask, bool enable)  
*Enable/Disable clock out pin.*
- uint32\_t [CLOCK\\_GetFRGInputClock](#) (void)  
*Return Input frequency for the Fractional baud rate generator.*
- uint32\_t [CLOCK\\_SetFRGClock](#) (clock\_div\_name\_t div\_name, uint32\_t freq)  
*Set output of the Fractional baud rate generator.*

## 28.4.4 Macro Definition Documentation

### 28.4.4.1 #define FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL 0

When set to 0, peripheral drivers will enable clock in initialize function and disable clock in de-initialize function. When set to 1, peripheral driver will not control the clock, application could control the clock out of the driver.

Note

All drivers share this feature switcher. If it is set to 1, application should handle clock enable and disable for all drivers.

### 28.4.4.2 #define LPUART\_CLOCKS

Value:

```
{
 kCLOCK_Flexcomm0, kCLOCK_Flexcomm1 \
}
```

### 28.4.4.3 #define BI2C\_CLOCKS

Value:

```
{
 kCLOCK_Flexcomm1, kCLOCK_Flexcomm2 \
}
```

### 28.4.4.4 #define FLEXCOMM\_CLOCKS

Value:

```
{
 kCLOCK_Flexcomm0, kCLOCK_Flexcomm1, kCLOCK_Flexcomm2, kCLOCK_Flexcomm3 \
}
```

#### 28.4.4.5 #define CRC\_CLOCKS

**Value:**

```
{
 \kCLOCK_Crc \
}
```

#### 28.4.4.6 #define CTIMER\_CLOCKS

**Value:**

```
{
 \kCLOCK_Ctimer0, kCLOCK_Ctimer1, kCLOCK_Ctimer2, kCLOCK_Ctimer3 \
}
```

#### 28.4.4.7 #define SCT\_CLOCKS

**Value:**

```
{
 \kCLOCK_Sct0 \
}
```

#### 28.4.4.8 #define GPIO\_CLOCKS

**Value:**

```
{
 \kCLOCK_Gpio \
}
```

#### 28.4.4.9 #define CAL\_CLOCKS

**Value:**

```
{
 \kCLOCK_Cal \
}
```

## Clock driver

### 28.4.4.10 #define USBD\_CLOCKS

Value:

```
{
 \kCLOCK_Usbd0 \
}
```

### 28.4.4.11 #define WDT\_CLOCKS

Value:

```
{
 \kCLOCK_Wdt \
}
```

### 28.4.4.12 #define BIV\_CLOCKS

Value:

```
{
 \kCLOCK_Biv \
}
```

Enabled as default

### 28.4.4.13 #define ADC\_CLOCKS

Value:

```
{
 \kCLOCK_Adc \
}
```

### 28.4.4.14 #define DAC\_CLOCKS

Value:

```
{
 \kCLOCK_Dac \
}
```

#### 28.4.4.15 #define CS\_CLOCKS

**Value:**

```
{
 \kCLOCK_Cs \
}
```

#### 28.4.4.16 #define FSP\_CLOCKS

**Value:**

```
{
 \kCLOCK_Fsp \
}
```

#### 28.4.4.17 #define DMA\_CLOCKS

**Value:**

```
{
 \kCLOCK_Dma \
}
```

#### 28.4.4.18 #define QDEC\_CLOCKS

**Value:**

```
{
 \kCLOCK_Qdec0, kCLOCK_Qdec1 \
}
```

#### 28.4.4.19 #define DP\_CLOCKS

**Value:**

```
{
 \kCLOCK_Dp \
}
```

## Clock driver

### 28.4.4.20 #define SPIFI\_CLOCKS

Value:

```
{
 \kCLOCK_Spifi \
}
```

### 28.4.4.21 #define BLE\_CLOCKS

Value:

```
{
 \kCLOCK_Ble \
}
```

### 28.4.4.22 #define PROP\_CLOCKS

Value:

```
{
 \kCLOCK_Prop \
}
```

### 28.4.4.23 #define MUX\_A( m, choice ) (((m) << 0) | ((choice + 1) << 8))

[4 bits for choice] [8 bits mux ID]

## 28.4.5 Enumeration Type Documentation

### 28.4.5.1 enum clock\_ip\_name\_t

Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock.

### 28.4.5.2 enum clock\_name\_t

Enumerator

***kCLOCK\_CoreSysClk*** Core/system clock (aka MAIN\_CLK)

***kCLOCK\_BusClk*** Bus clock (AHB clock)

***kCLOCK\_ApbClk*** Apb clock.

***kCLOCK\_WdtClk*** Wdt clock.

***kCLOCK\_FroHf*** FRO.

***kCLOCK\_Xin*** 16/32 MHz XIN

***kCLOCK\_32KClk*** 32K clock

### 28.4.5.3 enum clock\_attach\_id\_t

Enumerator

*kXTAL32K\_to\_32K\_CLK* XTAL 32K clock.  
*kRCO32K\_to\_32K\_CLK* RCO 32KHz clock.  
*kOSC32M\_to\_SYS\_CLK* OSC 32MHz clock.  
*kXTAL\_to\_SYS\_CLK* XTAL 16MHz/32MHz clock.  
*k32K\_to\_SYS\_CLK* 32KHz clock  
*k32K\_to\_WDT\_CLK* 32KHz clock  
*kAPB\_to\_WDT\_CLK* APB clock.  
*k8M\_to\_BLE\_CLK* 8M CLOCK  
*k16M\_to\_BLE\_CLK* 16M CLOCK  
*k16M\_to\_XTAL\_CLK* 16M XTAL  
*k32M\_to\_XTAL\_CLK* 32M XTAL

### 28.4.5.4 enum clock\_usb\_src\_t

Enumerator

*kCLOCK\_UsbSrcFro* Fake USB src clock, temporary fix until USB clock control is done properly.

### 28.4.5.5 enum clock\_clkout\_src\_t

Enumerator

*kCLOCK\_Clkout\_32K* 32KHz clock out  
*kCLOCK\_Clkout\_XTAL* XTAL clock out.

## 28.4.6 Function Documentation

### 28.4.6.1 void CLOCK\_AttachClk ( clock\_attach\_id\_t *connection* )

Parameters

|                      |                         |
|----------------------|-------------------------|
| <i>connection</i> ,: | Clock to be configured. |
|----------------------|-------------------------|

### 28.4.6.2 void CLOCK\_SetClkDiv ( clock\_div\_name\_t *div\_name*, uint32\_t *divided\_by\_value* )

## Clock driver

### Parameters

|                           |                     |
|---------------------------|---------------------|
| <i>div_name,:</i>         | Clock divider name  |
| <i>divided_by_value,:</i> | Value to be divided |

### 28.4.6.3 uint32\_t CLOCK\_GetFreq ( clock\_name\_t *clk* )

#### Returns

Frequency of selected clock

### 28.4.6.4 static void CLOCK\_DisableUsbfs0Clock ( void ) [inline], [static]

Disable USB FS clock.

### 28.4.6.5 void CLOCK\_EnableClkoutSource ( uint32\_t *mask*, bool *enable* )

#### Parameters

|               |                                                            |
|---------------|------------------------------------------------------------|
| <i>mask</i>   | Mask value for the clock source, See "clock_clkout_src_t". |
| <i>enable</i> | Enable/Disable the clock out source.                       |

### 28.4.6.6 void CLOCK\_EnableClkoutPin ( uint32\_t *mask*, bool *enable* )

#### Parameters

|               |                                                            |
|---------------|------------------------------------------------------------|
| <i>mask</i>   | Mask value for the clock source, See "clock_clkout_pin_t". |
| <i>enable</i> | Enable/Disable the clock out pin.                          |

### 28.4.6.7 uint32\_t CLOCK\_GetFRGInputClock ( void )

#### Returns

Input Frequency for FRG

### 28.4.6.8 uint32\_t CLOCK\_SetFRGClock ( clock\_div\_name\_t *div\_name*, uint32\_t *freq* )

## Parameters

|                   |                                                       |
|-------------------|-------------------------------------------------------|
| <i>div_name,:</i> | Clock divider name: kCLOCK_DivFrg0 and kCLOCK_DivFrg1 |
| <i>freq,:</i>     | Desired output frequency                              |

## Returns

Error Code 0 - fail 1 - success



## Chapter 29

# WDT: Watchdog Timer

### 29.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog Timer (WDT) module of MCU-Xpresso SDK devices.

### 29.2 Typical use case

Example use of WDT API.

```
void WDT_IRQHandler(void)
{
 wdt_int_flag = 1;

 if (wdt_int_cnt < 5)
 {
 WDT_ClearStatusFlags(DEMO_WDT_BASE);
 wdt_int_cnt++;
 }
 else
 {
 /* Wait for watchdog reset */
 while (1)
 {
 }
 }
}

int main(void)
{
 wdt_config_t config;

 BOARD_InitHardware();
 CLOCK_AttachClk(k32K_to_WDT_CLK);
 PRINTF("\r\nWatchdog example.\r\n");

 /* Check Reset source(First time device power on Watch dog reset source will be set) */
 if (kRESET_SrcWatchDog == RESET_GetResetSource())
 {
 PRINTF("Watchdog reset occurred\r\n");
 }
 /* Clear reset source */
 RESET_ClearResetSource();

 config.enableWdtReset = true;
 config.loadValue = WDT_CYCLE_NUM;

 WDT_Init(DEMO_WDT_BASE, &config);
 NVIC_EnableIRQ(WDT_IRQn);

 while (1)
 {
 if (wdt_int_cnt < 5)
 {
 PRINTF("Wait for watchdog interrupt\r\n");
 }
 }
}
```

## Typical use case

```
else
{
 PRINTF(
 "When next watchdog interrupt occurs and the program will stay in the watchdog interrupt "
 "handler.\r\n");
 PRINTF("WDT will trigger watchdog reset after load_value(3s) * 2\r\n");
}

while (wdt_int_flag == 0)
{
}
wdt_int_flag = 0;

PRINTF("Watchdog interrupt occurred and interrupt is cleared in the watchdog interrupt handler\r\n"
);
}
```

## Files

- file [fsl\\_wdt.h](#)

## Data Structures

- struct [wdt\\_config\\_t](#)  
*Describes WDT configuration structure. [More...](#)*

## Functions

- void [WDT\\_Init](#) (WDT\_Type \*base, const [wdt\\_config\\_t](#) \*config)  
*Initializes the WDT with configuration.*
- void [WDT\\_Deinit](#) (WDT\_Type \*base)  
*Disable the WDT peripheral.*
- static void [WDT\\_Unlock](#) (WDT\_Type \*base)  
*Unlock WDT access.*
- static void [WDT\\_Lock](#) (WDT\_Type \*base)  
*Lock WDT access.*
- static void [WDT\\_ClearStatusFlags](#) (WDT\_Type \*base)  
*Clears status flags.*
- void [WDT\\_GetDefaultConfig](#) ([wdt\\_config\\_t](#) \*config)  
*Initializes WDT configure sturcture.*
- static void [WDT\\_Refresh](#) (WDT\_Type \*base, uint32\_t cycle)  
*Refresh WDT counter.*

## Driver version

- #define [FSL\\_WDT\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 0))  
*WDT driver version.*

## 29.3 Data Structure Documentation

### 29.3.1 struct wdt\_config\_t

#### Data Fields

- bool [enableWdtReset](#)  
*true: Watchdog timeout will cause a chip reset false: Watchdog timeout will not cause a chip reset*
- uint32\_t [loadValue](#)  
*Load value, default value is 0xFFFFFFFF*

## 29.4 Function Documentation

### 29.4.1 void WDT\_Init ( WDT\_Type \* *base*, const wdt\_config\_t \* *config* )

This function initializes the WDT.

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>base</i>   | WDT peripheral base address.       |
| <i>config</i> | pointer to configuration structure |

### 29.4.2 void WDT\_Deinit ( WDT\_Type \* *base* )

This function shuts down the WDT.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | WDT peripheral base address. |
|-------------|------------------------------|

### 29.4.3 static void WDT\_Unlock ( WDT\_Type \* *base* ) [inline], [static]

This function unlock WDT access.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | WDT peripheral base address. |
|-------------|------------------------------|

### 29.4.4 static void WDT\_Lock ( WDT\_Type \* *base* ) [inline], [static]

This function unlock WDT access.

## Function Documentation

### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | WDT peripheral base address. |
|-------------|------------------------------|

### 29.4.5 static void WDT\_ClearStatusFlags ( WDT\_Type \* *base* ) [inline], [static]

This function clears WDT status flag.

### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | WDT peripheral base address. |
|-------------|------------------------------|

### 29.4.6 void WDT\_GetDefaultConfig ( wdt\_config\_t \* *config* )

This function initializes the WDT configure structure to default value. The default value are:

```
* config->enableWdtReset = true;
* config->loadValue = 0xffffffff;
*
```

### Parameters

|               |                                 |
|---------------|---------------------------------|
| <i>config</i> | pointer to WDT config structure |
|---------------|---------------------------------|

### 29.4.7 static void WDT\_Refresh ( WDT\_Type \* *base*, uint32\_t *cycle* ) [inline], [static]

This function feeds the WDT. This function should be called before WDT timer is in timeout.

### Parameters

|              |                              |
|--------------|------------------------------|
| <i>base</i>  | WDT peripheral base address. |
| <i>cycle</i> | time-out interval            |

## Chapter 30 Calibration

### 30.1 Overview

#### Files

- file [fsl\\_calibration.h](#)

#### Functions

- void [CALIB\\_SystemCalib](#) (void)  
*System Calibration.*
- void [CALIB\\_CalibPLL48M](#) (void)  
*PLL Calibration.*

#### Driver version

- #define [FSL\\_CALIB\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 0))  
*QN9080 calibration version 2.0.0.*

### 30.2 Macro Definition Documentation

#### 30.2.1 #define FSL\_CALIB\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))



## Chapter 31

### Rf

#### 31.1 Overview

##### Files

- file [fsl\\_rf.h](#)

##### Enumerations

- enum [tx\\_power\\_t](#) {  
    [kTxPowerMinimum](#) = 0U,  
    [kTxPowerMinus30dBm](#),  
    [kTxPowerMinus25dBm](#),  
    [kTxPowerMinus20dBm](#),  
    [kTxPowerMinus18dBm](#),  
    [kTxPowerMinus16dBm](#),  
    [kTxPowerMinus14dBm](#),  
    [kTxPowerMinus12dBm](#),  
    [kTxPowerMinus10dBm](#),  
    [kTxPowerMinus9dBm](#),  
    [kTxPowerMinus8dBm](#),  
    [kTxPowerMinus7dBm](#),  
    [kTxPowerMinus6dBm](#),  
    [kTxPowerMinus5dBm](#),  
    [kTxPowerMinus4dBm](#),  
    [kTxPowerMinus3dBm](#),  
    [kTxPowerMinus2dBm](#),  
    [kTxPowerMinus1dBm](#),  
    [kTxPower0dBm](#),  
    [kTxPower1dBm](#),  
    [kTxPower2dBm](#) }  
    *Output power at SMA socket, depends on off-chip RF circuit on PCB.*
- enum [rx\\_mode\\_t](#) {  
    [kRxModeHighPerformance](#) = 0U,  
    [kRxModeBalanced](#),  
    [kRxModeHighEfficiency](#) }  
    *Rx mode of the chip.*

##### Functions

- void [RF\\_SetTxPowerLevel](#) (SYSCON\_Type \*base, [tx\\_power\\_t](#) txpwr)  
    *Set Tx Power setting.*

## Enumeration Type Documentation

- [tx\\_power\\_t RF\\_GetTxPowerLevel](#) (SYSCON\_Type \*base)  
*Get Tx Power setting value.*
- void [RF\\_ConfigRxMode](#) (SYSCON\_Type \*base, [rx\\_mode\\_t](#) rm)  
*Set Rx mode.*

## Driver version

- #define [FSL\\_QN9080\\_RADIO\\_FREQUENCY\\_VERSION](#) (MAKE\_VERSION(2, 0, 0))  
*QN9080 radio frequency version 2.0.0.*

## 31.2 Macro Definition Documentation

### 31.2.1 #define FSL\_QN9080\_RADIO\_FREQUENCY\_VERSION (MAKE\_VERSION(2, 0, 0))

## 31.3 Enumeration Type Documentation

### 31.3.1 enum tx\_power\_t

Enumerator

*kTxPowerMinimum* <-30dBm  
*kTxPowerMinus30dBm* -30 dBm  
*kTxPowerMinus25dBm* -25 dBm  
*kTxPowerMinus20dBm* -20 dBm  
*kTxPowerMinus18dBm* -18 dBm  
*kTxPowerMinus16dBm* -16 dBm  
*kTxPowerMinus14dBm* -14 dBm  
*kTxPowerMinus12dBm* -12 dBm  
*kTxPowerMinus10dBm* -10 dBm  
*kTxPowerMinus9dBm* -9 dBm  
*kTxPowerMinus8dBm* -8 dBm  
*kTxPowerMinus7dBm* -7 dBm  
*kTxPowerMinus6dBm* -6 dBm  
*kTxPowerMinus5dBm* -5 dBm  
*kTxPowerMinus4dBm* -4 dBm  
*kTxPowerMinus3dBm* -3 dBm  
*kTxPowerMinus2dBm* -2 dBm  
*kTxPowerMinus1dBm* -1 dBm  
*kTxPower0dBm* 0 dBm  
*kTxPower1dBm* 1 dBm  
*kTxPower2dBm* 2 dBm

### 31.3.2 enum rx\_mode\_t

Enumerator

***kRxModeHighPerformance*** High performance mode, but the power consumption is high.

***kRxModeBalanced*** Balanced mode, a trade-off between performance and power consumption.

***kRxModeHighEfficiency*** High efficiency mode, but rx performance will not be so good.

## 31.4 Function Documentation

### 31.4.1 void RF\_SetTxPowerLevel ( SYSCON\_Type \* *base*, tx\_power\_t *txpwr* )

Parameters

|              |                                |
|--------------|--------------------------------|
| <i>txpwr</i> | tx power level defined by enum |
|--------------|--------------------------------|

### 31.4.2 tx\_power\_t RF\_GetTxPowerLevel ( SYSCON\_Type \* *base* )

Returns

Tx Power setting value defined by enum

### 31.4.3 void RF\_ConfigRxMode ( SYSCON\_Type \* *base*, rx\_mode\_t *rm* )

Parameters

|           |                      |
|-----------|----------------------|
| <i>Rx</i> | mode defined by enum |
|-----------|----------------------|



**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, Freescale, the Freescale logo, Kinetis, Processor Expert are trademarks of NXP B.V. Tower is a trademark of NXP. All other product or service names are the property of their respective owners. ARM, ARM Powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2017 NXP B.V.

Document Number: MCUXSDKQN9080APIRM

Rev. 0

May 2017

