

# **EG18** Hardware Design

### **LTE-A Module Series**

Rev. EG18\_Hardware\_Design\_V1.1

Date: 2019-12-21

Status: Released



Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:

#### **Quectel Wireless Solutions Co., Ltd.**

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai, China 200233

Tel: +86 21 5108 6236 Email: info@quectel.com

### Or our local office. For more information, please visit:

http://www.quectel.com/support/sales.htm

#### For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm

Or Email to: support@quectel.com

#### **GENERAL NOTES**

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

### **COPYRIGHT**

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

Copyright © Quectel Wireless Solutions Co., Ltd. 2019. All rights reserved



# **About the Document**

# **History**

Revision	Date	Author	Description
1.0	2019-07-25	Oscar LIU/ Xavier XIA	Initial
1.1	2019-12-21	Archibald JIANG/ Xavier XIA	<ol> <li>Updated the current consumption and sensitivity data of EG18-NA;</li> <li>Updated the timing information of powering on, powering off, resetting, (U)SIM and USB in Chapter 3;</li> <li>Added description about the position of the temperature sensors corresponding to the temperatures obtained with AT+QTEMP command in Chapter 6.8.</li> </ol>



# **Contents**

Ab	bout the Document	2
Со	Contents	3
Tal	able Index	6
Fig	igure Index	8
1	Introduction	10
	1.1. Safety Information	11
2	Product Concept	12
_	2.1. General Description	
	2.2. Key Features	
	2.3. Functional Diagram	
	2.4. Evaluation Board	
3	Application Interfaces	18
	3.1. Pin Assignment	
	3.2. Pin Description	20
	3.3. Operating Modes	31
	3.4. Power Saving	32
	3.4.1. Sleep Mode	
	3.4.1.1. UART Application	
	3.4.1.2. USB Application with USB Remote Wakeup Function	
	3.4.1.3. USB Application with USB Suspend/Resume and F	
	3.4.1.4. USB Application without USB Suspend Function	
	3.4.2. Airplane Mode	
	3.5. Power Supply	
	3.5.1. Power Supply Pins	
	3.5.2. Decrease Voltage Drop	
	3.5.3. Reference Design for Power Supply	
	3.5.4. Monitor the Power Supply	
	3.6. Turn on and off Scenarios	
	3.6.1. Turn on the Module Through PWRKEY	
	3.6.2. Turn off the Module	
	3.6.2.1. Turn off the Module Through PWRKEY	
	3.6.2.2. Turn off the Module Through AT Command	
	3.7. Reset the Module	
	3.8. (U)SIM Interfaces	
	3.9. USB Interface	
	3.10. UART Interfaces	
	3.10.1. Main UART Interface	
	3.10.2. Debug UART Interface	
	3.10.3. BT UART Interface	
	3.10.4. UART Application	51



	3.11. SPI	I Interface*	53
	3.12. PCI	M and I2C Interfaces	55
	3.13. AD	C Interfaces	57
	3.14. Net	twork Status Indication	58
	3.15. Ope	eration Status Indication	60
	3.16. RI E	Behaviors	60
	3.17. PC	le Interface*	61
	3.17.1.	. Root Complex Mode	63
	3.17.2.	. Endpoint Mode	64
	3.18. SD	IO Interface*	65
	3.19. Ant	enna Tuner Control Interfaces*	67
	3.20. USI	B_BOOT Interface	68
	3.21. GP	IOs	69
4	GNSS Rec	eiver	70
	4.1. Ger	neral Description	70
	4.2. GN	SS Performance	70
	4.3. Lay	out Guidelines	71
5	Antenna Ir	nterfaces	72
	5.1. Mai	in/Rx-diversity/MIMO Antenna Interfaces	
	5.1.1.	Pin Definition	72
	5.1.2.	Operating Frequencies	72
	5.1.3.	Reference Design of RF Antenna Interfaces	74
	5.2. GN	SS Antenna Interface	75
	5.2.1.	Pin Definition	
	5.2.2.	GNSS Frequency	75
	5.2.3.	Reference Design of GNSS Antenna Interface	76
	5.3. Ref	ference Design of RF Layout	77
	5.4. Ant	enna Installation	78
	5.4.1.	Antenna Requirements	
	5.4.2.	Recommended RF Connector for Antenna Installation	79
6	Electrical,	Reliability and Radio Characteristics	81
		solute Maximum Ratings	
		wer Supply Ratings	
		eration and Storage Temperatures	
	6.4. Cur	rrent Consumption	
	6.4.1.	EG18-EA Current Consumption	83
	6.4.2.	EG18-NA Current Consumption	
		Output Power	
	6.6. RF	Receiving Sensitivity	
	6.6.1.	EG18-EA Receiving Sensitivity	
	6.6.2.	EG18-NA Receiving Sensitivity	
		ctrostatic Discharge	
	6.8. The	ermal Considerations	89



7	Mech	nanical Dimensions	93
	7.1.	Mechanical Dimensions of the Module	93
	7.2.	Recommended Footprint	95
	7.3.	Design Effect Drawings of the Module	96
8	Stora	age, Manufacturing and Packaging	97
	8.1.	Storage	97
	8.2.		
	8.3.	Packaging	99
9	Appe	endix A References	101



# **Table Index**

TABLE 1: FREQUENCY BANDS, CA COMBINATIONS AND GNSS TYPES OF EG18 MODULE	12
TABLE 2: KEY FEATURES OF EG18	14
TABLE 3: I/O PARAMETERS DEFINITION	20
TABLE 4: PIN DESCRIPTION	
TABLE 5: OVERVIEW OF OPERATING MODES	31
TABLE 6: RF FUNCTION STATUS AND RELEVANT AT COMMANDS	35
TABLE 7: VBAT AND GND PINS	
TABLE 8: PWRKEY PIN DESCRIPTION	39
TABLE 9: RESET_N PIN DESCRIPTION	42
TABLE 10: PIN DEFINITION OF THE (U)SIM INTERFACES	44
TABLE 11: PIN DEFINITION OF USB INTERFACE	47
TABLE 12: PIN DEFINITION OF MAIN UART INTERFACE	
TABLE 13: PIN DEFINITION OF DEBUG UART INTERFACE	51
TABLE 14: PIN DEFINITION OF THE BT UART INTERFACE	
TABLE 15: LOGIC LEVELS OF DIGITAL I/O	51
TABLE 16: PIN DEFINITION OF SPI INTERFACE	53
TABLE 17: PARAMETERS OF SPI INTERFACE TIMING	54
TABLE 18: PIN DEFINITION OF PCM INTERFACE AND I2C INTERFACE	56
TABLE 19: PIN DEFINITION OF THE ADC INTERFACES	
TABLE 20: CHARACTERISTICS OF ADC INTERFACES	58
TABLE 21: PIN DEFINITION OF NETWORK STATUS/ACTIVITY INDICATOR	58
TABLE 22: WORKING STATE OF THE NETWORK STATUS/ACTIVITY INDICATOR	
TABLE 23: PIN DEFINITION OF STATUS	60
TABLE 24: RI BEHAVIORS	61
TABLE 25: PIN DEFINITION OF THE PCIE INTERFACE	61
TABLE 26: PIN DEFINITION OF SDIO INTERFACE	65
TABLE 27: PIN DEFINITION OF RFFE INTERFACE USED TO CONTROL ANTENNA TUNER	67
TABLE 28: PIN DEFINITION OF GPIO INTERFACE USED TO CONTROL ANTENNA TUNER	67
TABLE 29: PIN DEFINITION OF USB_BOOT INTERFACE	68
TABLE 30: PIN DEFINITION OF GPIOS	69
TABLE 31: GNSS PERFORMANCE	70
TABLE 32: PIN DEFINITION OF THE MAIN/RX-DIVERSITY/MIMO ANTENNA INTERFACES	72
TABLE 33: EG18-EA OPERATING FREQUENCIES	72
TABLE 34: EG18-NA OPERATING FREQUENCIES	73
TABLE 35: PIN DEFINITION OF GNSS ANTENNA INTERFACE	75
TABLE 36: GNSS FREQUENCY	75
TABLE 37: ANTENNA REQUIREMENTS	78
TABLE 38: ABSOLUTE MAXIMUM RATINGS	81
TABLE 39: THE MODULE'S POWER SUPPLY RATINGS	82
TABLE 40: OPERATION AND STORAGE TEMPERATURES	82
TABLE 41: EG18-EA CURRENT CONSUMPTION	83



TABLE 42: EG18-NA CURRENT CONSUMPTION	85
TABLE 43: RF OUTPUT POWER	87
TABLE 44: EG18-EA CONDUCTED RF RECEIVING SENSITIVITY	87
TABLE 45: EG18-NA CONDUCTED RF RECEIVING SENSITIVITY	88
TABLE 46: ELECTROSTATIC DISCHARGE CHARACTERISTICS	89
TABLE 47: RECOMMENDED THERMAL PROFILE PARAMETERS	98
TABLE 48: RELATED DOCUMENTS	101
TABLE 49. TERMS AND ABBREVIATIONS	101



# Figure Index

FIGURE 1: FUNCTIONAL DIAGRAM	16
FIGURE 2: PIN ASSIGNMENT (TOP VIEW)	19
FIGURE 3: DRX RUN TIME AND CURRENT CONSUMPTION IN S	LEEP MODE 32
FIGURE 4: SLEEP MODE APPLICATION VIA UART INTERFACES	33
FIGURE 5: SLEEP MODE APPLICATION WITH USB REMOTE WA	KEUP33
FIGURE 6: SLEEP MODE APPLICATION WITH RI	34
FIGURE 7: SLEEP MODE APPLICATION WITHOUT SUSPEND FL	JNCTION35
FIGURE 8: POWER SUPPLY LIMITS DURING TX POWER	37
FIGURE 9: STAR STRUCTURE OF THE POWER SUPPLY	37
FIGURE 10: REFERENCE CIRCUIT OF POWER SUPPLY	38
FIGURE 11: TURN ON THE MODULE WITH A DRIVING CIRCUIT	39
FIGURE 12: TURN ON THE MODULE USING A BUTTON	40
FIGURE 13: TIMING OF TURNING ON THE MODULE	40
FIGURE 14: TIMING OF TURNING OFF THE MODULE	
FIGURE 15: REFERENCE CIRCUIT OF RESET_N WITH A DRIVIN	IG CIRCUIT42
FIGURE 16: REFERENCE CIRCUIT OF RESET_N WITH A BUTTO	
FIGURE 17: TIMING OF RESETTING THE MODULE	43
FIGURE 18: REFERENCE CIRCUIT OF A (U)SIM INTERFACE WIT	TH AN 8-PIN (U)SIM CARD CONNECTOR
FIGURE 19: REFERENCE CIRCUIT OF A (U)SIM INTERFACE WI	• •
FIGURE 20: TIMING OF (U)SIM	
FIGURE 21: TIMING OF HOT-PLUG	
FIGURE 22: REFERENCE CIRCUIT OF USB APPLICATION	
FIGURE 23: TIMING OF USB ENUMERATION	
FIGURE 24: LEVEL TRANSLATION REFERENCE CIRCUIT WITH	
FIGURE 25: LEVEL TRANSLATION REFERENCE CIRCUIT WITH	
FIGURE 26: TIMING OF SPI INTERFACE	
FIGURE 27: PRIMARY MODE TIMING	
FIGURE 28: AUXILIARY MODE TIMING	
FIGURE 29: REFERENCE CIRCUIT OF PCM APPLICATION WITH	
FIGURE 30: REFERENCE CIRCUIT OF THE NETWORK INDICAT	
FIGURE 31: REFERENCE CIRCUITS OF STATUS	
FIGURE 32: PCIE INTERFACE REFERENCE CIRCUIT (RC MODE	
FIGURE 33: PCIE INTERFACE REFERENCE CIRCUIT (EP MODE	•
FIGURE 34: REFERENCE CIRCUIT OF SD CARD APPLICATION.	
FIGURE 35: REFERENCE CIRCUIT OF USB_BOOT INTERFACE.	
FIGURE 36: REFERENCE CIRCUIT OF RF ANTENNA INTERFAC	
FIGURE 37: REFERENCE CIRCUIT OF GNSS ANTENNA INTERF	
FIGURE 38: MICROSTRIP DESIGN ON A 2-LAYER PCB	
FIGURE 39: COPLANAR WAVEGUIDE DESIGN ON A 2-LAYER P	CB77



FIGURE 40: COPLANAR WAVEGUIDE DESIGN ON A 4-LAYER PCB (LAYER 3 AS REFERENCE	GROUND)
	77
FIGURE 41: COPLANAR WAVEGUIDE DESIGN ON A 4-LAYER PCB (LAYER 4 AS REFERENCE	
	78
FIGURE 42: DIMENSIONS OF THE U.FL-R-SMT CONNECTOR (UNIT: MM)	79
FIGURE 43: MECHANICALS OF U.FL-LP CONNECTORS	80
FIGURE 44: SPACE FACTOR OF MATING PLUGS (UNIT: MM)	80
FIGURE 45: REFERENCE DESIGN OF HEATSINK (HEATSINK AT THE TOP OF THE MODULE)	90
FIGURE 46: REFERENCE DESIGN OF HEATSINK (HEATSINK AT THE BACKSIDE OF PCB)	90
FIGURE 47: RESPONSE OF AT+QTEMP	91
FIGURE 48: TEMPERATURE SENSOR DISTRIBUTION	92
FIGURE 49: MODULE TOP AND SIDE DIMENSIONS (UNIT: MM)	93
FIGURE 50: MODULE BOTTOM DIMENSIONS (TOP VIEW, UNIT: MM)	94
FIGURE 51: RECOMMENDED FOOTPRINT (TOP VIEW, UNIT: MM)	95
FIGURE 52: TOP VIEW OF THE MODULE	96
FIGURE 53: BOTTOM VIEW OF THE MODULE	96
FIGURE 54: REFLOW SOLDERING THERMAL PROFILE	98
FIGURE 55: TAPE SPECIFICATIONS (UNIT: MM)	99
FIGURE 56: REEL SPECIFICATIONS (UNIT: MM)	100



# 1 Introduction

This document defines EG18 module and describes its air interface and hardware interfaces which are connected to customers' applications.

This document helps customers quickly understand interface specifications, electrical and mechanical details, as well as other related technical information of EG18 module. Associated with relevant application notes and user guides, the module will be used to design and set up mobile applications easily.



# 1.1. Safety Information

The following safety precautions must be observed during all phases of the operation, such as usage, service or repair of any cellular terminal or mobile incorporating EG18 module. Manufacturers of the cellular terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals supplied with the product. If not so, Quectel assumes no liability for any user's failure to observe these precautions.



Full attention must be paid to driving at all times in order to reduce the risk of accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If there is an Airplane Mode, it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on aircraft.



Wireless devices may cause interference with sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signals and cellular network cannot be guaranteed to connect in all possible conditions (for example, with unpaid bills or with an invalid (U)SIM card). When emergent help is needed in such conditions, please remember to use emergency call. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength.



The cellular terminal or mobile contains a transmitter and receiver. When it is ON, it receives and transmits radio frequency signals. RF interference may occur if it is used close to TV set, radio, computer or other electric equipment.



In locations with potentially explosive atmospheres, obey all posted signs to turn off wireless devices such as mobile phone or other cellular terminals. Areas with potentially explosive atmospheres include fueling areas, below decks on boats, fuel or chemical transfer or storage facilities, areas where the air contains chemicals or particles such as grain, dust or metal powders, etc.



# **2** Product Concept

# 2.1. General Description

EG18 is a series LTE-FDD/LTE-TDD/WCDMA wireless communication module with diversity reception. It provides data connectivity on LTE-FDD, LTE-TDD, DC-HSDPA, HSPA+, HSDPA, HSUPA, and WCDMA networks.

EG18 supports embedded operating systems such as Windows, Linux and Android. It also provides GNSS <sup>1)</sup> and voice functionality <sup>2)</sup> to meet specific application demands.

The module comprises two variants: EG18-EA and EG18-NA. Customers can choose a dedicated variant based on the region or operator.

The following table shows the frequency bands, CA combinations <sup>3)</sup> and GNSS types of EG18 module.

Table 1: Frequency Bands, CA Combinations and GNSS Types of EG18 Module

Mode	EG18-EA	EG18-NA
LTE-FDD (with Rx-diversity)	B1/B3/B5/B7/B8/B20/B28	B2/B4/B5/B7/B12/B13/B14/B25/B26/ B29 4)/B30/B66/B71
LTE-TDD (with Rx-diversity)	B38/B40/B41	B41
		B2+B2/B4*/B5/B7/B12/B13/B14/
	B1+B1/B3/B5/B7/B8/B20/B28/B38/B40/	B29/B30/B66/B71;
	B41;	B25+B5/B12/B25/B26/B41;
	B3+B3/B5/B7/B8/B20/B28/B38/B40/B41;	B4+B4/B5/B7/B12/B13/B29/B30/
2×CV (DL)	B7+B5/B7/B8/B20/B28;	B71;
2×CA (DL)	B20+B38/B40;	B66+B5/B7/B12/B13/B14/B29/B30/
	B38+B38;	B66/B71;
	B40+B40;	B7+B5/B7/B12;
	B41+B41	B30+B5/B12/B14/B29;
		B26+B41
2×CA (UL)	B3+B3; B7+B7; B38+B38; B40+B40;	B7+B7; B41+B41
	B41+B41	5. 15., 5411541



3×CA (DL)	B1+B3+B3/B5/B7/B8/B20/B28/B38/B41; B1+B40+B40; B1+B41+B41; B1+B7+B20; B3+B3+B7/B20/B28; B3+B7+B7/B8/B20/B28; B3+B40+B40; B3+B41+B41; B7+B7+B20/B28; B40+B40+B40; B41+B41+B41	B2+B4+B5*/B13*/B71*; B2+B5+B66; B2+B12+B30; B2+B13+B66; B2+B7+B12/B66; B4+B30+B5/B12/B29; B4+B7+B12; B30+B66+B5/B12/B29; B2+B2+B5/B12/B13/B29/B66; B5+B5+B2/B30/B66; B7+B7+B2/B4/B5; B66+B66+B2/B5/B13/B66; B41+B41+B25/B26/B41;
4×CA (DL)	B1+B3+B3+B5/B7/B8/B28/B41; B1+B3+B7+B5/B7/B8/B20/B28; B3+B3+B7+B7/B20/B28; B3+B7+B7+B20/B28; B3+B41+B41+B41;	B2+B4+B30+B5/B12; B2+B66+B66+B5/B13; B5+B5+B66+B66; B12+B30+B66+B66;
5×CA (DL) <sup>5)</sup>	B1+B3+B3+B7+B7; B1+B3+B7+B7+B28;	B2+B5+B5+B66+B66/B30; B2+B13+B66+B66+B66; B5+B5+B30+B66+B6;
WCDMA (with Rx-diversity)	B1/B3/B5/B8	B2/B4/B5
GNSS	GPS; GLONASS; BeiDou; Galileo; QZSS;	GPS; GLONASS; BeiDou; Galileo; QZSS;

#### **NOTES**

- 1. 1) GNSS function is optional.
- 2. <sup>2)</sup> EG18 module contains **Telematics** version and **Data-only** version. **Telematics** version supports both voice and data functions, while **Data-only** version only supports data function.
- 3. <sup>3)</sup> For more details about CA combinations, please refer to **document [1]**.
- 4. 4) LTE-FDD B29 support Rx only, and in CA mode it is only for secondary component.
- 5. 5) 5×CA (DL) cannot support 4×4 MIMO.
- 6. "\*" means under development.

With a compact profile of  $37.0 \text{mm} \times 39.5 \text{mm} \times 2.8 \text{mm}$ , EG18 meets almost all requirements for M2M applications such as automotive, security, 4G router, CPE, wireless POS Terminal, mobile computing device, PDA phone, and tablet PC.

EG18 is an SMD type module and can be embedded in applications through its 299 LGA pins.



# 2.2. Key Features

The following table describes the detailed features of EG18.

Table 2: Key Features of EG18

Feature	Details
Power Supply	Supply voltage: 3.3V~4.3V Typical supply voltage: 3.8V
Transmitting Power	Class 3 (23dBm±2dB) for LTE-TDD bands Class 3 (23dBm±2dB) for LTE-FDD bands Class 3 (24dBm+1/-3dB) for WCDMA bands
LTE Features	Support FDD/TDD LTE Category 18 with CA and MIMO Support uplink QPSK and 16-QAM and 64-QAM modulation Support downlink QPSK, 16-QAM and 64-QAM and 256-QAM modulation Support 1.4MHz to 100MHz (5×CA) RF bandwidth Support 4×4 MIMO in DL direction FDD: Max 1.175Gbps (DL)/150Mbps (UL) TDD: Max 545Mbps (DL)/90.6Mbps (UL)
UMTS Features	Support 3GPP R9 DC-HSDPA, DC-HSUPA, HSPA+, HSDPA, HSUPA and WCDMA Support QPSK, 16-QAM and 64-QAM modulation DC-HSDPA: Max 42Mbps DC-HSUPA: Max 11.5Mbps WCDMA: Max 384Kbps (DL)/384Kbps (UL)
Internet Protocol Features	Support PPP/QMI/TCP*/UDP*/FTP*/HTTP*/NTP*/PING*/HTTPS*/SMTP*/ MMS*/FTPS*/SMTPS*/SSL* protocols Support PAP (Password Authentication Protocol) and CHAP (Challenge Handshake Authentication Protocol) usually used for PPP connections
SMS	Text and PDU mode Point to point MO and MT SMS cell broadcast SMS storage: ME by default
(U)SIM Interfaces	Support (U)SIM card: 1.8V/3.0V Dual SIM Single Standby
Audio Features	Provide one digital audio interface: PCM interface  LTE: AMR/AMR-WB  Support echo cancellation and noise suppression
PCM Interface	Used for audio function with external codec Support 16-bit linear data format Support long frame synchronization and short frame synchronization



	Support master and slave modes, but must be the master in long frame synchronization
USB Interface	Comply with USB 3.0 and 2.0 specifications, with maximum transmission rates up to 5Gbps on USB 3.0 and 480Mbps on USB 2.0 Used for AT command communication, data transmission, firmware upgrade, software debugging, GNSS NMEA sentence output, and voice over USB* Support USB serial drivers for: Windows 7/8/8.1/10; Linux 2.6/3.x/4.1~4.15; Android 4.x/5.x/6.x/7.x/8.x/9.x
UART Interfaces	Main UART interface: Used for AT command communication and data transmission Baud rate reaches up to 921600bps, 115200bps by default Support RTS and CTS hardware flow control Debug UART interface: Used for Linux console and log output 115200bps baud rate BT UART interface: Used for Bluetooth communication and can be multiplexed into SPI interface* 115200bps baud rate
PCle x 1 Interface*	Comply with PCI Express Specification Revision 2.1 and support 5Gbps per lane Used for data transmission
Rx-diversity	Support LTE/WCDMA Rx-diversity and LTE HO-diversity
GNSS Features	Gen9HT-Lite of Qualcomm Protocol: NMEA 0183
AT Commands	Comply with 3GPP TS 27.007 and 27.005, and Quectel enhanced AT commands
Network Indication	Two pins (NET_MODE and NET_STATUS) to indicate network connectivity status
Antenna Interfaces	Main antenna interface (ANT_MAIN)  Rx-diversity antenna interface (ANT_DIV)  Two MIMO antenna interfaces (ANT_MIMO1, ANT_MIMO2)  GNSS antenna interface (ANT_GNSS)
Physical Characteristics	Size: (37.0±0.15)mm × (39.5±0.15)mm × (2.8±0.20)mm Weight: approx. 9.0g
Temperature Range	Operation temperature range: -30°C~ +70°C <sup>1)</sup> Extended temperature range: -40°C~ +85°C <sup>2)</sup> Storage temperature range: -40°C ~ +90°C
Firmware Upgrade	USB 2.0 interface and DFOTA
RoHS	All hardware components are fully compliant with EU RoHS directive



# NOTES

- 1. "\*" means under development.
- 2. 1) Within operating temperature range, the module is 3GPP compliant.
- 3. <sup>2)</sup> Within extended temperature range, proper mounting, heating sinks and active cooling may be required to make certain functions of the module such as voice, SMS, data transmission to be realized. Only one or more parameters like Pout might reduce in their value and exceed the specified tolerances. When the temperature returns to normal operating temperature levels, the module will meet 3GPP specifications again.

# 2.3. Functional Diagram

The following figure shows a block diagram of EG18 and illustrates the major functional parts.

- Power management
- Baseband
- LPDDR2 SDRAM+NAND Flash
- Radio frequency
- Peripheral interfaces




Figure 1: Functional Diagram



## 2.4. Evaluation Board

To help with the development of applications with EG18, Quectel supplies the evaluation board (EVB), USB to RS-232 converter cable, earphone, antenna, and other peripherals to control or test the module. For more details, please refer to *document* [2].



# **3** Application Interfaces

EG18 is designed with 299 LGA pins that can be connected to cellular application platform. This chapter mainly describes the following application interfaces and indication signals of EG18:

- Power supply
- (U)SIM interfaces
- USB interface
- UART interfaces
- SPI interface\* 1)
- PCM and I2C interfaces
- ADC interfaces
- Network status indication
- Operation status indication
- RI Behaviors
- PCIe interface\*
- SDIO interface\*
- Antenna tuner control interfaces\*
- USB\_BOOT interface
- GPIOs

#### **NOTES**

- 1. "\*" means under development.
- 2. 1) SPI interface is multiplexed from BT UART interface.



# 3.1. Pin Assignment

The following figure shows the pin assignment of EG18.




Figure 2: Pin Assignment (Top View)



## **NOTES**

- 1. Keep all RESERVED pins and unused pins unconnected.
- 2. The GND pins 215~299 should be connected to ground in the design.

# 3.2. Pin Description

**Table 3: I/O Parameters Definition** 

Туре	Description
Al	Analog Input
AO	Analog Output
DI	Digital Input
DO	Digital Output
Ю	Bidirectional
OD	Open Drain
PI	Power Input
РО	Power Output

The following table exhibits the pin definition and description of EG18.

**Table 4: Pin Description** 

Power Supply						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
VBAT_BB	155, 156	PI	Power supply for the module's baseband part.	Vmax=4.3V Vmin=3.3V Vnorm=3.8V	It must be able to provide sufficient current up to 1.2A.	
VBAT_RF	85, 86, 87, 88	PI	Power supply for the module's RF part.	Vmax=4.3V Vmin=3.3V Vnorm=3.8V	It must be able to provide with sufficient current up to 1.5A in a burst transmission.	



VDD_P2	135	PI	SD card power supply		If an SD card is used, connect VDD_P2 to SD_VDD. If an eMMC* is used or SDIO interface is unused, connect VDD_P2 to VDD_EXT.
VDD_EXT	168	РО	Provide 1.8V for external circuit.	Vnorm=1.8V I <sub>O</sub> max=50mA	
VDD_RF	162	РО	Provide 2.85V for external RF circuit.	Vnorm=2.85V I <sub>O</sub> max=120mA	
GND	10, 13, 16, 17, 24, 30, 31, 35, 39, 44, 45, 54, 55, 63, 64, 69, 70, 75, 76, 81~84, 89, 90, 92~94, 96~100, 102~106, 108~112, 114~118, 120~126, 128~133, 141, 142, 148, 153, 154, 157, 158, 167, 174, 177, 178, 181, 184, 187, 191, 196, 202~208, 214~299	,	Ground		

Turn on/off						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
RESET_N	1	DI	Reset the module	V <sub>IH</sub> max=2.1V V <sub>IH</sub> min=1.3V V <sub>IL</sub> max=0.5V	1.8V power domain. Pulled up internally. Active low.	
PWRKEY	2	DI	Turn on/off the module	$V_{IH}$ max=2.1V $V_{IH}$ min=1.3V $V_{IL}$ max=0.5V	<ul><li>1.8V power domain.</li><li>Pulled up internally.</li><li>Active low.</li></ul>	



Status Indication					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
NET_MODE	147	DO	Indicate the module's network registration mode.	V <sub>OH</sub> min=1.35V V <sub>OL</sub> max=0.45V	1.8V power domain. If unused, keep it open.
NET_STATUS	170	DO	Indicate the module's network activity status.	V <sub>OH</sub> min=1.35V V <sub>OL</sub> max=0.45V	1.8V power domain. If unused, keep it open.
STATUS	171	DO	Indicate the module's operation status.	V <sub>OH</sub> min=1.35V V <sub>OL</sub> max=0.45V	1.8V power domain. If unused, keep it open.
(U)SIM Interfaces	•				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USIM1_DET	25	DI	(U)SIM1 card insertion detection	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
USIM1_VDD	26	РО	Power supply for (U)SIM1 card	For 1.8V (U)SIM: Vmax=1.9V Vmin=1.7V For 3.0V (U)SIM: Vmax=3.05V Vmin=2.75V I <sub>O</sub> max=50mA	Either 1.8V or 3.0V is supported by the module automatically.
USIM1_CLK	27	DO	Clock signal of (U)SIM1 card	For 1.8V (U)SIM:  V <sub>OL</sub> max=0.4V  V <sub>OH</sub> min=1.45V  For 3.0V (U)SIM:  V <sub>OL</sub> max=0.4V  V <sub>OH</sub> min=2.3V	
USIM1_RST	28	DO	Reset signal of (U)SIM1 card	For 1.8V (U)SIM: V <sub>OL</sub> max=0.4V V <sub>OH</sub> min=1.45V  For 3.0V (U)SIM: V <sub>OL</sub> max=0.4V V <sub>OH</sub> min=2.3V	
USIM1_DATA	29	IO	Data signal of	For 1.8V (U)SIM:	



			(U)SIM1 card	$V_{IL}$ max=0.36V $V_{IH}$ min=1.26V $V_{OL}$ max=0.4V $V_{OH}$ min=1.45V	
				For 3.0V (U)SIM:  V <sub>IL</sub> max=0.57V  V <sub>IH</sub> min=2.0V  V <sub>OL</sub> max=0.4V  V <sub>OH</sub> min=2.3V	
USIM2_VDD	74	РО	Power supply for (U)SIM2 card	For 1.8V (U)SIM: Vmax=1.9V Vmin=1.7V For 3.0V (U)SIM: Vmax=3.05V Vmin=2.75V Iomax=50mA	Either 1.8V or 3.0V is supported by the module automatically. If (U)SIM2 interface is unused, keep it open.
USIM2_DATA	77	Ю	Data signal of (U)SIM2 card	For 1.8V (U)SIM:  V <sub>IL</sub> max=0.36V  V <sub>IH</sub> min=1.26V  V <sub>OL</sub> max=0.4V  V <sub>OH</sub> min=1.45V  For 3.0V (U)SIM:  V <sub>IL</sub> max=0.57V  V <sub>IH</sub> min=2V  V <sub>OL</sub> max=0.4V  V <sub>OH</sub> min=2.3V	If (U)SIM2 interface is unused, keep it open.
USIM2_DET	78	DI	(U)SIM2 card insertion detection	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain.  If (U)SIM2 interface is unused, keep it open.
USIM2_RST	79	DO	Reset signal of (U)SIM2 card	For 1.8V (U)SIM:  V <sub>OL</sub> max=0.4V  V <sub>OH</sub> min=1.45V  For 3.0V (U)SIM:  V <sub>OL</sub> max=0.4V  V <sub>OH</sub> min=2.3V	If (U)SIM2 interface is unused, keep it open.
USIM2_CLK	80	DO	Clock signal of (U)SIM2 card	For 1.8V (U)SIM: V <sub>OL</sub> max=0.4V V <sub>OH</sub> min=1.45V	If (U)SIM2 interface is unused, keep it open.



				For 3.0V (U)SIM: V <sub>OL</sub> max=0.4V V <sub>OH</sub> min=2.3V	
USB Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_VBUS	32	DI	USB connection detection	Vmax=5.25V Vmin=3.3V Vnorm=5.0V	
USB_DM	33	Ю	USB 2.0 differential data bus (-)	_	Comply with USB 2.0 standard
USB_DP	34	Ю	USB 2.0 differential data bus (+)		specifications. Require differential impedance of $90\Omega$ .
USB_SS_TX_M	37	АО	USB 3.0 super speed transmission (-)	-	Comply with USB
USB_SS_TX_P	38	АО	USB 3.0 super speed transmission (+)	_	3.0 standard specifications.
USB_SS_RX_P	40	AI	USB 3.0 super speed receiving (+)	_	Require differential impedance of $90\Omega$ .
USB_SS_ RX_M	41	AI	USB 3.0 super speed receiving (-)		
USB_ID	36	DI	OTG identification	$V_{IL}$ min=-0.3V $V_{IL}$ max=0.6V $V_{IH}$ min=1.2V $V_{IH}$ max=2.0V	1.8V power domain. If unused, keep it open.
OTG_PWR_EN	143	DO	OTG power control	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	
SDIO Interface*					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SD_VDD	46	РО	SD card application: SDIO pull up power source eMMC application: Keep it open when used for eMMC	For 1.8V SD card: Vmax=1.9V Vmin=1.75V For 3.0V SD card: Vmax=3.05V Vmin=2.75V	Either 1.8V or 3.0V is supported by the module automatically. Power of SD card must be provided by an external power
SD_DATA0	49	IO	SDIO data signal (bit	I <sub>o</sub> max=50mA  For 1.8V SD card:	supply.  If unused, keep it
SD_DATA1	50	IO	0) SDIO data signal (bit	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.4V	open.  If unused, keep it



			1)	V <sub>IL</sub> min=-0.3V	open.
SD_DATA2	47	Ю	SDIO data signal (bit 2)	V <sub>IL</sub> max=0.58V V <sub>IH</sub> min=1.3V V <sub>IH</sub> max=2.0V	If unused, keep it open.
SD_DATA3	48	Ю	SDIO data signal (bit 3)	For 3.0V SD card:	If unused, keep it open.
SD_CMD	51	DO	SDIO command signal	$V_{OL}$ max=0.35V $V_{OH}$ min=2.15V	If unused, keep it open.
SD_CLK	53	DO	SDIO clock signal	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.7V V <sub>IH</sub> min=1.8V V <sub>IH</sub> max=3.15V	If unused, keep it open.
SD_ DET	52	DI	SD card insertion detection	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain, If unused, keep it open.
Main UART Inter	face				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
CTS	56	DO	Clear to send	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
RTS	57	DI	Request to send	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
RXD	58	DI	Receive data	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
DCD	59	DO	Data carrier detection	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
TXD	60	DO	Transmit data	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
RI	61	DO	Ring indication	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
DTR	62	DI	Data terminal ready, sleep mode control	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V	1.8V power domain. Pulled up by default. Pulling



					will wake up the module. If unused, keep it open.
Debug UART In	terface				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
DBG_RXD	136	DI	Receive data	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
DBG_TXD	137	DO	Transmit data	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
BT UART Interfa	ace (Can be n	nultiple	exed into SPI interfac	ce*)	
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
BT_EN	3	DO	BT function enable control	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
BT_TXD	163	DO	Transmit data	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open. BT UART interface pin by default. Can be multiplexed into SPI_MOSI.
BT_CTS	164	DO	Clear to send	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open. BT UART interface pin by default. Can be multiplexed into SPI_CLK.
BT_RXD	165	DI	Receive data	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open. BT UART interface pin by default. Can be multiplexed into SPI_MISO.
BT_RTS	166	DI	Request to send	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V	1.8V power domain. If unused, keep it



DOM 9 100 Inch				V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	open. BT UART interface pin by default. Can be multiplexed into SPI_CS.
PCM & I2C Inf	ertaces				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
I2C_SDA	42	OD	I2C serial interface		1.8V power domain. An external pull-up
I2C_SCL	43	OD	used for external codec		resistor is required.  If unused, keep it open.
PCM_SYNC	65	Ю	PCM data frame synchronization signal	$V_{OL}$ max=0.45V $V_{OH}$ min=1.35V $V_{IL}$ min=-0.3V $V_{IL}$ max=0.6V $V_{IH}$ min=1.2V $V_{IH}$ max=2.0V	1.8V power domain. In master mode, it is an output signal. In slave mode, it is an input signal. If unused, keep it open.
PCM_IN	66	DI	PCM data input	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
PCM_CLK	67	Ю	PCM clock	$V_{OL}$ max=0.45 $V$ $V_{OH}$ min=1.35 $V$ $V_{IL}$ min=-0.3 $V$ $V_{IL}$ max=0.6 $V$ $V_{IH}$ min=1.2 $V$ $V_{IH}$ max=2.0 $V$	1.8V power domain. In master mode, it is an output signal. In slave mode, it is an input signal. If unused, keep it open.
PCM_OUT	68	DO	PCM data output	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
I2S_MCLK	152	DO	Clock output		Provide a digital clock output for an external audio codec. If unused, keep it open.
Antenna Inter	faces				
Pin Name	Pin N	o. I/O	Description	DC Characterist	ics Comment
ANT_MAIN	107	Ю	Support all band nantenna interface	nain	50Ω impedance
ANT_DIV	127	AI	Support all band Rantenna interface	RXD	$50\Omega$ impedance If unused, keep



ANT_ MIMO1	101	AI	Support all band 4x4 MIMO antenna interface		them open.
ANT_MIMO2	113	AI	Support all band 4x4 MIMO antenna interface		-
ANT_GNSS	119	Al	GNSS antenna interface		-
WLAN Control In	terface*				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
WLAN_PWR_EN	5	DO	WLAN power supply enable control	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
COEX_UART_TX	145	DO	LTE/WLAN coexistence signal	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.
COEX_UART_RX	146	DI	LTE/WLAN coexistence signal	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. If unused, keep it open.
WLAN_EN	149	DO	WLAN function enable control	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. Active high. If unused, keep it open.
WAKE_ON_ WIRELESS	160	DI	Wake up the host (EG18) by an external Wi-Fi module	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. Active low. If unused, keep it open.
WLAN_SLP_ CLK	169	DO	WLAN sleep clock	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	If unused, keep it open.
ADC Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ADC0	173	AI	General purpose analog to digital converter interface	Voltage range: 0V to 1.875V	If unused, keep it open.
ADC1	175	AI	General purpose analog to digital converter interface	Voltage range: 0V to 1.875V	If unused, keep it open.



PCle Interface*					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PCIE_REFCLK_P	179	AI/ AO	Input/Output PCIe reference clock (+)	-	
PCIE_REFCLK_ M	180	AI/ AO	Input/Output PCIe reference clock (-)	_	Comply with PCIe
PCIE_TX_M	182	AO	PCIe transmission (-)	-	2.1 standard specifications.
PCIE_TX_P	183	AO	PCIe transmission (+)	-	Require differential impedance of $95\Omega$ .
PCIE_RX_M	185	AI	PCIe receiving (-)	-	•
PCIE_RX_P	186	Al	PCIe receiving (+)		
PCIE_CLK_ REQ_N	188	Ю	PCIe clock request	$V_{OL}$ max=0.45V $V_{OH}$ min=1.35V $V_{IL}$ min=-0.3V $V_{IL}$ max=0.6V $V_{IH}$ min=1.2V $V_{IH}$ max=2.0V	In master mode, it is an input signal. In slave mode, it is an output signal. If unused, keep it open.
PCIE_RST_N	189	Ю	PCIe reset	$V_{OL}$ max=0.45V $V_{OH}$ min=1.35V $V_{IL}$ min=-0.3V $V_{IL}$ max=0.6V $V_{IH}$ min=1.2V $V_{IH}$ max=2.0V	In master mode, it is an output signal. In slave mode, it is an input signal. If unused, keep it open.
PCIE_WAKE_N	190	Ю	PCIe wake up	$V_{OL}$ max=0.45V $V_{OH}$ min=1.35V $V_{IL}$ min=-0.3V $V_{IL}$ max=0.6V $V_{IH}$ min=1.2V $V_{IH}$ max=2.0V $V_{IH}$ max=2.0V	In master mode, it is an input signal. In slave mode, it is an output signal. If unused, keep it open.
<b>GPIO Pins</b>					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
GPIO_1	138	Ю		V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	
GPIO_2	139	Ю	General purpose input/output port	$V_{IL}$ min=-0.3V $V_{IL}$ max=0.6V $V_{IH}$ min=1.2V $V_{IH}$ max=2.0V	If unused, keep them open.



Antenna Tuner	Antenna Tuner Control Interfaces* (RFFE Interface/GPIO Interface)					
Pin Name	Pin Name	I/O	Description	DC Characteristics	Comment	
RFFE_CLK	71	DO	_	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	_	
RFFE_DATA	73	Ю	RFFE serial interface used for external tuner control	$V_{OL}$ max=0.45V $V_{OH}$ min=1.35V $V_{IL}$ min=-0.3V $V_{IL}$ max=0.6V $V_{IH}$ min=1.2V $V_{IH}$ max=2.0V	If unused, keep them open.	
GPIO_3	159	Ю	GPIO interface dedicated for external tuner control	$V_{OL}$ max=0.45V $V_{OH}$ min=1.35V $V_{IL}$ min=-0.3V	If unused, keep them open.	
GPIO_4	161	Ю				
GPIO_5	172	Ю		V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V		
Other Pins						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
USB_BOOT	140	DI	Force the module to enter emergency download mode	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. Active high If unused, keep it open.	
SLEEP_IND	144	DO	Sleep indication	V <sub>OL</sub> max=0.45V V <sub>OH</sub> min=1.35V	1.8V power domain. If unused, keep it open.	
WAKEUP_IN	150	DI	Sleep mode control	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. Pulled up by default. Low level wakes up the module. If unused, keep it open.	
W_DISABLE#	151	DI	Airplane mode control	V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.6V V <sub>IH</sub> min=1.2V V <sub>IH</sub> max=2.0V	1.8V power domain. Pulled up by default. In low voltage level, the module will enter airplane mode. If unused, keep it open.	



RESERVED Pins					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
RESERVED	4, 6~9, 11, 12, 14, 15, 18~23, 72, 91, 95, 134, 176, 192~195, 197~201, 209~213		Reserved		Keep these pins unconnected.

# 3.3. Operating Modes

The table below summarizes different operating modes of EG18.

**Table 5: Overview of Operating Modes** 

Mode	Details		
Normal Operation Modes	ldle	Software is active. The module has registered on the network, and it is ready to send and receive data.	
	Talk/Data	Network connection is ongoing. In this mode, the power consumption is decided by network setting and data transfer rate.	
Minimum Functionality Mode	<b>AT+CFUN=0</b> command can set the module to a minimum functionality mode without removing the power supply. In this case, both RF function and (U)SIM card will be invalid.		
Airplane Mode	<b>AT+CFUN=4</b> command or driving W_DISABLE# pin to low level can set the module to airplane mode. In this case, RF function will be invalid.		
Sleep Mode	In this mode, the current consumption of the module will be reduced to the minimal level. In this mode, the module can still receive paging message, SMS, voice call and TCP/UDP data from the network normally.		
Power Down Mode	In this mode, the power management unit shuts down the power supply. Software is not active. The serial interfaces are not accessible. Operating voltage (connected to VBAT_RF and VBAT_BB) remains applied.		



Please refer to *document [3]* for details about AT+CFUN command.



# 3.4. Power Saving

#### 3.4.1. Sleep Mode

DRX of EG18 is able to reduce the current consumption to a minimum value during the sleep mode, and DRX cycle index values are broadcasted by the wireless network. The figure below shows the relationship between the DRX run time and the current consumption in sleep mode. The longer the DRX cycle is, the lower the current consumption will be.




Figure 3: DRX Run Time and Current Consumption in Sleep Mode

The following sections describes power saving procedure of EG18.

#### 3.4.1.1. UART Application

If the host communicates with the module via UART interfaces, both of the following preconditions should be met to make the module enter into sleep mode.

- Keep DTR at high level (pulled up by default).
- Execute AT+QSCLK=1 command to enable sleep mode.



The following figure shows the connection between the module and the host.




Figure 4: Sleep Mode Application via UART Interfaces

- Driving the host DTR to low level will wake up the module.
- When EG18 has a URC to report, RI signal will wake up the host. Please refer to Chapter 3.16 for details about RI behaviors.

### 3.4.1.2. USB Application with USB Remote Wakeup Function

If the host supports USB suspend/resume and remote wakeup function, the following three preconditions must be met to let the module enter sleep mode.

- Keep DTR at high level (pulled up by default).
- Execute AT+QSCLK=1 command to enable the sleep mode.
- The host's USB bus, which is connected with the module's USB interface, has entered into suspend state.

The following figure shows the connection between the module and the host.




Figure 5: Sleep Mode Application with USB Remote Wakeup



- Sending data to EG18 through USB will wake up the module.
- When EG18 has a URC to report, the module will send remote wake-up signals via USB bus to wake
  up the host.

#### 3.4.1.3. USB Application with USB Suspend/Resume and RI Function

If the host supports USB suspend/resume, but does not support remote wake-up function, RI signal is needed to wake up the host.

There are three preconditions to make the module enter into sleep mode.

- Keep DTR at high level (pulled up by default).
- Execute AT+QSCLK=1 command to enable the sleep mode.
- The host's USB bus, which is connected with the module's USB interface, has entered into suspend state.

The following figure shows the connection between the module and the host.




Figure 6: Sleep Mode Application with RI

- Sending data to EG18 through USB will wake up the module.
- When EG18 has a URC to report, RI signal will wake up the host.

#### 3.4.1.4. USB Application without USB Suspend Function

If the host does not support USB suspend function, USB\_VBUS should be disconnected with an external control circuit to make the module enter into sleep mode.

- Keep DTR at high level (pulled up by default).
- Execute AT+QSCLK=1 command to enable the sleep mode.
- Disconnect USB\_VBUS.



The following figure shows the connection between the module and the host.




Figure 7: Sleep Mode Application without Suspend Function

Switching on the power switch to supply power to USB\_VBUS will wake up the module.

# NOTE

Please pay attention to the level match of the connection shown in dotted line between the module and the host.

#### 3.4.2. Airplane Mode

EG18 provides a W\_DISABLE# signal to disable or enable airplane mode through hardware operation. The W\_DISABLE# pin is pulled up by default. Driving it to low level will make the module enter into airplane mode.

In airplane mode, RF function will be disabled. The RF function can also be enabled or disabled through AT commands. The following table shows the RF function status of the module and relevant AT commands.

**Table 6: RF Function Status and Relevant AT Commands** 

W_DISABLE#	AT Commands	RF Function	Module Operation
High Level	AT+CFUN=1	RF Enabled	Normal operation mode
	AT+CFUN=0 AT+CFUN=4	RF Disabled	AT+CFUN=0: Minimum functionality mode AT+CFUN=4: Airplane mode



	AT+CFUN=0		
Low Level	AT+CFUN=1	RF Disabled	Airplane mode
	AT+CFUN=4		

## NOTES

- 1. The W\_DISABLE# control function is disabled in firmware by default. It can be enabled by AT+QCFG="airplanecontrol" command, and this command is under development.
- 2. The execution of AT+CFUN command will not affect GNSS function.

# 3.5. Power Supply

## 3.5.1. Power Supply Pins

EG18 provides six VBAT pins dedicated to the connection with an external power supply. There are two separate voltage domains for VBAT.

- Four VBAT\_RF pins for RF part
- Two VBAT\_BB pins for baseband part

The following table shows details of VBAT pins and ground pins.

**Table 7: VBAT and GND Pins** 

Pin Name	Pin No.	Description	Min.	Тур.	Max.	Unit
VBAT_RF	85, 86, 87, 88	Power supply for the module's RF part	3.3	3.8	4.3	V
VBAT_BB	155, 156	Power supply for the module's baseband part	3.3	3.8	4.3	V
GND	10, 13, 16, 17, 24, 30, 31, 35, 39, 44, 45, 54, 55, 63, 64, 69, 70, 75, 76, 81~84, 89, 90, 92~94, 96~100, 102~106, 108~112, 114~118, 120~126, 128~133, 141, 142, 148, 153, 154, 157, 158, 167, 174, 177, 178, 181, 184, 187, 191, 196, 202~208,	Ground	-	0	-	V
	214~299					



#### 3.5.2. Decrease Voltage Drop

The power supply range of the module is from 3.3V to 4.3V. Please make sure the input voltage will never drop below 3.3V. The following figure shows the maximum voltage drop when burst transmission occurs during radio transmission in 3G and 4G networks.




Figure 8: Power Supply Limits during Tx Power

To decrease voltage drop, a bypass capacitor of about 100µF with low ESR should be used, and a multi-layer ceramic chip (MLCC) capacitor array should also be reserved due to its ultra-low ESR. It is recommended to use three ceramic capacitors (100nF, 33pF, 10pF) for composing of the MLCC array, and to place these capacitors close to VBAT pins. The main power supply from an external application has to be a single voltage source and can be expanded to two sub paths with star structure. The width of VBAT\_BB trace should be no less than 1mm; and the width of VBAT\_RF trace should be no less than 2mm. In principle, the longer the VBAT trace is, the wider it should be.

In addition, in order to get a stable power source, it is suggested to use a zener diode of which reverse zener voltage is 5.1V and dissipation power is more than 0.5W. The following figure shows the star structure of the power supply.




Figure 9: Star Structure of the Power Supply



## 3.5.3. Reference Design for Power Supply

Power design for the module is very important, as the performance of the module largely depends on the power source. The power supply of EG18 should be able to provide sufficient current up to 2A at least. If the voltage drop between the input and output is not too high, an LDO is suggested to be used to supply power for the module. If there is a big voltage difference between the input source and the desired output (VBAT), a buck converter is preferred to be used as the power supply.

The following figure shows a reference design for +5V input power source. In this design, output of the power supply is about 3.8V and the maximum load current is 3A.




Figure 10: Reference Circuit of Power Supply

#### **NOTE**

To avoid damages to the internal flash, please do not switch off the power supply directly when the module is working. Only after the module is shut down by PWRKEY or AT command can the power supply be cut off.

#### 3.5.4. Monitor the Power Supply

**AT+CBC** command can be used to monitor the voltage value of VBAT\_BB. For more details, please refer to *document* [3].



#### 3.6. Turn on and off Scenarios

### 3.6.1. Turn on the Module Through PWRKEY

The following table shows the pin definition of PWRKEY.

**Table 8: PWRKEY Pin Description** 

Pin Name	Pin No.	Description	DC Characteristics	Comment
PWRKEY	2	Turn on/off the module	V <sub>IH</sub> max=2.1V V <sub>IH</sub> min=1.3V V <sub>IL</sub> max=0.5V	1.8V power domain. Pulled-up internally. Active low.

When EG18 is in power down mode, it can be turned on and enter into normal operation mode by driving the PWRKEY pin to a low level voltage for at least 500ms. It is recommended to use an open drain/collector driver to control the PWRKEY. After STATUS pin outputs a high level, PWRKEY can be released. A simple reference circuit is illustrated by the following figure.




Figure 11: Turn on the Module with a Driving Circuit



Another way to control the PWRKEY is using a button. Electrostatic strike may generate from fingers when the button is pressed. Therefore, it is necessary to place a TVS component nearby the button for ESD protection. A reference circuit is shown by the following figure:




Figure 12: Turn on the Module Using a Button

The timing of turn-on scenario is illustrated by the following figure.




Figure 13: Timing of Turning on the Module

NOTE

Please ensure that VBAT is stable for no less than 30ms before pulling down the PWRKEY.



#### 3.6.2. Turn off the Module

The following two methods can be used to turn off the module: through PWRKEY or **AT+QPOWD** command.

#### 3.6.2.1. Turn off the Module Through PWRKEY

Driving PWRKEY to a low level voltage for at least 800ms, then the module will execute power-down procedure after the PWRKEY is released. The timing of turn-off scenario is illustrated by the following figure.




Figure 14: Timing of Turning off the Module

#### 3.6.2.2. Turn off the Module Through AT Command

It is also a safe way to use **AT+QPOWD** command to turn off the module. Please refer to **document [3]** for more details about the command.



## **NOTES**

- 1. To avoid damages to the internal flash, please do not switch off the power supply directly when the module is working. Only after the module is shut down by PWRKEY or AT command can the power supply be cut off.
- 2. When turning off the module with AT command, please keep PWRKEY at high level after execution of the power-off command. Otherwise, the module will be turned on again after a successful turning-off.

#### 3.7. Reset the Module

The module can be reset by driving RESET\_N pin to a low level voltage for 250ms~600ms and then releasing it.

Table 9: RESET\_N Pin Description

Pin Name	Pin No.	Description	DC Characteristics	Comment
			V <sub>IH</sub> max=2.1V	
RESET_N	1	Reset the module	V <sub>IH</sub> min=1.3V	
			V <sub>IL</sub> max=0.5V	

An open drain/collector driver or button can be used to control the RESET\_N pin. A reference circuit is shown as below.




Figure 15: Reference Circuit of RESET\_N with a Driving Circuit






Figure 16: Reference Circuit of RESET\_N with a Button

The timing of reset scenario is illustrated by the following figure.




Figure 17: Timing of Resetting the Module

# NOTES

- RESET\_N can only be used when the module failed to be turned off either by AT+QPOWD command or PWRKEY.
- 2. Please ensure that there is no capacitor with high capacitance on PWRKEY and RESET\_N pins.



# 3.8. (U)SIM Interfaces

EG18 provides two (U)SIM interfaces. The circuitry of (U)SIM interfaces meets ETSI and IMT-2000 requirements. Both 1.8V and 3.0V (U)SIM cards are supported. Dual SIM Single Standby function is supported and (U)SIM card switching is enabled by **AT+QUIMSLOT** command. For more details about this command, please refer to **document [3]**.

Table 10: Pin Definition of the (U)SIM Interfaces

Pin Name	Pin No.	I/O	Description	Comment
USIM1_DET	25	DI	(U)SIM1 card insertion detection	
USIM1_VDD	26	РО	Power supply for (U)SIM1 card	Either 1.8V or 3.0V is supported by the module automatically.
USIM1_CLK	27	DO	Clock signal of (U)SIM1 card	
USIM1_RST	28	DO	Reset signal of (U)SIM1 card	
USIM1_DATA	29	Ю	Data signal of (U)SIM1 card	
USIM2_VDD	74	РО	Power supply for (U)SIM2 card	Either 1.8V or 3.0V is supported by the module automatically.  If (U)SIM2 interface is unused, keep it open.
USIM2_DATA	77	Ю	Data signal of (U)SIM2 card	If (U)SIM2 interface is unused, keep it open.
USIM2_DET	78	DI	(U)SIM2 card insertion detection	If (U)SIM2 interface is unused, keep it open.
USIM2_RST	79	DO	Reset signal of (U)SIM2 card	If (U)SIM2 interface is unused, keep it open.
USIM2_CLK	80	DO	Clock signal of (U)SIM2 card	If (U)SIM2 interface is unused, keep it open.

EG18 supports (U)SIM card hot-plug via USIM\_DET pins. The function supports low level and high level detections, and is disabled by default. Please refer to *document [3]* for more details about **AT+QSIMDET** command.



The following figure shows a reference design for a (U)SIM interface with an 8-pin (U)SIM card connector.




Figure 18: Reference Circuit of a (U)SIM Interface with an 8-Pin (U)SIM Card Connector

If (U)SIM card detection function is not needed, please keep USIM\_DET pins unconnected. A reference circuit for a (U)SIM interface with a 6-pin (U)SIM card connector is illustrated by the following figure.




Figure 19: Reference Circuit of a (U)SIM Interface with a 6-Pin (U)SIM Card Connector



The (U)SIM scenario is illustrated by the following figure.




Figure 20: Timing of (U)SIM

When AT+QSIMDET=1,0 is set, the scenario of hot-plug is illustrated by the following figure.




Figure 21: Timing of Hot-Plug

In order to enhance the reliability and availability of the (U)SIM card in applications, please follow the criteria below in the (U)SIM circuit design:

• Keep the (U)SIM card connector as close as possible to the module. Keep the trace length less than 200mm.



- Keep (U)SIM card signals away from RF and VBAT traces.
- Keep the ground traces between the module and the (U)SIM card connector short and wide. Keep the trace width of ground and USIM\_VDD no less than 0.5mm to maintain the same electric potential.
- To avoid cross-talk between USIM\_DATA and USIM\_CLK, keep them away from each other and shield them with surrounded ground.
- To offer good ESD protection, it is recommended to add a TVS diode array with parasitic capacitance not exceeding 50pF. The 22Ω resistors should be added in series between the module and the (U)SIM card connector to facilitate debugging. Please note that the (U)SIM peripheral circuit should be close to the (U)SIM card connector.
- The pull-up resistor on USIM\_DATA line can improve anti-jamming capability when long layout trace and sensitive occasion are applied, and should be placed close to the (U)SIM card connector.

#### 3.9. USB Interface

EG18 provides one integrated Universal Serial Bus (USB) interface which complies with the USB 3.0 and USB 2.0 specifications. It supports super speed (5Gbps) on USB 3.0 and high speed (480Mbps) and full speed (12Mbps) modes on USB 2.0. The USB interface is used for AT command communication, data transmission, GNSS NMEA sentence output, software debugging, firmware upgrade, and voice over USB\*.

The following table shows the pin definition of USB interface.

**Table 11: Pin Definition of USB Interface** 

Pin Name	Pin No.	I/O	Description	Comment	
USB_VBUS	32	DI	Used for detecting the USB connection	Typical 5.0V	
USB_DP	34	Ю	USB 2.0 differential data bus (+)	Require differential	
USB_DM	33	Ю	USB 2.0 differential data bus (-)	impedance of $90\Omega$	
USB_SS_TX_M	37	АО	USB 3.0 super-speed transmission (-)	Require differential	
USB_SS_TX_P	38	АО	USB 3.0 super-speed transmission (+)	impedance of $90\Omega$	
USB_SS_ RX_P	40	Al	USB 3.0 super-speed receiving (+)	Require differential	
USB_SS_ RX_M	41	Al	USB 3.0 super-speed receiving (-)	impedance of 90Ω	
USB_ID	36	DI	OTG identification	1.8V power domain. If unused, keep it open	
OTG_PWR_EN	143	DO	OTG power control		



For more details about the USB 2.0 and USB 3.0 specifications, please visit http://www.usb.org/home.

The USB interface is recommended to be reserved for firmware upgrade in design. The following figure shows a reference circuit of USB 2.0 and USB 3.0 interface.




Figure 22: Reference Circuit of USB Application

In order to ensure the signal integrity of USB data lines, C1, and C2 have been installed in the module; C3 and C4 must be placed close to the host; and R1, R2, R3 and R4 should be placed close to each other. The extra stubs of trace must be as short as possible.



The USB enumeration scenario is illustrated by the following figure.




Figure 23: Timing of USB Enumeration

The following principles of USB interface should be complied with, so as to meet USB 2.0 and USB 3.0 specifications.

- It is important to route the USB 2.0 & 3.0 signal traces as differential pairs with total grounding. The impedance of USB differential trace is 90Ω.
- For USB 2.0 signal traces, the trace length should be less than 120mm, and the differential data pair matching should be less than 2mm (15ps).
- For USB 3.0 signal traces, the maximum length of each differential data pair (TX/RX) is recommended to be less than 100mm, and each differential data pair matching should be less than 0.7mm (5ps).
- Do not route signal traces under crystals, oscillators, magnetic devices, PCIe and RF signal traces. It
  is important to route the USB differential traces in inner-layer of the PCB, and surround the traces
  with ground on that layer and with ground planes above and below.
- If a USB connector is used, please keep the ESD protection components as close to the USB connector as possible. Pay attention to the influence of junction capacitance of ESD protection components on USB data traces. Typically, the capacitance value of ESD protection components should be less than 2.0pF for USB 2.0, and less than 0.4pF for USB 3.0.
- If possible, reserve a 0Ω resistor on USB\_DP and USB\_DM lines respectively.



"\*" means under development.



#### 3.10. UART Interfaces

The module provides three UART interfaces: main UART interface, debug UART interface, and BT UART interface. Features of these interfaces are shown as below:

- Main UART interface supports 4800bps, 9600bps, 19200bps, 38400bps, 57600bps, 115200bps (default), 230400bps, 460800bps, and 921600bps baud rates. It is used for data transmission and AT command communication. And it supports RTS and CTS hardware flow control.
- Debug UART interface supports 115200bps baud rate. It is used for Linux console and log output.
- BT UART interface supports 115200bps baud rate. It is used for BT communication and can be multiplexed into SPI interface\*.



"\*" means under development.

#### 3.10.1. Main UART Interface

The following table shows the main UART interface pin definition.

**Table 12: Pin Definition of Main UART Interface** 

Pin Name	Pin No.	I/O	Description	Comment
CTS	56	DO	Clear to send	1.8V power domain
RTS	57	DI	Request to send	1.8V power domain
RXD	58	DI	Receive data	1.8V power domain
DCD	59	DO	Data carrier detection	1.8V power domain
TXD	60	DO	Transmit data	1.8V power domain
RI	61	DO	Ring indication	1.8V power domain
DTR	62	DI	Data terminal ready, sleep mode control	1.8V power domain



## 3.10.2. Debug UART Interface

The following table shows the pin definition of debug UART interface.

**Table 13: Pin Definition of Debug UART Interface** 

Pin Name	Pin No.	I/O	Description	Comment
DBG_RXD	136	DI	Receive data	1.8V power domain
DBG_TXD	137	DO	Transmit data	1.8V power domain

#### 3.10.3. BT UART Interface

The following table shows the pin definition of BT UART interface.

Table 14: Pin Definition of the BT UART Interface

Pin Name	Pin No.	I/O	Description	Comment
BT_EN	3	DO	BT function enable control	
BT_TXD	163	DO	Transmit data	_
BT_CTS	164	DO	Clear to send	1.8V power domain  If unused, keep it open.
BT_RXD	165	DI	Receive data	
BT_RTS	166	DI	Request to send	_

## 3.10.4. UART Application

EG18 provides 1.8V UART interfaces. A level translator should be used if the application is equipped with a 3.3V UART interface.

The logic levels are described in the following table.

Table 15: Logic Levels of Digital I/O

Parameter	Min.	Max.	Unit
V <sub>IL</sub>	-0.3	0.6	V



V <sub>IH</sub>	1.2	2.0	V
V <sub>OL</sub>	0	0.45	V
V <sub>OH</sub>	1.35	1.8	V

A level translator TXS0108EPWR provided by Texas Instruments is recommended. The following figure shows a reference design.




Figure 24: Level Translation Reference Circuit with an IC

Please visit <a href="http://www.ti.com">http://www.ti.com</a> for more information.



Another example with transistor translation circuit is shown as below. The circuit designs for the parts shown with dotted lines refer to the design of TXD and RXD, and please pay attention to the direction of connection.




Figure 25: Level Translation Reference Circuit with MOSFETs

NOTE

Transistor circuit solution is not suitable for applications with high baud rates exceeding 460kbps.

#### 3.11. SPI Interface\*

EG18 provides one SPI interface multiplexed from BT UART interface. The interface only supports master mode with a maximum clock frequency up to 50MHz. The following table shows the pin definition of SPI interface.

**Table 16: Pin Definition of SPI Interface** 

Pin Name	Pin No.	I/O	Description	Comment	
BT_TXD	163	DO	Can be multiplexed into SPI_MOSI.	- 1.8V power domain	
BT_CTS	164	DO	Can be multiplexed into SPI_CLK.		



BT_RXD	165	DI	Can be multiplexed into SPI_MISO.
BT_RTS	166	DI	Can be multiplexed into SPI_CS.

The following figure shows the timing of SPI Interface.




Figure 26: Timing of SPI Interface

The related parameters of SPI timing are listed in the following table.

**Table 17: Parameters of SPI Interface Timing** 

Parameter	Description	Min.	Тур.	Max.	Unit
Т	SPI clock period	20.0	-	-	ns
t(ch)	SPI clock high level time	9.0	-	-	ns
t(cl)	SPI clock low level time	9.0	-	-	ns
t(mov)	SPI master data output valid time	-5.0	-	5.0	ns
t(mis)	SPI master data input setup time	5.0	-	-	ns
t(mih)	SPI master data input hold time	1.0	-	-	ns

NOTE

"\*" means under development.



#### 3.12. PCM and I2C Interfaces

EG18 supports audio communication via Pulse Code Modulation (PCM) digital interface and I2C interfaces.

The PCM interface supports the following modes:

- Primary mode (short frame synchronization, works as both master and slave)
- Auxiliary mode (long frame synchronization, works as master only)

In primary mode, the data is sampled on the falling edge of the PCM\_CLK and transmitted on the rising edge. The PCM\_SYNC falling edge represents the MSB. In this mode, PCM interface supports 256kHz, 512kHz, 1024kHz or 2048kHz PCM\_CLK at 8kHz PCM\_SYNC, and also supports 4096kHz PCM\_CLK at 16kHz PCM\_SYNC.

In auxiliary mode, the data is sampled on the falling edge of the PCM\_CLK and transmitted on the rising edge. The PCM\_SYNC rising edge represents the MSB. In this mode, PCM interface operates with a 256kHz PCM\_CLK and an 8kHz, 50% duty cycle PCM\_SYNC only.

EG18 supports 16-bit linear data format. The following figures show the primary mode's timing relationship with 8kHz PCM\_SYNC and 2048kHz PCM\_CLK, as well as the auxiliary mode's timing relationship with 8kHz PCM\_SYNC and 256kHz PCM\_CLK.




Figure 27: Primary Mode Timing






Figure 28: Auxiliary Mode Timing

The following table shows the pin definition of PCM interface and I2C interface, both of which can be applied on audio codec design.

Table 18: Pin Definition of PCM interface and I2C Interface

Pin Name	Pin No.	I/O	Description	Comment
PCM_IN	66	DI	PCM data input	1.8V power domain. If unused, keep it open.
PCM_OUT	68	DO	PCM data output	1.8V power domain. If unused, keep it open.
PCM_SYNC	65	Ю	PCM data frame synchronization signal	1.8V power domain. In master mode, it is an output signal. In slave mode, it is an input signal. If unused, keep it open.
PCM_CLK	67	Ю	PCM data clock	1.8V power domain. In master mode, it is an output signal. In slave mode, it is an input signal. If unused, keep it open.
I2C_SDA	42	OD	I2C serial data	An external pull-up resistor is required. If unused, keep it open.
I2C_SCL	43	OD	I2C serial clock	An external pull-up resistor is required.  If unused, keep it open.
I2S_MCLK	152	DO	Clock output	Provide a digital clock output for an external audio codec. If unused, keep it open.



Clock and mode can be configured by AT command, and the default configuration is master mode using short frame synchronization format with 2048kHz PCM\_CLK and 8kHz PCM\_SYNC. Please refer to **document [3]** for details about **AT+QDAI** command.

The following figure shows a reference design of PCM interface with an external codec IC.




Figure 29: Reference Circuit of PCM Application with Audio Codec

#### **NOTES**

- 1. It is recommended to reserve an RC (R=22 $\Omega$ , C=22pF) circuit on the PCM lines, especially for PCM\_CLK.
- 2. EG18 works as a master device pertaining to I2C interface.

## 3.13. ADC Interfaces

The module provides two Analog-to-Digital Converters (ADC) interfaces. AT+QADC=0 command can be executed to read the voltage value on ADC0. AT+QADC=1 command can be executed to read the voltage value on ADC1 pin. For more details about these AT+QADC commands, please refer to document [3].



In order to improve the accuracy of ADC, the trace of ADC should be surrounded by ground.

**Table 19: Pin Definition of the ADC Interfaces** 

Pin Name	Pin No.	Description
ADC0	173	General purpose analog to digital converter interface.  If unused, keep it open.
ADC1 175		General purpose analog to digital converter interface If unused, keep it open.

The following table describes characteristics of ADC interfaces.

**Table 20: Characteristics of ADC Interfaces** 

Parameter	Min.	Тур.	Max.	Unit
ADC0 Voltage Range	0		1.875	V
ADC1 Voltage Range	0		1.875	V
ADC Resolution		15		bits

## NOTES

- 1. The input voltage of ADC should not exceed 1.875V.
- 2. It is prohibited to supply any voltage to ADC pins when the power supply to VBAT is cut off.
- 3. It is recommended to use resistor divider circuit for ADC application.

#### 3.14. Network Status Indication

The network indication pins can be used to drive network status indication LEDs. The following tables describe pin definition and logic level changes in different network status.

Table 21: Pin Definition of Network Status/Activity Indicator

Pin Name	Pin No.	I/O	Description	Comment
NET_MODE	147	DO	Indicate the module's network registration mode.	1.8V power domain If unused, keep it open.



NET STATUS	170	DO	Indicate the module's network	1.8V power domain
NEI_STATUS	170	DO	activity status.	If unused, keep it open.

Table 22: Working State of the Network Status/Activity Indicator

Pin Name	Status	Description
NET_MODE	Always High	Registered on network
	Always Low	Others
NET_STATUS	Flicker slowly (200ms High/1800ms Low)	Network searching
	Flicker slowly (1800ms High/200ms Low)	Idle
	Flicker quickly (125ms High/125ms Low)	Data transfer ongoing
	Always High	Voice calling

A reference circuit is shown by the following figure.




Figure 30: Reference Circuit of the Network Indicator



# 3.15. Operation Status Indication

The STATUS pin is set as the module status indicator. It outputs high level voltage when the module is turned on.

The following table describes pin definition of STATUS pin.

**Table 23: Pin Definition of STATUS** 

Pin Name	Pin No.	I/O	Description	Comment
STATUS 171	DO	Indicate the module's operation status	1.8V power domain	
			·	If unused, keep it open.

A reference circuit is shown as below.




Figure 31: Reference Circuits of STATUS

### 3.16. RI Behaviors

**AT+QCFG="risignaltype","physical"** command can be executed to configure RI behaviors.

No matter on which port a URC is presented, the URC will trigger the behavior of RI pin.

NOTE

The URC can be output from UART port, USB AT port and USB modem port by executing **AT+QURCCFG** command. The default port is USB AT port.



In addition, RI behavior can be configured flexibly. The default behavior of the RI is shown as below.

Table 24: RI Behaviors

State	Response
Idle	RI keeps at high level
URC	RI outputs 120ms low pulse when a new URC returns

The RI behavior can be changed by executing **AT+QCFG="urc/ri/ring"** command. Please refer to **document [3]** for more details.

## 3.17. PCle Interface\*

EG18 provides one integrated PCIe (Peripheral Component Interconnect Express) interface which complies with the PCI Express Specification, Revision 2.1 and supports 5Gbps per lane. The PCIe interface of EG18 is only used for data transmission.

- PCI Express Specification Revision 2.1 compliance
- Data rate at 5Gbps per lane
- Can be used to connect to an external Ethernet IC (MAC and PHY) or WLAN IC

The following table shows the pin definition of PCIe interface.

Table 25: Pin Definition of the PCIe Interface

Pin Name	Pin No.	I/O	Description	Comment
PCIE_REFCLK_P	179	AI/AO	Input/Output PCIe reference clock (+)	If unused, keep it open.
PCIE_REFCLK_M	180	AI/AO	Input/Output PCIe reference clock (-)	If unused, keep it open.
PCIE_TX_M	182	AO	PCIe transmit (-)	If unused, keep it open.
PCIE_TX_P	183	AO	PCIe transmit (+)	If unused, keep it open.
PCIE_RX_M	185	AI	PCIe receive (-)	If unused, keep it open.
PCIE_RX_P	186	Al	PCIe receive (+)	If unused, keep it open.



PCIE_CLK_REQ_N	188	Ю	PCIe clock request	In master mode, it is an input signal. In slave mode, it is an output signal. If unused, keep it open.
PCIE_RST_N	189	Ю	PCIe reset	In master mode, it is an output signal. In slave mode, it is an input signal. If unused, keep it open.
PCIE_WAKE_N	190	Ю	PCIe wake	In master mode, it is an input signal. In slave mode, it is an output signal. If unused, keep it open.

EG18 supports either Root Complex (RC) or Endpoint (EP) Mode through software configuration.



"\*" means under development.



### 3.17.1. Root Complex Mode

In this mode, the module is configured to act as a PCIe RC device. The following figure shows a reference circuit of PCIe RC mode.




Figure 32: PCIe Interface Reference Circuit (RC Mode)



#### 3.17.2. Endpoint Mode

In this mode, the module is configured to act as a PCIe EP device. The following figure shows a reference circuit of PCIe EP mode.




Figure 33: PCIe Interface Reference Circuit (EP Mode)

In order to ensure the signal integrity of PCIe interface, C1 and C2 have been placed inside the module. C3 and C4 should be placed close to the host, and R1, R2, R3 and R4 should be placed close to the module and also close to each other. The extra stubs of trace must be as short as possible.

The following principles of PCIe interface design should be complied with, so as to meet PCIe V2.1 specifications.

- It is important to route the USB 2.0 & PCIe signal traces as differential pairs with total grounding.
- For USB 2.0 signal traces, the trace lengths should be less than 120mm, the differential data pair



- matching should be less than 2mm (15ps).
- For PCIe signal traces, the maximum length of each differential data pair (TX/RX) is recommended to be less than 250mm, and each differential data pair matching should be less than 0.7mm (5ps).
- Do not route signal traces under crystals, oscillators, magnetic devices or RF signal traces. It is important to route the PCIe differential traces in inner-layer of the PCB, and surround the traces with ground on that layer and with ground planes above and below.
- If possible, reserve a  $0\Omega$  resistor on USB\_DP and USB\_DM lines, respectively.

## NOTE

USB is required because PCIe does not support features such as firmware upgrade, GNSS NMEA output and software debugging. Firmware upgrade must be realized over USB 2.0, while GNSS NMEA output and software debugging can be realized over USB 2.0/3.0 (USB 2.0 is recommended).

#### 3.18. SDIO Interface\*

EG18 provides one SDIO interface which supports SD 3.0 protocol and eMMC\*. The following table shows the pin definition.

Table 26: Pin Definition of SDIO Interface

Pin Name	Pin No.	I/O	Description	Comment
SD_VDD	46	РО	SD card application: SDIO pull up power source eMMC application: Keep it open when used for eMMC	<ul><li>1.8V/3.0V configurable output.</li><li>Cannot be used for SD card power supply.</li></ul>
SD_DATA3	48	Ю	SDIO data signal (bit 3)	If unused, keep it open.
SD_DATA2	47	Ю	SDIO data signal (bit 2)	If unused, keep it open.
SD_DATA1	50	Ю	SDIO data signal (bit 1)	If unused, keep it open.
SD_DATA0	49	Ю	SDIO data signal (bit 0) If unused, keep it	
SD_CMD	51	Ю	SDIO command signal	If unused, keep it open.
SD_DET	52	DI	SD card insertion detection  1.8V power domain lift unused, keep in the second lift unused, keep in the second lift unused.	
SD_CLK	53	DO	SDIO clock signal	If unused, keep it open.



The following figure shows an SDIO interface reference design.




Figure 34: Reference Circuit of SD Card Application

Please follow the principles below in the SD card circuit design:

- The voltage range of SD power supply is 2.7V~3.6V and a sufficient current up to 0.8A should be provided. As the maximum output current of SD\_VDD is 50mA which can only be used for SDIO pull-up resistors, an external power supply is needed for SD card.
- To avoid jitter of bus, resistors R7 to R11 are needed to pull up the SDIO to SD\_VDD. Value of these resistors is among  $10k\Omega\sim100k\Omega$  and the recommended value is  $100k\Omega$ .
- In order to improve signal quality, it is recommended to add 0Ω resistors R1 to R6 in series between the module and the SD card. The bypass capacitors C1 to C6 are reserved and not mounted by default. All resistors and bypass capacitors should be placed close to the module.
- In order to offer good ESD protection, it is recommended to add a TVS diode on SD card pins.
- The load capacitance of SDIO bus needs to be less than 40pF.
- It is important to route the SDIO signal traces with total grounding. The impedance of SDIO data trace is  $50\Omega$  (±10%).
- Keep SDIO signals far away from other sensitive circuits/signals such as RF circuits, and analog signals, as well as noisy signals such as clock signals, and DCDC signals.
- It is recommended to keep the trace length difference between CLK and DATA/CMD less than 1mm and the total routing length less than 50mm. The total trace length inside the module is 36mm, so the exterior total trace length should be less than 14mm.
- Make sure the spacing between two adjacent traces is two times of the trace width and the load capacitance of SDIO bus should be less than 40pF.



## 3.19. Antenna Tuner Control Interfaces\*

The module provides two methods to control external antenna tuner: through RFFE signals or GPIO signals. Customers can choose either one according to their tuner design. The following table lists the pin definitions of these RFFE and GPIO signals.

Table 27: Pin Definition of RFFE Interface Used to Control Antenna Tuner

Pin Name	Pin No.	I/O	Description	Comment
RFFE_CLK	71	DO	RFFE serial interface used for external	If unused, keep it open.
RFFE_DATA	73	Ю	tuner control.	If unused, keep it open.
VDD_EXT	168	РО	Provide 1.8V for external RF Circuit VIO.	If unused, keep it open.
VDD_RF	162	РО	Provide 2.85V for external RF circuit.	If unused, keep it open.

The following figure shows sketch map of MIPI Tuner control:




Figure 32: Sketch map of MIPI Tuner control

Table 28: Pin Definition of GPIO Interface Used to Control Antenna Tuner

Pin Name	Pin No.	1/0	Description	Comment
GPIO_3	159	Ю	GPIO interface dedicated for external	If unused, keep it open.
GPIO_4	161	Ю	tuner control.	If unused, keep it open.



GPIO_5	172	Ю		If unused, keep it open.
VDD_RF	162	РО	Provide 2.85V for external RF circuit.	If unused, keep it open.



"\*" means under development.

# 3.20. USB\_BOOT Interface

EG18 provides a USB\_BOOT pin. Developers can pull up USB\_BOOT to VDD\_EXT before powering on the module, to make the module enter into emergency download mode when powered on. In this mode, the module supports firmware upgrade over USB interface.

Table 29: Pin Definition of USB\_BOOT Interface

Pin Name	Pin No.	I/O	Description	Comment
USB_BOOT	140	DI	Force the module to enter into emergency download mode	1.8V power domain. Active high. If unused, keep it open.

The following figure shows a reference circuit of USB\_BOOT interface.




Figure 35: Reference Circuit of USB\_BOOT Interface



## 3.21. **GPIOs**

In addition to the three GPIOs dedicated for external tuner control, the module provides 2 GPIOs for customers' design.

**Table 30: Pin Definition of GPIOs** 

Pin Name	Pin No.	I/O	Description	Comment
GPIO_1	138	Ю	Conoral purpose input/output port	If unused, keep it open.
GPIO_2	139	Ю	— General purpose input/output port	If unused, keep it open.



# **4** GNSS Receiver

# 4.1. General Description

EG18 includes a fully integrated global navigation satellite system solution that supports Gen9HT-Lite of Qualcomm (GPS, GLONASS, BeiDou, Galileo and QZSS).

EG18 supports standard NMEA-0183 protocol, and outputs NMEA sentences at 1Hz data update rate via USB interface by default.

By default, EG18 GNSS engine is switched off. It has to be switched on via AT command. For more details about GNSS engine technology and configurations, please refer to *document* [4].

#### 4.2. GNSS Performance

The following table shows GNSS performance of EG18.

**Table 31: GNSS Performance** 

Parameter	Description	Conditions	Тур.	Unit
	Cold start	Autonomous	-147	dBm
Sensitivity (GNSS)	Reacquisition	Autonomous	-159	dBm
` '	Tracking	Autonomous	-159	dBm
	Cold start	Autonomous	35	S
TTFF	@open sky	XTRA enabled	18	S
(GNSS)	Warm start	Autonomous	30	S
	@open sky	XTRA enabled	2.5	S



	Hot start @open sky	Autonomous	3	S
		XTRA enabled	2	S
Accuracy (GNSS)	CEP-50	Autonomous @open sky	1.5	m

# 4.3. Layout Guidelines

The following layout guidelines should be taken into account in customers' design.

- Maximize the distance among GNSS antenna, main antenna and Rx-diversity antenna.
- Digital circuits such as (U)SIM card, USB interface, camera module, display connector and SD card should be kept away from the antennas.
- Use ground vias around the GNSS trace and sensitive analog signal traces to provide coplanar isolation and protection.
- Keep the characteristic impedance for ANT\_GNSS trace to 50Ω.

Please refer to *Chapter 5* for GNSS reference design and antenna installation.



# **5** Antenna Interfaces

EG18 provides a main antenna interface, an Rx-diversity antenna interface, two MIMO antenna interfaces, and a GNSS antenna interface. The impedance of antenna ports is  $50\Omega$ .

# 5.1. Main/Rx-diversity/MIMO Antenna Interfaces

#### 5.1.1. Pin Definition

The pin definition of main antenna interface, Rx-diversity antenna interface and MIMO antenna interfaces is shown as below.

Table 32: Pin Definition of the Main/Rx-diversity/MIMO Antenna Interfaces

Pin Name	Pin No.	I/O	Description	Comment
ANT_MAIN	107	Ю	Main antenna interface	50Ω impedance
ANT_DIV	127	Al	Rx-diversity antenna interface	50Ω impedance
ANT_MIMO1	101	Al	4x4 MIMO antenna interface	50Ω impedance
ANT_MIMO2	113	Al	4x4 MIMO antenna interface	50Ω impedance

#### 5.1.2. Operating Frequencies

**Table 33: EG18-EA Operating Frequencies** 

Transmit	Receive	Unit
1920~1980	2110~2170	MHz
1710~1785	1805~1880	MHz
824~849	869~894	MHz
880~915	925~960	MHz
	1920~1980 1710~1785 824~849	1920~1980 2110~2170 1710~1785 1805~1880 824~849 869~894



LTE B1	1920~1979.9	2110~2169.9	MHz
LTE B3	1710~1784.9	1805~1879.9	MHz
LTE B5	824~848.9	869~893.9	MHz
LTE B7	2500~2569.9	2620~2689.9	MHz
LTE B8	880~914.9	925~959.9	MHz
LTE B20	832~861.9	791~820.9	MHz
LTE B28	703~747.9	758~802.9	MHz
LTE B38	2570~2619.9	2570~2619.9	MHz
LTE B40	2300~2399.9	2300~2399.9	MHz
LTE B41	2496~2689.9	2496~2689.9	MHz

**Table 34: EG18-NA Operating Frequencies** 

3GPP Band	Transmit	Receive	Unit
WCDMA B2	1850~1910	1930~1990	MHz
WCDMA B4	1710~1755	2110~2155	MHz
WCDMA B5	824~849	869~894	MHz
LTE B2	1850~1910	1930~1990	MHz
LTE B4	1710~1755	2110~2155	MHz
LTE B5	824~849	869~894	MHz
LTE B7	2500~2570	2620~2690	MHz
LTE B12	699~716	729~746	MHz
LTE B13	777~787	746~756	MHz
LTE B14	788~798	758~768	MHz
LTE B25	1850~1915	1930~1995	MHz
LTE B26	814~849	859~894	MHz
LTE B29	-	717~728	MHz



LTE B30	2305~2315	2350~2360	MHz
LTE B41	2496~2689.9	2496~2689.9	MHz
LTE B66	1710~1780	2110~2200	MHz
LTE B71	617~652	663~698	MHz

#### 5.1.3. Reference Design of RF Antenna Interfaces

A reference design of ANT\_MAIN, ANT\_DIV, ANT\_MIMO1 and ANT\_MIMO2 interfaces is shown as below. It should reserve a  $\pi$ -type matching circuit for better RF performance. The  $\pi$ -type matching components (R1/C1/C2, R2/C3/C4, R3/C5/C6, R4/C7/C8) should be placed as close to the antennas as possible and are mounted according to the actual debugging. C1 to C8 are not mounted and a 0 $\Omega$  resistor is mounted on R1 to R4 respectively by default.




Figure 36: Reference Circuit of RF Antenna Interfaces

**NOTE** 

Please keep a proper distance between the main antenna and the Rx-diversity antenna to improve the receiving sensitivity.



# 5.2. GNSS Antenna Interface

#### 5.2.1. Pin Definition

The following tables show pin definition and frequency specification of GNSS antenna interface.

**Table 35: Pin Definition of GNSS Antenna Interface** 

Pin Name	Pin No.	I/O	Description	Comment
ANT_GNSS	119	Al	GNSS antenna interface	50Ω impedance

### 5.2.2. GNSS Frequency

**Table 36: GNSS Frequency** 

Туре	Frequency	Unit
GPS	1575.42±1.023	MHz
GLONASS	1597.5~1605.8	MHz
Galileo	1575.42±2.046	MHz
BeiDou	1561.098±2.046	MHz
QZSS	1575.42	MHz



# 5.2.3. Reference Design of GNSS Antenna Interface

A reference design of GNSS antenna is shown as below.




Figure 37: Reference Circuit of GNSS Antenna Interface

#### **NOTES**

- 1. An external LDO can be selected to supply power according to the active antenna requirement.
- 2. If the module is designed with a passive antenna, then the VDD circuit is not needed.



### 5.3. Reference Design of RF Layout

For user's PCB, the characteristic impedance of all RF traces should be controlled to  $50\Omega$ . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, height from the reference ground to the signal layer (H), and the spacing between RF traces and grounds (S). Microstrip or coplanar waveguide is typically used in RF layout to control characteristic impedance. The following are reference designs of microstrip or coplanar waveguide with different PCB structures.




Figure 38: Microstrip Design on a 2-layer PCB




Figure 39: Coplanar Waveguide Design on a 2-layer PCB




Figure 40: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)






Figure 41: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)

In order to ensure RF performance and reliability, the following principles should be complied with in RF layout design:

- Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to  $50\Omega$ .
- The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible, and all the right-angle traces should be changed to curved ones.
- There should be clearance under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground could help to improve RF performance. The distance between the ground vias and RF traces should be no less than two times as wide as RF signal traces (2\*W).

For more details about RF layout, please refer to document [7].

#### 5.4. Antenna Installation

#### 5.4.1. Antenna Requirements

The following table shows the requirements on main antenna, Rx-diversity antenna and GNSS antenna.

**Table 37: Antenna Requirements** 

Туре	Requirements
	Frequency range: 1559MHz~1609 MHz
	Polarization: RHCP or linear
GNSS 1)	VSWR: <2 (Typ.)
	Passive antenna gain: >0dBi
	Active antenna noise figure: <1.5dB



	Active antenna gain: >0dBi			
	Active antenna embedded LNA gain: <17dB			
	VSWR: ≤ 2			
	Efficiency: >30%			
	Max Input Power: 50W			
	Input Impedance: 50Ω			
	Cable Insertion Loss: <1dB			
WCDMA/LTE	(WCDMA B5/B8/,			
VVCDIVIA/LTE	LTE B5/B8/B12/B13/B14/B20/B26/B28/B29/B71)			
	Cable Insertion Loss: <1.5dB			
	(WCDMA B1/B2/B3/B4/,			
	LTE B1/B2/B3/B4/B25/B66)			
	Cable Insertion Loss <2dB			
	(LTE B7/B38/B40/B41/B30)			

#### **NOTE**

<sup>1)</sup> It is recommended to use a passive GNSS antenna when LTE B13 or B14 is supported, as the use of active antenna may generate harmonics which will affect the GNSS performance.

#### 5.4.2. Recommended RF Connector for Antenna Installation

If RF connector is used for antenna connection, it is recommended to use the U.FL-R-SMT connector provided by *Hirose*.




Figure 42: Dimensions of the U.FL-R-SMT Connector (Unit: mm)



U.FL-LP serial connector listed in the following figure can be used to match the U.FL-R-SMT.

	U.FL-LP-040	U.FL-LP-066	U.FL-LP(V)-040	U.FL-LP-062	U.FL-LP-088
Part No.	1.93	SE 1	87 3.4 97	87	S 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
Mated Height	2.5mm Max. (2.4mm Nom.)	2.5mm Max. (2.4mm Nom.)	2.0mm Max. (1.9mm Nom.)	2.4mm Max. (2.3mm Nom.)	2.4mm Max. (2.3mm Nom.)
Applicable cable	Dia. 0.81mm Coaxial cable	Dia. 1.13mm and Dia. 1.32mm Coaxial cable	Dia. 0.81mm Coaxial cable	Dia. 1mm Coaxial cable	Dia. 1.37mm Coaxial cable
Weight (mg)	53.7	59.1	34.8	45.5	71.7
RoHS			YES		

Figure 43: Mechanicals of U.FL-LP Connectors

The following figure describes the space factor of mating plugs.




Figure 44: Space Factor of Mating Plugs (Unit: mm)

For more details, please visit <a href="http://www.hirose.com">http://www.hirose.com</a>.



# **6** Electrical, Reliability and Radio Characteristics

# **6.1. Absolute Maximum Ratings**

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

**Table 38: Absolute Maximum Ratings** 

Parameter	Min.	Max.	Unit
VBAT_RF/VBAT_BB	-0.3	4.7	V
USB_VBUS	-0.3	5.5	V
Peak Current of VBAT_BB	0	1.2	A
Peak Current of VBAT_RF	0	1.5	A
Voltage at Digital Pins	-0.3	2.3	V
Voltage at ADC0	0	1.875	V
Voltage at ADC1	0	1.875	V



# 6.2. Power Supply Ratings

Table 39: The Module's Power Supply Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
VBAT	VBAT_BB and VBAT_RF	The actual input voltages must stay between the minimum and maximum values.	3.3	3.8	4.3	V
USB_VBUS	USB connection detection		3.3	5.0	5.25	V

# 6.3. Operation and Storage Temperatures

The operation and storage temperatures are listed in the following table.

**Table 40: Operation and Storage Temperatures** 

Parameter	Min.	Тур.	Max.	Unit
Operation Temperature Range 1)	-30	+25	+70	°C
Extended Operation Range 2)	-40		+85	°C
Storage temperature range	-40		+90	°C

#### **NOTES**

- 1. 1) Within operating temperature range, the module is 3GPP compliant.
- 2. <sup>2)</sup> Within extended temperature range, proper mounting, heating sinks and active cooling may be required to make certain functions of the module such as voice, SMS, data transmission to be realized. Only one or more parameters like Pout might reduce in their value and exceed the specified tolerances. When the temperature returns to normal operating temperature levels, the module will meet 3GPP specifications again.



# **6.4. Current Consumption**

# 6.4.1. EG18-EA Current Consumption

**Table 41: EG18-EA Current Consumption** 

Parameter	Description	Conditions	Тур.	Unit
I <sub>VBAT</sub>	OFF state	Power down	20	μΑ
		AT+CFUN=0 (USB disconnected)	0.98	mA
		WCDMA PF=64 (USB disconnected)	2.51	mA
		WCDMA PF=128 (USB disconnected)	1.94	mA
		WCDMA PF=256 (USB disconnected)	1.62	mA
		WCDMA PF=512 (USB disconnected)	1.49	mA
		LTE-FDD PF=32 (USB disconnected)	4.32	mA
		LTE-FDD PF=64 (USB disconnected)	2.74	mA
I <sub>VBAT</sub>	Sleep state	LTE-FDD PF=128 (USB disconnected)	2.11	mA
IVBAT	Sieep state	LTE-FDD PF=256 (USB disconnected)	1.72	mA
		LTE-TDD PF=32 (USB disconnected)	4.39	mA
	LTE-TDD PF=64 (USB disconnected)	2.87	mA	
		LTE-TDD PF=128 (USB disconnected)	2.21	mA
		LTE-TDD PF=256 (USB disconnected)	1.78	mA
		WCDMA PF=64 (USB Suspend)	2.74	mA
		LTE-FDD PF=64 (USB Suspend)	2.83	mA
		LTE-TDD PF=64 (USB Suspend)	2.96	mA
		WCDMA PF=64 (USB disconnected)	9.23	mA
		WCDMA PF=64 (USB active)	24.41	mA
$I_{VBAT}$	Idle state	LTE-FDD PF=64 (USB disconnected)	8.91	mA
		LTE-FDD PF=64 (USB active)	24.82	mA
		LTE-TDD PF=64 (USB disconnected)	9.13	mA



		LTE-TDD PF=64 (USB active)	24.97	mA
	WCDMA B1 HSDPA CH10700 @23.4dBm	460	mA	
	WCDMA B1 HSUPA CH10700 @23.5dBm	460	mA	
		WCDMA B3 HSDPA CH1338 @23.3dBm	502	mA
luna	WCDMA data	WCDMA B3 HSUPA CH1338 @23.4dBm	508	mA
I <sub>VBAT</sub>	transfer (GNSS OFF)	WCDMA B5 HSDPA CH4407 @23.4dBm	558	mA
		WCDMA B5 HSUPA CH4407 @23.3dBm	539	mA
		WCDMA B8 HSDPA CH3012 @23.3dBm	569	mA
		WCDMA B8 HSUPA CH3012 @23.4dBm	571	mA
		LTE-FDD B1 CH300 @23.4dBm	550	mA
	LTE-FDD B3 CH1575 @23.3dBm	606	mA	
	LTE-FDD B5 CH2525 @23.1dBm	515	mA	
	LTE-FDD B7 CH3100 @23.1dBm	764	mA	
lus	LTE data transfer (GNSS	LTE-FDD B8 CH3625 @23.2dBm	571	mA
IVBAT	OFF)	LTE-FDD B20 CH6300 @23.1dBm	540	mA
		LTE-FDD B28 CH9435 @23.1dBm	533	mA
		LTE-TDD B38 CH38000 @23.3dBm	352	mA
		LTE-TDD B40 CH39150 @23.2dBm	336	mA
		LTE-TDD B41 CH40620 @23.1dBm	339	mA
		WCDMA B1 CH10700 @23.5dBm	463	mA
l	WCDMA voice	WCDMA B3 CH1338 @23.4dBm	502	mA
Ivbat	call	WCDMA B5 CH4407 @23.4dBm	557	mA
		WCDMA B8 CH3012 @23.5dBm	569	mA

# **NOTE**

For detailed power consumption data of EG18-EA CA combinations, please refer to *document* [1].



# 6.4.2. EG18-NA Current Consumption

**Table 42: EG18-NA Current Consumption** 

Parameter	Description	Conditions	Тур.	Unit
I <sub>VBAT</sub>	OFF state	Power down	15	μΑ
		AT+CFUN=0 (USB disconnected)	1.08	mA
		WCDMA PF=64 (USB disconnected)	2.53	mA
		WCDMA PF=128 (USB disconnected)	2.05	mA
		WCDMA PF=256 (USB disconnected)	1.81	mA
		WCDMA PF=512 (USB disconnected)	1.7	mA
		LTE-FDD PF=32 (USB disconnected)	4.55	mA
		LTE-FDD PF=64 (USB disconnected)	3.11	mA
	Ola constata	LTE-FDD PF=128 (USB disconnected)	2.45	mA
$I_{VBAT}$	Sleep state	LTE-FDD PF=256 (USB disconnected)	2.07	mA
		LTE-TDD PF=32 (USB disconnected)	4.49	mA
		LTE-TDD PF=64 (USB disconnected)	3.11	mA
		LTE-TDD PF=128 (USB disconnected)	2.44	mA
		LTE-TDD PF=256 (USB disconnected)	2.1	mA
		WCDMA PF=64 (USB Suspend)	2.89	mA
		LTE-FDD PF=64 (USB Suspend)	3.49	mA
		LTE-TDD PF=64 (USB Suspend)	3.49	mA
		WCDMA PF=64 (USB disconnected)	8.45	mA
		WCDMA PF=64 (USB active)	22.71	mA
1	Idlo ototo	LTE-FDD PF=64 (USB disconnected)	9.07	mA
$I_{VBAT}$	Idle state	LTE-FDD PF=64 (USB active)	23.41	mA
		LTE-TDD PF=64 (USB disconnected)	9.25	mA
		LTE-TDD PF=64 (USB active)	23.4	mA



		WCDMA B2 HSDPA CH9800 @22.89dBm	678.24	mA
, WCDMA data transfer	WCDMA B2 HSUPA CH9800 @22.94dBm	669.07	mA	
	WCDMA B4 HSDPA CH1412 @23.22dBm	543.58	mA	
IVBAT	(GNSS OFF)	WCDMA B4 HSUPA CH1412 @23.2dBm	579.04	mA
		WCDMA B5 HSDPA CH4407 @23.4dBm	553.84	mA
		WCDMA B5 HSUPA CH4407 @23.3dBm	558.13	mA
		LTE-FDD B2 CH900 @23.3dBm	748.15	mA
		LTE-FDD B4 CH2175 @23.4dBm	652.72	mA
		LTE-FDD B5 CH2525 @22.83dBm	523.46	mA
	LTE-FDD B7 CH3100 @22.85dBm	894.89	mA	
	LTE-FDD B12 CH5095 @22.86dBm	517.59	mA	
		LTE-FDD B13 CH5230 @23.1dBm	587.83	mA
I <sub>VBAT</sub> LTE data transfer (GNSS OFF)	LTE-FDD B14 CH5330 @23.35dBm	530.37	mA	
	,	LTE-FDD B25 CH8365 @23.34dBm	770.79	mA
		LTE-FDD B26 CH8865 @23.39dBm	586.49	mA
		LTE-FDD B30 CH9820 @23.35dBm	797.07	mA
		LTE-FDD B66 CH66886 @23.24dBm	690.17	mA
		LTE-FDD B71 CH68786 @23.3dBm	585.93	mA
	LTE-TDD B41 CH40620 @22.76dBm	369.83	mA	
		WCDMA B2 CH9800 @23.02dBm	661.07	mA
$I_{VBAT}$	WCDMA voice call	WCDMA B4 CH1412 @22.76dBm	515.02	mA
		WCDMA B5 CH4407 @23.11dBm	550.38	mA

### NOTE

For detailed power consumption data of EG18-NA CA combinations, please refer to document [1].



# 6.5. RF Output Power

The following table shows the RF output power of EG18.

**Table 43: RF Output Power** 

Frequency	Max.	Min.
WCDMA bands	24dBm+1/-3dB	<-50dBm
LTE FDD bands	23dBm±2dB	<-40dBm
LTE TDD bands	23dBm±2dB	<-40dBm

# 6.6. RF Receiving Sensitivity

The following tables show conducted RF receiving sensitivity of EG18 module.

## 6.6.1. EG18-EA Receiving Sensitivity

Table 44: EG18-EA Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO 1)	3GPP (SIMO)
WCDMA B1	-110.5dBm	-111dBm	-113.5dBm	-106.7dBm
WCDMA B3	-110dBm	-110.5dBm	-113.5dBm	-103.7dBm
WCDMA B5	-111dBm	-112dBm	-114.5dBm	-104.7dBm
WCDMA B8	-110dBm	-111.5dBm	-114dBm	-103.7dBm
LTE-FDD B1 (10M)	-98.2dBm	-98.7dBm	-101.2dBm	-96.3dBm
LTE-FDD B3 (10M)	-98.9dBm	-98.6dBm	-101.7dBm	-93.3dBm
LTE-FDD B5 (10M)	-99.2dBm	-99.4dBm	-102.7dBm	-94.3dBm
LTE-FDD B7 (10M)	-97.5dBm	-97.7dBm	-100.2dBm	-94.3dBm
LTE-FDD B8 (10M)	-98.2dBm	-98.5dBm	-101.7dBm	-93.3dBm



LTE-FDD B20 (10M)	-98.7dBm	-98.8dBm	-102.2dBm	-93.3dBm
LTE-FDD B28 (10M)	-99.7dBm	-99.7dBm	-102.7dBm	-94.8dBm
LTE-TDD B38 (10M)	-98.2dBm	-98.5dBm	-100.7dBm	-96.3dBm
LTE-TDD B40 (10M)	-98.2dBm	-98.9dBm	-100.7dBm	-96.3dBm
LTE-TDD B41 (10M)	-97.2dBm	-97.4dBm	-99.7dBm	-94.3dBm

# 6.6.2. EG18-NA Receiving Sensitivity

Table 45: EG18-NA Conducted RF Receiving Sensitivity

Frequency	Primary	Diversity	SIMO 1)	3GPP (SIMO)
WCDMA B2	-110dBm	-109.5dBm	-112.5dBm	-104.7dBm
WCDMA B4	-110dBm	-109.5dBm	-112.5dBm	-106.7dBm
WCDMA B5	-110.5dBm	-111dBm	-113dBm	-104.7dBm
LTE-FDD B2 (10M)	-98.7dBm	-97.3dBm	-101.3dBm	-94.3dBm
LTE-FDD B4 (10M)	-98.6dBm	-97.8dBm	-101.2dBm	-96.3dBm
LTE-FDD B5 (10M)	-98.1dBm	-100.2dBm	-102.7dBm	-94.3dBm
LTE-FDD B7 (10M)	-97.5dBm	-99dBm	-99.7dBm	-94.3dBm
LTE-FDD B12 (10M)	-99.6dBm	-101.2dBm	-103.0dBm	-93.3dBm
LTE-FDD B13 (10M)	-99.2dBm	-101dBm	-102.6dBm	-93.3dBm
LTE-FDD B14 (10M)	-98.6dBm	-101.2dBm	-102.4dBm	-93.3dBm
LTE-FDD B25 (10M)	-98.4dBm	-97.7dBm	-101.3dBm	-92.8dBm
LTE-FDD B26 (10M)	-99.0dBm	-100.6dBm	-102.6dBm	-93.8dBm
LTE-FDD B30 (10M)	-97.3dBm	-97.5dBm	-100.2dBm	-95.3dBm
LTE-TDD B41 (10M)	-96.5dBm	-96.6dBm	-99.0dBm	-94.3dBm
LTE-FDD B66 (10M)	-97.7dBm	-98.4dBm	-101.2dBm	-95.8dBm
LTE-FDD B71 (10M)	-100.1dBm	-100.8dBm	-102.9dBm	-93.5dBm



#### **NOTES**

<sup>1)</sup> SIMO is a smart antenna technology that uses a single antenna at the transmitter side and multiple antennas at the receiver side, which can improve Rx performance.

# 6.7. Electrostatic Discharge

The module is not protected against electrostatics discharge (ESD) in general. Consequently, it is important to refer ESD handling precautions applying ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module.

The following table shows the module's electrostatic discharge characteristics (at temperature of 25°C and relative humidity of 45%).

**Table 46: Electrostatic Discharge Characteristics** 

Tested Points	Contact Discharge	Air Discharge	Unit
VBAT, GND	±5	±10	kV
Antenna Interfaces	±4	±8	kV
Other Interfaces	±0.5	±1	kV

#### 6.8. Thermal Considerations

In order to achieve better performance of the module, it is recommended to comply with the following principles for thermal considerations:

- For PCB design, please keep placement of the module away from heat sources, especially high power components such as ARM processor, audio power amplifier, power supply, etc.
- Do not place components on the opposite side of the PCB area where the module is mounted and do
  not fill that area with solder mask considering the need of adding heatsink when necessary.
- The reference ground of the area where the module is mounted should be complete, and add ground vias as many as possible for better heat dissipation.
- Make sure the ground pads of the module and PCB are fully connected.
- According to demands for specific applications, the heatsink can be mounted on the top of the module, or the opposite side of the PCB area where the module is mounted, or both of them.



The heatsink should be designed with as many fins as possible to increase heat dissipation area.
 Meanwhile, a thermal pad with high thermal conductivity should be used between the heatsink and module/PCB.

The following figures manifest two kinds of heatsink designs for reference. Please choose one or both of them according to particular application structure.




Figure 45: Reference Design of Heatsink (Heatsink at the Top of the Module)




Figure 46: Reference Design of Heatsink (Heatsink at the Backside of PCB)



In order to protect the components from damage, the thermal design should be optimized to guarantee that the module's internal temperature maintains below 105°C constantly. **AT+QTEMP** command can be used to obtain the module's internal temperature. As shown in the figure below.

```
[2019-12-17_16:13:19:428]AT+QTEMP
[2019-12-17_16:13:19:501]OK

[2019-12-17_16:13:19:501]+QTEMP: "xo_therm_buf", "24"

[2019-12-17_16:13:19:501]+QTEMP: "mdm_case_therm", "25"

[2019-12-17_16:13:19:501]+QTEMP: "pa_therm1", "25"

[2019-12-17_16:13:19:501]+QTEMP: "tsens_tz_sensor0", "27"

[2019-12-17_16:13:19:501]+QTEMP: "tsens_tz_sensor1", "26"

[2019-12-17_16:13:19:501]+QTEMP: "tsens_tz_sensor2", "27"

[2019-12-17_16:13:19:501]+QTEMP: "tsens_tz_sensor3", "27"

[2019-12-17_16:13:19:501]+QTEMP: "tsens_tz_sensor3", "27"
```

Figure 47: Response of AT+QTEMP



The following figure shows the corresponding position of the eight temperature sensors of the EG18.




Figure 48: Temperature Sensor Distribution

# NOTES

- 1. Make sure that the PCB design provides sufficient cooling solutions for the module: proper mounting, heatsinks, and active cooling may be required depending on the integrated application.
- 2. For more detailed guidelines on thermal design, please refer to document [8].



# 7 Mechanical Dimensions

This chapter describes the mechanical dimensions of the module. All dimensions are measured in mm, and dimensional tolerances are ±0.05mm unless otherwise specified.

#### 7.1. Mechanical Dimensions of the Module




Figure 49: Module Top and Side Dimensions (Unit: mm)






Figure 50: Module Bottom Dimensions (Top View, Unit: mm)



# 7.2. Recommended Footprint




Figure 51: Recommended Footprint (Top View, Unit: mm)

**NOTE** 

For easy maintenance of the module, please keep about 3mm between the module and other components in the host PCB.



# 7.3. Top and Bottom Views of the Module



Figure 52: Top View of the Module




Figure 53: Bottom View of the Module

#### **NOTE**

These are rendering images of EG18. For authentic appearance, please refer to the module received from Quectel.



# 8 Storage, Manufacturing and Packaging

# 8.1. Storage

EG18 is stored in a vacuum-sealed bag. It is rated at MSL 3, and its storage restrictions are listed below.

- 1. Shelf life in vacuum-sealed bag: 12 months at <40°C/90%RH.
- 2. After the vacuum-sealed bag is opened, devices that will be subjected to reflow soldering or other high temperature processes must be:
  - Mounted within 168 hours at the factory environment of ≤30°C/60%RH.
  - Stored at <10% RH.</li>
- 3. Devices require baking before mounting, if any circumstance below occurs:
  - When the ambient temperature is 23°C±5°C and the humidity indicator card shows the humidity is >10% before opening the vacuum-sealed bag.
  - Device mounting cannot be finished within 168 hours at factory conditions of ≤30°C/60%RH.
- 4. If baking is required, devices may be baked for 8 hours at 120°C±5°C.

#### NOTE

As the plastic container cannot be subjected to high temperature, it should be removed from devices before high temperature (120°C) baking. If shorter baking time is desired, please refer to *IPC/JEDECJ-STD-033* for baking procedure.



# 8.2. Manufacturing and Soldering

Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. The force on the squeegee should be adjusted properly so as to produce a clean stencil surface on a single pass. To ensure the module soldering quality, the thickness of stencil for the module should be 0.13-0.15mm. For more details, please refer to **document** [5].

It is suggested that the peak reflow temperature is 238°C ~ 245°C (for SnAg3.0Cu0.5 alloy). The absolute max reflow temperature is 245°C. To avoid damage to the module caused by repeated heating, it is strongly recommended that the module should be mounted after reflow soldering for the other side of PCB has been completed. Recommended reflow soldering thermal profile is shown below:




Figure 54: Reflow Soldering Thermal Profile

**Table 47: Recommended Thermal Profile Parameters** 

Factor	Recommendation
Soak Zone	
Max slope	1 to 3°C/sec
Soak time (between A and B: 150°C and 200°C)	60 to 120 sec



Reflow Zone	
Max slope	2 to 3°C/sec
Reflow time (D: over 220°C)	40 to 60 sec
Max temperature	238°C ~ 245°C
Cooling down slope	1 to 4°C/sec
Reflow Cycle	
Max reflow cycle	1

# 8.3. Packaging

EG18 is packaged in tape and reel carriers. Each reel is 10.56m long and contains 200 modules. The figures below show the packaging details, measured in mm.




Figure 55: Tape Specifications (Unit: mm)






Figure 56: Reel Specifications (Unit: mm)



# 9 Appendix A References

### **Table 48: Related Documents**

SN	Document Name	Remark
[1]	Quectel_EG18_CA_Feature	EG18 CA features.
[2]	Quectel_UMTS&LTE_EVB_R2.0_User_Guide	EVB R2.0 user guide of UMTS and LTE modules.
[3]	Quectel_EM12&EG12&EG18_AT_Commands_Manual	AT commands manual for EM12, EG12 and EG18 modules.
[4]	Quectel_EM12&EG12&EG18_GNSS_Application_Note	GNSS application note for EM12, EG12 and EG18 modules.
[5]	Quectel_Module_Secondary_SMT_User_Guide	Module Secondary SMT User Guide
[6]	Quectel_EM12&EG12&EG18_Reference_Design	Reference design for EM12, EG12 and EG18 modules.
[7]	Quectel_RF_Layout_Application_Note	RF layout application note
[8]	Quectel_LTE_Module_Thermal_Design_Guide	Thermal design guide for LTE modules.
[9]	Quectel_EG06&EG12&EG18_Difference_Introduction	Difference introduction of EG06, EG12 and EG18 modules.

#### **Table 49: Terms and Abbreviations**

Description
Adaptive Multi-rate
Bits Per Second
Carrier Aggregation
Challenge Handshake Authentication Protocol
Customer Premises Equipment



CS	Coding Scheme
CSD	Circuit Switched Data
CTS	Clear To Send
DC-HSPA+	Dual-carrier High Speed Packet Access
DFOTA	Delta Firmware Upgrade Over The Air
DL	Downlink
DRX	Discontinuous Reception
DTR	Data Terminal Ready
DTX	Discontinuous Transmission
EFR	Enhanced Full Rate
ESD	Electrostatic Discharge
ESR	Equivalent Series Resistance
FR	Full Rate
GLONASS	GLObalnaya NAvigatsionnaya Sputnikovaya Sistema, the Russian Global Navigation Satellite System
GMSK	Gaussian Minimum Shift Keying
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
HO-RXD	Higher-order Receiver Diversity
HR	Half Rate
I/O	Input/Output
Inorm	Normal Current
LED	Light Emitting Diode
LNA	Low Noise Amplifier
LTE	Long Term Evolution
MIMO	Multiple Input Multiple Output



MO	Mobile Originated
MOSFET	Metal-Oxide-Semiconductor Field-Effect Transistor
MS	Mobile Station
MT	Mobile Terminated
PAP	Password Authentication Protocol
PCB	Printed Circuit Board
PDU	Protocol Data Unit
PPP	Point-to-Point Protocol
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying
RF	Radio Frequency
RHCP	Right Hand Circularly Polarized
Rx	Receive
SGMII	Serial Gigabit Media Independent Interface
SIMO	Single Input Multiple Output
SMS	Short Message Service
TDD	Time Division Duplexing
Тх	Transmitting Direction
UL	Uplink
UMTS	Universal Mobile Telecommunications System
URC	Unsolicited Result Code
(U)SIM	Universal Subscriber Identity Module
Vmax	Maximum Voltage Value
Vnorm	Normal Voltage Value
Vmin	Minimum Voltage Value



V <sub>IH</sub> max	Maximum Input High Level Voltage Value
V <sub>IH</sub> min	Minimum Input High Level Voltage Value
V <sub>IL</sub> max	Maximum Input Low Level Voltage Value
V <sub>IL</sub> min	Minimum Input Low Level Voltage Value
V <sub>I</sub> max	Absolute Maximum Input Voltage Value
V <sub>I</sub> min	Absolute Minimum Input Voltage Value
V <sub>OH</sub> max	Maximum Output High Level Voltage Value
V <sub>OH</sub> min	Minimum Output High Level Voltage Value
V <sub>OL</sub> max	Maximum Output Low Level Voltage Value
V <sub>OL</sub> min	Minimum Output Low Level Voltage Value
VSWR	Voltage Standing Wave Ratio



#### **OEM/Integrators Installation Manual**

# **Important Notice to OEM integrators**

- 1. This module is limited to OEM installation ONLY.
- 2. This module is limited to installation in mobile or fixed applications, according to Part 2.1091(b).
- 3. The separate approval is required for all other operating configurations, including portable configurations with respect to Part 2.1093 and different antenna configurations
- 4. For FCC Part 15.31 (h) and (k): The host manufacturer is responsible for additional testing to verify compliance as a composite system. When testing the host device for compliance with Part
- 15 Subpart B, the host manufacturer is required to show compliance with Part 15 Subpart B while the transmitter module(s) are installed and operating. The modules should be transmitting and the evaluation should confirm that the module's intentional emissions are compliant (i.e. fundamental and out of band emissions). The host manufacturer must verify that there are no additional unintentional emissions other than what is permitted in Part 15 Subpart B or emissions are complaint with the transmitter(s) rule(s). The Grantee will provide guidance to the host manufacturer for Part 15 B requirements if needed.

#### **Important Note**

notice that any deviation(s) from the defined parameters of the antenna trace, as described by the instructions, require that the host product manufacturer must notify to Quectel that they wish to change the antenna trace design. In this case, a Class II permissive change application is required to be filed by the USI, or the host manufacturer can take responsibility through the change in FCC ID (new application) procedure followed by a Class II permissive change application.

# **End Product Labeling**

When the module is installed in the host device, the FCC/IC ID label must be visible through a window on the final device or it must be visible when an access panel, door or cover is easily re-moved. If not, a second label must be placed on the outside of the final device that contains the following text: "Contains FCC ID: XMR202002EG18NA"

"Contains IC: 10224A-20202EG18NA"

The FCC ID/IC ID can be used only when all FCC/IC compliance requirements are met.

#### **Antenna Installation**

- (1) The antenna must be installed such that 20 cm is maintained between the antenna and users,
- (2) The transmitter module may not be co-located with any other transmitter or antenna.

In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC/IC authorization is no longer considered valid and the FCC ID/IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for



re-evaluating the end product (including the transmitter) and obtaining a separate FCC/IC authorization.

#### Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.

#### Federal Communication Commission Interference Statement

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

# List of applicable FCC rules

This module has been tested and found to comply with part 22, part 24, part 27, part 90, 15.247 and 15.407 requirements for Modular Approval.

The modular transmitter is only FCC authorized for the specific rule parts (i.e., FCC transmitter rules) listed on the grant, and that the host product manufacturer is responsible for compliance to any other FCC rules that apply to the host not covered by the modular transmitter grant of certification. If the grantee markets their product as being Part 15 Subpart B compliant (when it also contains unintentional-radiator digital circuity), then the grantee shall provide a notice stating that the final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.



# This device is intended only for OEM integrators under the following conditions: (For module device use)

- 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and
- 2) The transmitter module may not be co-located with any other transmitter or antenna. As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

### Radiation Exposure Statement

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20 cm between the radiator & your body.



# **Industry Canada Statement**

This device complies with Industry Canada's licence-exempt RSSs. Operation is subject to the following two conditions:

- (1) This device may not cause interference; and
- (2) This device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- (1) l'appareil ne doit pas produire de brouillage, et
- (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement."

## **Radiation Exposure Statement**

This equipment complies with IC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20 cm between the radiator & your body.

## **Déclaration d'exposition aux radiations:**

Cet équipement est conforme aux limites d'exposition aux rayonnements ISED établies pour un environnement non contrôlé. Cet équipement doit être installé et utilisé avec un minimum de 20 cm de distance entre la source de rayonnement et votre corps.

# This device is intended only for OEM integrators under the following conditions: (For module device use)

- 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and
- 2) The transmitter module may not be co-located with any other transmitter or antenna. As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

# Cet appareil est conçu uniquement pour les intégrateurs OEM dans les conditions suivantes: (Pour utilisation de dispositif module)

1) L'antenne doit être installée de telle sorte qu'une distance de 20 cm est respectée entre l'antenne et les utilisateurs, et



2) Le module émetteur peut ne pas être coïmplanté avec un autre émetteur ou antenne.

Tant que les 2 conditions ci-dessus sont remplies, des essais supplémentaires sur l'émetteur ne seront pas nécessaires. Toutefois, l'intégrateur OEM est toujours responsable des essais sur son produit final pour toutes exigences de conformité supplémentaires requis pour ce module installé.

#### **IMPORTANT NOTE:**

In the event that these conditions cannot be met (for example certain laptop configurations or colocation with another transmitter), then the Canada authorization is no longer considered valid and the IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate Canada authorization.

#### **NOTE IMPORTANTE:**

Dans le cas où ces conditions ne peuvent être satisfaites (par exemple pour certaines configurations d'ordinateur portable ou de certaines co-localisation avec un autre émetteur), l'autorisation du Canada n'est plus considéré comme valide et l'ID IC ne peut pas être utilisé sur le produit final. Dans ces circonstances, l'intégrateur OEM sera chargé de réévaluer le produit final (y compris l'émetteur) et l'obtention d'une autorisation distincte au Canada.

# **End Product Labeling**

This transmitter module is authorized only for use in device where the antenna may be installed such that 20 cm may be maintained between the antenna and users. The final end product must be labeled in a visible area with the following: "Contains IC: 10224A-20202EG18NA".

# Plaque signalétique du produit final

Ce module émetteur est autorisé uniquement pour une utilisation dans un dispositif où l'antenne peut être installée de telle sorte qu'une distance de 20cm peut être maintenue entre l'antenne et les utilisateurs. Le produit final doit être étiqueté dans un endroit visible avec l'inscription suivante: "Contient des IC: 10224A-20202EG18NA".

#### **Manual Information To the End User**

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as show in this manual.

### Manuel d'information à l'utilisateur final



L'intégrateur OEM doit être conscient de ne pas fournir des informations à l'utilisateur final quant à la façon d'installer ou de supprimer ce module RF dans le manuel de l'utilisateur du produit final qui intègre ce module.

Le manuel de l'utilisateur final doit inclure toutes les informations réglementaires requises et avertissements comme indiqué dans ce manuel.