

# SMT Module RF Reference Design Guide

AN\_ SMT Module RF Reference Design Guide \_V1.01



<b>Document Title:</b>	SMT Module RF Reference Design Guide
Version:	1.01
Date:	2010-1-27
Status:	Release
<b>Document Control ID:</b>	AN_SMT Module RF Reference Design Guide_V1.01

#### **General Notes**

SIMCOM offers this information as a service to its users, to support application and engineering efforts that use the products designed by SIMCOM. The information provided is based upon requirements specifically provided to SIMCOM by the users. SIMCOM has not undertaken any independent search for additional relevant information, including any information that may be in the user's possession. Furthermore, system validation of this product designed by SIMCOM within a larger electronic system remains the responsibility of the user or the user's system integrator. All specifications supplied herein are subject to change.

#### Copyright

This document contains proprietary technical information which is the property of SIMCOM Limited., copying of this document and giving it to others and the using or communication of the contents thereof, are forbidden without express authority. Offenders are liable to the payment of damages. All rights reserved in the event of grant of a patent or the registration of a utility model or design. All specification supplied herein are subject to change without notice at any time.

#### Copyright © Shanghai SIMCOM Wireless Solutions Ltd. 2010



# **SMT Module RF Reference Design Guide**

1 Introduction	2
2 Circuit design	2
2.1 Power supply circuit design	2
2.2 Antenna matching circuit design	
3 Consideration in components placement	
4 Stacking up of multi-layers PCB	
Stack-up of two-layers PCB	
Stack-up of four-layers PCB	
Stack-up of six-layers PCB	
Stack-up of eight-layers PCB	
5 Impedance control of RF trace	
6 Consideration in PCB layout	
Appendix	
Two-layers PCB	
Four-layers PCB	
Six-layers PCB	
Eight-layers PCB	

# **Version History**

Data	Version	<b>Description of change</b>	Author
2010-1-20	01.01	Origin	Ye Haibing, Wang Guoqiang



### 1 Introduction

This document describes the important points about RF that should be taken into account in client's application design. As SMT module can be integrated with a wide range of applications, the application notes are described in detail.

SMT module is a new and key product which is provided by SIMCom inc. This type module become very popular soon after it is released for its easy integration, good reliability. But bad RF design will lead to serious RF problems. In order to improve the RF performance, this document is formed to give the customer some design guides in RF design of SMT type module integration. Based on such considerations, at the later section, this document will describe some key issues that should be paid more attention to.

NOTE: this document can apply for all SMT Modules, for example, SIM300D, SIM340D, SIM300W, SIM340W, SIM500W, SIM540W, SIM700D, SIM900, SIM900A, SIM900D, and so on. SIM900 is selected as a demonstration in the last sections.

# 2 Circuit design

When the customer begins to integrate the SMT type module into their product, the first thing to be considered is the circuit design. In this section, we will focus on the circuit design which is related to the RF performance. This section is divided into two sub-parts, the first is the power supply circuit design; the second is the antenna matching circuit design.

### 2.1 Power supply circuit design

Because the SMT module is a high power consuming communication system, and the maximum working power will up to 2watt in worst case, so, this will form a large voltage drop at the module's power supply port. To make the SMT module have a stabilized working condition, we recommended a large tantalum capacitor (100uF or more capacity is recommended) shunted to the module's power supply port. To get better noise decoupling performance, some additional small ceramic capacitors can be added combined with the large capacitor.

If the SMT module is powered by a DC-DC in the customer's design, to avoid the module's RF performance is affected by the switching frequency of the DC-DC, for example, modulation



spectrum, switching spectrum, a series large current ferrite bead(with rated current minimum 2A) should be added at the power supply port. The recommended power supply circuit is shown as below:




Figure 1 Power Supply Circuit

In this circuit, by default, the component R1 should be a 00hm resistor with 0805 size. When the module is powered by DC-DC, and the module's RF performance is affected by the DC-DC's switching frequency, R1 can be changed to a large current ferrite bead to filter the noise.

### 2.2 Antenna matching circuit design

Because the module is working under 50ohm system in RF part, so, to get the best RF performance, the SMT module's load impedance should be tuned to 50ohm. But in fact, the most antenna's port impedance is not a purely 50ohm, so, to meet the 50ohm requirement, an additional antenna matching circuit should be needed. Furthermore, to facilitate the antenna debugging and certification testing of RF performance, we suggested the customer add a RF test connector in series between the module's RF port and the antenna matching circuit. The recommended antenna matching circuit is shown as below:




Figure 2 Antenna Matching Circuit

In the Figure 2, the components, R4, C5 and C6 make up a pi-type matching circuit structure. If



add the optional component R3, then a T-type matching circuit structure will be made up with another two components R4 and C5. But usually, a pi-type matching circuit is enough in antenna tuning process. The component J2 is a RF test Port, used for conduct RF test. The traces in Bold type must be 50 ohm impedance controlled when layout a design.

For the RF test connector, we suggested the customer use the part vended by Murata, its part number is MM8430-2610.

# 3 Consideration in components placement

In PCB design, a good placement of components will help the improving of the product's performance. The following are some thumbs should be followed.

- 1) The SMT module should be placed far away from the noise source circuit, such as high speed digital circuit, etc. if this requirement cannot be met, the noise source circuit should be shielded perfectly. This will help to reduce the interference between the SMT module and the noise source circuit.
- 2) The placement of SMT module should make the module's RF port close to the antenna's feed pad. This will make the length of RF trace between the module's RF port and antenna as short as possible, and consequently.
- 3) The decoupling capacitor of module's power supply should be placed close to the VBAT pads, this will help the improvement of decoupling.

The best placement and some bad placements are shown as below:




Figure 3 Good Placement

Figure 4 Bad Placement






Figure 4 Bad Placement

Figure 4 Bad Placement

Figure 3 is the best placement; antenna part is near RF\_IN pad, power supply is near VBAT pad, noise source is far away the Sim900.

Figure 4, Figure 5, Figure 6 are bad placements. Figure 4, power supply and antenna part are crossed; Figure 5, noise source is near to Sim 900; Figure 6 antenna part is far away from RF\_IN pad of sim 900.

# 4 Stacking up of multi-layers PCB

For EMC performance consideration, once the working frequency in the customer's product is over than 5MHz, or the rise-up/fall-down period of digital signal is less than 5ns, then multi-layers PCB should be considered. Now, the more common multi-layer PCB structure is four-layers, six-layers and eight-layers PCB, etc. If the customer's product is designed in multi-layers PCB technology, then the stack-up design of multi-layers PCB will become very important. The following will show some typical stack-up design of multi-layers PCB, but each design has its own advantages and disadvantages.

Note: In the following table, S1 indicates the first signal layer, S2 indicates the second signal layer, and so on.

### Stack-up of two-layers PCB

	Top layer	Bottom layer
Case A	S1+POWER+GND	S2+POWER+GND

Table1 Stack-up of two-layers PCB



Two-layers PCB is the lowest cost solution, but this solution has the worst EMC performance, and it is not appropriate in high speed design, because in this solution, the ground integrity, the crosstalk between signal traces is very bad.

### Stack-up of four-layers PCB

	Top layer	Second layer	Third layer	Bottom layer
Case A	GND	S1+POWER	S2+POWER	GND
Case B	S1	GND	POWER	S2

Table2 Stack-up of four-layers PCB

Case A, should be the best case in four-layers PCB board design. In this case, the outer layer is ground layer, which have some help in shielding the EMI signals; and also, the power supply layer is very close to the ground layer, so the power supply resistance is smaller, and the EMC performance will be very good. But if the density of devices on the PCB is very high, then this type PCB stack-up should not be used to design, because the ground integrity can not be assured under high density design, and the signal quality in second layer will be very bad. In this situation, Case B is the most common way usually.

### Stack-up of six-layers PCB

	T 1	C 1	TP1. 1 1	E	E'C1. 1.	D : (4 :
	Top layer	Second	Third	Fourth	Fifth layer	Bottom
		layer	layer	layer		layer
Case A	S1	GND	S2	S3	POWER	S4
Case B	S1	S2	GND	POWER	S3	S4
Case C	S1	GND	S2	POWER	GND	S3
Case D	GND	S1	POWER	GND	S2	GND

Table3 Stack-up of six-layers PCB

Six-layers PCB gives more design flexibility than a four-layers PCB, but it takes some work to make it ideal in EMC terms.

Case A in the above table, is the usually common way. In this case, S1 is a better signal routing layer, and S2 somewhat less. But this case has a disadvantage that this stack-up has very little distributed capacitance between its ground and power planes.

Case B has good EMC characteristics, because this stack-up has good noise decoupling between the power plane and ground for the big distributed capacitance.

Case C is the better stack-up, in this case, S1, S2 and S3 are good signal routing layer, the power decoupling is good for the big distributed capacitance between the ground and power planes.

Case D is the best stack-up, the EMC performance will be good, but the disadvantage is that the routing layer is less than other type stack-up.



### Stack-up of eight-layers PCB

	Тор	Second	Third	Forth	Fifth	Sixth	Seventh	Bottom
	layer	layer	layer	layer	layer	layer	layer	layer
A	S1	S2	GND	S3	S4	POWER	S5	S6
В	S1	S2	S3	GND	POWER	S4	S5	S6
С	S1	GND	S2	S3	S4	S5	POWER	S6
D	S1	GND	S2	S3	GND	POWER	S4	S5
Е	S1	GND	S2	GND	S3	POWER	S4	S5
F	S1	GND	S2	GND	POWER	S3	GND	S4

Table4 Stack-up of eight-layers PCB

Eight-layers PCB gives more design flexibility than a six-layers PCB, but it takes some work to make it ideal in EMC terms.

If the design needs 6 signal routing layers, then case A will be the best stack-up design, but this type stack-up should not be used in high speed digital circuit design.

If the product design needs 5 signal routing layers, case E will be the best. In this case, S1, S2 and S3 are good signal routing layer, and the power decoupling is good.

If the design needs 4 signal routing layers, case F will be the best. In this case, every signal routing layers are good. In all the case, the signal trace routed in adjacent signal routing layers should be orthogonal.

### 5 Impedance control of RF trace

Because the module's RF part is working in a 50ohm system, so its output load impedance should be 50ohm, to meet this requirement, the all RF signal trace should be impedance controlled, and its characteristic impedance should be 50ohm.

The RF trace impedance can be controlled through using different trace geometry. There are more than thirty different types of transmission line which can easily be created on a PCB. Twelve of them are shown in figure 7






Figure 7 twelve typical PCB transmission line

Usually, Surface Mircostrip Transmission Line and offset Strip Transmission Line are the most common structures. In 50ohm RF system, through adjusting the width of RF traces and the spacing to the reference GND, the impedance of RF traces can be controlled to 50Ohm. The appendix will show some illustration in impedance controlled RF trace designing.

The customer may use software tool to calculate the impedance of RF trace, for example CITS25, released by POLAR, the website is <a href="http://www.polarinstruments.com/">http://www.polarinstruments.com/</a>, or APPCAD released by AGILENT, the website is <a href="http://www.hp.woodshot.com/">http://www.hp.woodshot.com/</a>.

Here are two examples about using CITS25 to calculate, Surface Mircostrip Transmission Line and Offset strip Transmission Line correspondingly. Based on stack up of six-layers PCB (thickness = 1.0mm) shown in appendix.

Surface Mircostrip Transmission Line, the height is 298um (25+70+203=298um), the thickness is 25um, the result width (w) is 584um, as shown in figure 8.






Figure8 Surface Mircostrip Calculate

Offset Strip Transmission Line, the height between two reference GND is 418um (203+35+180 = 418um), the height between RF trace and reference GND is 180um, the result width is 135um. as shown in figure 9.




Figure9 Offset Strip line Calculate



### 6 Consideration in PCB layout

In product's PCB design, a good PCB layout will help the improvement of the whole product performance, including reliability, EMC performance, etc. The following are some considerations for referenced:

- a) The Layer1.under SMT module test port should be copper keep out, layer2 should be GND;
- b) The Layer2 under SMT module RF\_IN pad should be copper keep out , layer3 should be GND:
- c) The Layer1.Layer2 under RF test connector should be copper keep out, layer3 should be GND; the space to GND plane should more than 0.5mm.
- d) RF trace between SMT module RF pad with the RF test connector, RF trace between RF test connector with the antenna matching circuit, RF trace between the antenna matching circuit with the antenna feed PAD all should be controlled to 50 Ohm
- e) Avoid to layout any high speed signal under RF trace, if high speed signal is needed, a GND plane is needed between these two signals.
- f) All layers under the antenna feed pad should be copper keep out. Or, the space between antenna feed pad with the GND under feed pad should be more than 1mm.
- g) Do not layout RF trace in orthogonal.
- h) When layout surface Mircostrip Transmission Line or offset Strip Transmission Line, 3W rule should be followed, that means the space between reference GND with RF trace should three times more than the width of RF trace.



# **Appendix**

The following are some illustration of impedance controlled RF trace designing. It is should be noted that the RF trace's width and spacing to the reference ground is combined to specific PCB stack-up(the PCB's thickness, clearance between every layer).

### **Two-layers PCB**

The board thinkness is 0.8mm.

layer

layer1

layer2

	Details for	Total thick-	After press
number	calculation	ess averag	nominal
	soldermas	k	10(min)
1	Copper	12+plating	25~48
1	PP	700	700
1	Copper	12+plating	25~48
	soldermas	k	10(min)
TOTAL			800
			unitrum

finish thickness =0.8mm

SIG layer	GND layer	Target Imp.	Expected Width
L1	L2	50 Ω	1.35MM (53MIL)
L2	L1	50 Ω	1.35MM (53MIL)

#### The board thinkness is 1.0mm.

layer



	Details for	Total thick-	After press
number	calculation	ess averag	nominal
	soldermas	k	10(min)
1	Copper	12+plating	25~48
1	PP	900	900
1	Copper	12+plating	25~48
	soldermas	k	10(min)
TOTAL			1000
·			unit:um


finish thickness =1.0mm

SIG layer	GND layer	Target Imp.	Expected Width
L1	12	50 Ω	1.7MM (67MIL)
L2	L1	50 Ω	1.7MM (67MIL)



# **Four-layers PCB**

### The board thinkness is 0.8mm.




	_			
			Total thick-	
number		calculation	ess averag	nominal
		soldermas	k	10(min)
	1	Copper	12+plating	25~48
	1	PP	76	70
		copper	18+plating	25~48
	1	core0.465r		
		copper	18+plating	25~48
	1	PP	76	70
	1	Copper	12+plating	25~48
		soldermas	k	10(min)
TOTAL				800
				1.0

unit:um

finish thickness =0.8mm

RF Signal layer	reference GND layer	Target Imp.	Expected RF Trace Width
L1	L2	50 Ω	0.114MM (4.5MIL)
L4	L3	50 Ω	0.114MM (4.5MIL)
L2	L1, L3	50 Ω	0.099MM (3.9MIL)
L3	L2, L4	50 Ω	0.099MM (3.9MIL)

#### The board thinkness is 1.0mm.




	Details for	Total thick-	After press
number	calculation	ess averag	nominal
	soldermas	k	10(min)
1	Copper	12+plating	25~48
1	PP	76	70
	copper	18+plating	25~48
1	core0.665r	665	665
	copper	18+plating	25~48
1	PP	76	70
1	Copper	12+plating	25~48
	soldermas	k	10(min)
TOTAL			1000
unit:um			

finish thickness =1.0mm

RF Signal layer	reference GND layer	Target Imp.	Expected RF Trace Width
L1	L2	50 Ω	0.114MM (4.5MIL)
L4	L3	50 Ω	0.114MM (4.5MIL)
L2	L1, L3	50 Ω	0.099MM (3.9MIL)
L3	L2, L4	50 Ω	0.099MM (3.9MIL)



### **Six-layers PCB**




	soldermas	k	10(min)
1	Copper	12+plating	25~48
1	PP	76	70
1	copper	18+plating	25~48
1	PP	208	203
			35
1	core0.18m	180	180
			35
1	PP	208	203
1	copper	18+plating	25~48
1	PP	76	70
1	Copper	12+plating	25~48
	soldermas	k	10(min)
TOTAL			1000
			unit:um

finish thickness =1.0mm

SIG layer	GND layer	Target Imp.	Expected Width
L1	12	50 Ω	0.114MM (4.5MIL)
L1	L3	50 Ω	0.584MM (23MIL)
L6	L5	50 Ω	0.114MM (4.5MIL)
L6	L4	50 Ω	0.584MM (23MIL)
L3	L2, L4	50 Ω	0.135MM (5.3MIL)
L3	L2, L5	50 Ω	0.210MM (8.3MIL)
L4	L3, L5	50 Ω	0.135MM (5.3MIL)
L4	L2, L5	50 Ω	0.210MM (8.3MIL)



### The board thinkness is 1.2mm.



number		Total thick- ess averag	
110111201	soldermas		10(min)
1	Copper	12+plating	25~48
1	PP	76	70
1	copper	18+plating	25~48
1	PP	132	127
			17
1	core0.565r	565	565
			17
1	PP	132	127
1	copper	18+plating	25~48
1	PP	76	70
1	Copper	12+plating	25~48
	soldermask		10(min)
TOTAL		·	1200


finish thickness =1.2mm

unit:um

RF Signal layer	Reference GND layer	Target Impedance	Expected RF Trace Width
L1	L2	50 Ω	0.114MM (4.5MIL)
L1	L3	50 Ω	0.42MM (16.5MIL)
L6	L5	50 Ω	0.114MM (4.5MIL)
L6	L4	50 Ω	0.42MM (16.5MIL)
L3	L2, L4	100 Ω	0.305MM (12.5MIL)
L3	L2, L5	100 Ω	0.381MM (15MIL)
L4	L3, L5	100 Ω	0.305MM(12.5MIL)
L4	L2, L5	100 Ω	0.381MM (15MIL)



#### The board thinkness is 1.6mm.




l	Details for	Total thick-	After press
number	calculation	ess averag	nominal
	soldermas	k	10(min)
1	Copper	12+plating	25~48
1	PP	76	70
1		18	17
1	core0.51m	510	510
		18	17
			17
1	PP	231	220
		18	17
1	core0.51m	510	510
1		18	17
1	PP	76	70
1	Copper	12+plating	25~48
	soldermas	k	10(min)
TOTAL			1600
			unit:um

finish thickness =1.6mm

RF Signal layer	Reference GND layer	Target Impedance	Expected RF Trace Width
L1	L2	50 Ω	0.114MM (4.5MIL)
L6	L5	50 Ω	0.114MM (4.5MIL)
L3	L2, L4	50 Ω	0.305MM (12MIL)
L3	L2, L5	75 Ω	0.246MM (9.7MIL)
L4	L3, L5	50 Ω	0.305MM (12MIL)
L4	L2, L5	75 Ω	0.246MM (9.7MIL)



### **Eight-layers PCB**




	Details for	Total thick-	After press
number	calculation		nominal
Hullibei	soldermask	ness average	10(min)
	Suidellilask		TO(ITIIII)
1	C	13	05.40
	Copper PP	12+plating 76	25~40 70
	PP	/6	70
		40 . 1 .:	05.40
1	copper PP	18+plating	
1	PP	76	70
	0.40		17
1	core0.18mmH/H	180	180 17
			17
1	PP	76	70
			17
1	core0.18mmH/H	180	180
			17
1	PP	76	70
1	copper	18+plating	25~48
1	PP	76	70
1	Copper	12+plating	25~48
	soldermask		10(min)
TOTAL			1000
IOIAL	l .	l .	
			unit:um

finish thickness =1.0mm

RF Signal layer	Reference GND layer	Target Impedance	Expected RF Trace Width
L1	L2	50 Ω	0.114MM (4.5MIL)
L1	L3	50 Ω	0.3MM (11.8MIL)
L8	L7	50 Ω	0.114MM (4.5MIL)
L8	L6	50 Ω	0.3MM (11.8MIL)
L3	L2, L4	50 Ω	0.0965 (3.8MIL)
L3	L2, L5	50 Ω	0.104MM (4.1MIL)
L4	L3, L5	50 Ω	0.0965 (3.8MIL)
L4	L2, L5	50 Ω	0.104MM (4.1MIL)
L4	L2, L7	50 Ω	0.305MM (12MIL)
L6	L5, L7	50 Ω	0.0965 (3.8MIL)
L6	L4, L7	50 Ω	0.104MM (4.1MIL)
L5	L4, L6	50 Ω	0.0965 (3.8MIL)
L5	L4, L7	50 Ω	0.104MM (4.1MIL)



#### The board thinkness is 1.2mm.




	Details for	Total thick-	After press
	calculation	ness average	nominal
	soldermask		10(min)
layer1	Copper	12+plating	
dielectric	PP	76	70
layer2	copper	18+plating	25~48
dielectric	PP	119	114
layer3			17
dielectric	core0.18mmH/H	180	180
layer4			17
dielectric	PP	210	203
layer5			17
dielectric	core0.18mmH/H	180	180
layer6			17
dielectric	PP	119	114
layer7	copper	18+plating	25~48
dielectric	PP	76	70
layer8	Copper	12+plating	25~48
	soldermask		10(min)
TOTAL			1200
	1		unitrum

finish thickness =1.2mm

u	n	it	:	u	n

RF Signal layer	Reference GND layer	Target Impedance	Expected RF Trace Width
L1	12	50 Ω	0.114MM (4.5MIL)
L1	L3	50 Ω	0.394MM (15.5MIL)
L8	L7	50 Ω	0.114MM (4.5MIL)
L8	L6	50 Ω	0.394MM (15.5MIL)
L3	L2, L4	50 Ω	0.135 (5.3MIL)
L3	L2, L5	50 Ω	0.165MM (6.5MIL)
L4	L3, L5	50 Ω	0.185 (7.3MIL)
L4	L2, L5	50 Ω	0.24MM (9.5MIL)
L6	L5, L7	50 Ω	0.135 (5.3MIL)
L6	L4, L7	50 Ω	0.165MM (6.5MIL)
L5	L4, L6	50 Ω	0.185 (7.3MIL)
L5	L4, L7	50 Ω	0.24MM (9.5MIL)





	Details for	Total thick-	After press
number	calculation	ness average	nominal
	soldermask		10(min)
	_		
ayer1	Copper	12+plating	
dielectric	PP	76	7
ayer2		18+plating	25~48
dielectric	core0.365mm H/H	365	36
		40	
ayer3	PP	18	<u>1</u>
dielectric	PP	76	/
ayer4		18	1
dielectric	core0.365mm H/H	365	38
ayer5		18	1
dielectric	PP	76	7
ayer6		18	1
dielectric	core0.365mm H/H	365	38
ayer7		18+plating	25~48
dielectric	PP	76	7
ayer8	Copper	12+plating	
	soldermask		10(min)
TOTAL			160

finish thickness =1.6mm

RF Signal layer	Reference GND layer	Target Impedance	Expected RF Trace Width
L1	L2	50 Ω	0.114MM (4.5MIL)
L8	L7	50 Ω	0.114MM (4.5MIL)
L3	L2, L4	50 Ω	0.11 (4.3MIL)
L3	L2, L5	50 Ω	0.432MM (17MIL)
L4	L3, L5	50 Ω	0.11 (4.3MIL)
L4	L2, L5	50 Ω	0.432MM (17MIL)
L6	L5, L7	50 Ω	0.11 (4.3MIL)
L6	L4, L7	50 Ω	0.432MM (17MIL)
L5	L4, L6	50 Ω	0.11 (4.3MIL)
L5	L4, L7	50 Ω	0.432MM (17MIL)

### **Contact us:**

### Shanghai SIMCOM Wireless Solutions Ltd

Add: SIM Technology Building, No. 633, JinZhong Road, Shanghai, PRChina 200335

Tel: +86 21 32523300 Fax: +86 21 32523200 URL:www.sim.com