



# SDC-SSD40NBT

## User's Guide

---

Summit Data Communications, Inc., 526 South Main Street Suite 805 Akron, OH 44311  
Tel: 866-434-4300 [www.summitdatacom.com](http://www.summitdatacom.com)

# Contents

|   |                                     |
|---|-------------------------------------|
| Contents.....   | 2                                   |
| Scope.....  | 3                                   |
| Operational Description.....  | 3                                   |
| Specifications .....  | 5                                   |
| Recommended Operating Conditions and DC Electrical Characteristics..... | 11                                  |
| SDIO Timing Requirements .....  | 12                                  |
| UART Timing Requirements .....  | 13                                  |
| PCM Interface Timing.....   | 13                                  |
| Control Signal Timing Requirements .....                                | 18                                  |
| Pin Definitions.....  | 19                                  |
| SSD30AG and SSD40NBT Pin Comparison Table.....                          | 23                                  |
| Electrical Considerations.....  | 24                                  |
| Integration Considerations .....  | 25                                  |
| Mechanical Specifications.....  | 26                                  |
| Mounting.....   | 28                                  |
| RF Layout Design Guidelines.....  | 29                                  |
| Regulatory.....   | 30                                  |
| Certified Antennas .....  | 30                                  |
| Documentation Requirements .....  | 31                                  |
| FCC .....   | <b>Error! Bookmark not defined.</b> |
| Industry Canada .....   | <b>Error! Bookmark not defined.</b> |
| European Union .....  | 32                                  |


## Scope

This document describes key hardware aspects of the Summit SSD40NBT radio module. This document is intended to assist device manufacturers and related parties with the integration of this radio into their host devices. Data in this document are drawn from a number of sources and include information found in the Broadcom BCM4329data sheet issued in June of 2009.

The SDC-SSD40NBT is currently in pre-production and as such, this document is preliminary; the information in this document is subject to change. Please contact Summit or visit the Summit website at [www.summitdatacom.com](http://www.summitdatacom.com) to obtain the most recent version of this document.

## Operational Description

This device is an SDC-SSD40NBT radio module which supports IEEE 802.11a/b/g/n standards via an SDIO (Secure Digital Input/Output) interface and Bluetooth version 2.1 via a serial UART (Universal Asynchronous Receiver/Transmitter) interface. The radio operates in unlicensed portions of the 2.4 GHz and 5 GHz radio frequency spectrum. The device is compliant with IEEE 802.11a, 802.11b, 802.11g, and 802.11n standards using Direct Sequence Spread Spectrum (DSSS), Orthogonal Frequency Division Multiplexing (OFDM), and supports Bluetooth 2.1 using Frequency Hopping Spread Spectrum (FHSS). The device supports all 802.11a, 802.11b, 802.11g, 802.11n, and Bluetooth data rates and automatically adjusts data rates and operational modes based on various environmental factors.



When operating on channels in the UNII-2 and UNII-2 Extended bands that are in the 5GHz portion of the frequency spectrum and are subject to Dynamic Frequency Selection requirements, the SDC-SSD40NBT fully conforms to applicable regulatory requirements. In the event that specified types of radar are detected by the network infrastructure, the SDC-SSD40NBT fully conforms to commands from the infrastructure for radar avoidance.

The SDC-SSD40NBT is a System in Package (SiP) Quad Flat pack, No leads (QFN) module and interfaces to host devices via a 56-pad edge connector. The device is based on the Broadcom BCM4329 chip which is an integrated device providing a Media Access Controller (MAC), a Physical Layer Controller (PHY or baseband processor), and fully integrated dual-band radio transceiver. To maximize operational range, the SDC-SSD40NBT incorporates a 5 GHz power amplifier (PA) to increase transmit power. The frequency stability for both 2.4 GHz (802.11b and 802.11g) and 5 GHz (802.11a) operation is +/- 20 ppm.

The SSD40NBT has its own RF shielding and does not require shielding provided by the host device into which it is installed in order to maintain compliance with applicable regulatory standards. As such, the device may be tested in a standalone configuration via an extender card.

The device buffers all data inputs so that it will comply with all applicable regulations even in the presence of over-modulated input from the host device. Similarly, the SDC-SSD40NBT incorporates power regulation to comply with all applicable regulations even when receiving excess power from the host device.

The SDC-SSD40NBT provides two diplexed antenna interfaces to support dual band transmit and receive diversity. Supported host device antenna types include dipole and monopole antennas.

---

**Note:** When using a single antenna, it must be connected to the AUX port. BT does not function on the Main port alone.

---

Regulatory operational requirements are included with this document and may be incorporated into the operating manual of any device into which the SDC-SSD40NBT is installed. The SDC-SSD40NBT is designed for installation into mobile devices such as vehicle mount data terminals (which typically operate at distances greater than 20 cm from the human body) and portable devices such as handheld data terminals (which typically operate at distances less than 20 cm from the human body). See [“Documentation Requirements”](#) for more information.

## Specifications

| Feature   | Description   |
|---|---|
| Physical Interface  | 0.4mm pitch QFN (Quad Flat Pack, No Leads)  |
| Wi-Fi Interface   | 1-bit or 4-bit Secure Digital I/O   |
| Bluetooth Interface   | Host Controller Interface (HCI) using High Speed UART   |
| Main Chip   | Broadcom BCM4329  |
| Input Voltage Requirements  | 3.3 VDC $\pm$ 10% (core)  |
| I/O Signaling Voltage   | 1.8 to 3.3 VDC $\pm$ 10%  |
| <p><b>Average Current Consumption, VDDIO = 3.3 volts</b><br/>(At maximum transmit power setting)</p> <p><b>Note:</b> Standby refers to the radio operating in PM1 powersave mode.</p> | <p><b>802.11a</b> (with BT in standby)<br/>Transmit: 282 mA (931 mW)<br/>Receive: 92 mA (304 mW)<br/>Standby: TBD</p> <p><b>802.11b</b> (with BT in standby)<br/>Transmit: 314 mA (1036 mW)<br/>Receive: 92 mA (304 mW)<br/>Standby: TBD</p> <p><b>802.11g</b> (with BT in standby)<br/>Transmit: 288 mA (950 mW)<br/>Receive: 92 mA (304 mW)<br/>Standby: TBD</p> <p><b>802.11n (2.4 GHz)</b> (with BT in standby)<br/>Transmit: 292 mA (964 mW)<br/>Receive: 92 mA (304 mW)<br/>Standby: TBD</p> <p><b>802.11n (5 GHz)</b> (with BT in standby)<br/>Transmit: 270 mA (891 mW)<br/>Receive: 92 mA (304 mW)<br/>Standby: TBD</p> <p><b>Bluetooth</b> (with Wi-Fi in standby)<br/>Transmit: TBD<br/>Receive: TBD</p> |
| Operating Temperature   | -25° to 80°C (-22° to 176°F)  |
| Operating Humidity  | 10 to 90% (non-condensing)  |
| Storage Temperature   | -30° to 85°C (-22° to 185°F)  |
| Storage Humidity  | 10 to 90% (non-condensing)  |
| Maximum Electrostatic Discharge   | 8 kV  |
| Length  | 15.0 mm (0.59")   |

| Feature                               | Description   |
|---------------------------------------|---|
| <b>Width</b>                          | 15.0 mm (0.59")   |
| <b>Thickness</b>                      | 2.50 mm (0.1")  |
| <b>Weight</b>                         | 1.0 g (0.04 oz.)  |
| <b>Mounting</b>                       | See the " <a href="#">Mounting</a> " section for more information.  |
| <b>Wi-Fi Media</b>                    | Direct Sequence-Spread Spectrum (DSSS)<br>Complementary Code Keying (CCK)<br>Orthogonal Frequency Divisional Multiplexing (OFDM)  |
| <b>Bluetooth Media</b>                | Frequency Hopping Spread Spectrum (FHSS)  |
| <b>Wi-Fi Media Access Protocol</b>    | Carrier sense multiple access with collision avoidance (CSMA/CA)  |
| <b>Network Architecture Types</b>     | Infrastructure and ad hoc   |
| <b>Wi-Fi Standards</b>                | IEEE 802.11a, 802.11b, 802.11d, 802.11e, 802.11g, 802.11h, 802.11i, 802.11n   |
| <b>Bluetooth Standards</b>            | Bluetooth version 2.1 with Enhanced Data Rate   |
| <b>Wi-Fi Data Rates Supported</b>     | 802.11a (OFDM) 6, 9, 12, 18, 24, 36, 48, 54 Mbps<br>802.11b (DSSS, CCK) 1, 2, 5.5, 11 Mbps<br>802.11g (OFDM) 6, 9, 12, 18, 24, 36, 48, 54 Mbps<br>802.11n (OFDM, MCS 0-7) 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, 72.2 Mbps |
| <b>Modulation</b>                     | BPSK @ 1, 6, 6.5, 7.2 and 9 Mbps<br>QPSK @ 2, 12, 13, 14.4, 18, 19.5 and 21.7 Mbps<br>CCK @ 5.5 and 11 Mbps<br>16-QAM @ 24, 26, 28.9, 36, 39 and 43.3 Mbps<br>64-QAM @ 48, 52, 54, 57.8, 58.5, 65, and 72.2 Mbps  |
| <b>802.11n Spatial Streams</b>        | 1 (Single Input, Single Output)   |
| <b>Bluetooth Data Rates Supported</b> | 1, 2, 3 Mbps  |
| <b>Bluetooth Modulation</b>           | GFSK@ 1 Mbps<br>Pi/4-DQPSK@ 2 Mbps<br>8-DPSK@ 3 Mbps  |
| <b>Regulatory Domain Support</b>      | FCC (Americas, Parts of Asia, and Middle East)<br>ETSI (Europe, Middle East, Africa, and Parts of Asia)<br>MIC (Japan) (formerly TELEC)<br>KC (Korea) (formerly KCC)  |

| Feature                           | Description   |
|-----------------------------------|---|
| <b>2.4 GHz Frequency Bands</b>    | <p><b>ETSI</b><br/>2.4 GHz to 2.483 GHz</p> <p><b>FCC</b><br/>2.4 GHz to 2.483 GHz</p> <p><b>MIC (Japan)</b> (formerly TELEC)<br/>2.4 GHz to 2.495 GHz</p> <p><b>KC</b> (formerly KCC)<br/>2.4 GHz to 2.483 GHz</p>   |
| <b>5 GHz Frequency Bands</b>      | <p><b>ETSI</b><br/>5.15 GHz to 5.35 GHz<br/>5.47 GHz to 5.725 GHz</p> <p><b>FCC</b><br/>5.15 GHz to 5.35 GHz<br/>5.47 GHz to 5.725 GHz<br/>5.725 GHz to 5.82 GHz</p> <p><b>MIC (Japan)</b> (formerly TELEC)<br/>5.15 GHz to 5.35 GHz</p> <p><b>KC</b> (formerly KCC)<br/>5.15 GHz to 5.35 GHz<br/>5.47 GHz to 5.725 GHz<br/>5.725 GHz to 5.82 GHz</p> |
| <b>2.4 GHz Operating Channels</b> | <p>ETSI: 13 (3 non-overlapping)</p> <p>FCC: 11 (3 non-overlapping)</p> <p>MIC (Japan): 14 (4 non-overlapping)</p> <p>KCC: 13 (3 non-overlapping)</p>  |
| <b>5 GHz Operating Channels</b>   | <p>ETSI: 19 non-overlapping</p> <p>FCC: 23 non-overlapping</p> <p>MIC (Japan): 8 non-overlapping</p> <p>KCC: 8 non-overlapping</p>  |

| Feature  | Description   |
|--|---|
| <p><b>Transmit Power</b></p> <p><i>Note: Transmit power varies according to individual country regulations. All values nominal, +/- 2 dBm.</i></p> <p><i>Note: Summit 40 series radios support a single spatial stream and 20 MHz channels only.</i></p> | <p><b>802.11a</b></p> <p>6 Mbps 16 dBm (40 mW)<br/>54 Mbps 16 dBm (40 mW)</p> <p><b>802.11b</b></p> <p>1 Mbps 16 dBm (40 mW)<br/>11 Mbps 16 dBm (40 mW)</p> <p><b>802.11g</b></p> <p>6 Mbps 15 dBm (32 mW)<br/>54 Mbps 14 dBm (25 mW)</p> <p><b>802.11n (2.4 GHz)</b></p> <p>6.5 Mbps (MCS0) 13 dBm (40 mW)<br/>65 Mbps (MCS7) 11 dBm (13 mW)</p> <p><b>802.11n (5 GHz)</b></p> <p>6.5 Mbps (MCS0) 16 dBm (40 mW)<br/>65 Mbps (MCS7) 13 dBm (20 mW)</p> <p><b>Bluetooth</b></p> <p>1 Mbps -0.5 dBm (1.1 mW)<br/>2 Mbps -0.5 dBm (1.1 mW)<br/>3 Mbps -0.5 dBm (1.1 mW)</p> |
| <p><b>Typical Receiver Sensitivity</b></p> <p><i>Note: All values nominal, +/-3 dBm.</i></p>   | <p><b>802.11a:</b></p> <p>6 Mbps -89 dBm<br/>54 Mbps -77 dBm (PER &lt;= 10%)</p> <p><b>802.11b:</b></p> <p>1 Mbps -95 dBm<br/>11 Mbps -87 dBm (PER &lt;= 8%)</p> <p><b>802.11g:</b></p> <p>6 Mbps -90 dBm<br/>54 Mbps -77 dBm (PER &lt;= 10%)</p> <p><b>802.11n (2.4 GHz)</b></p> <p>MCS0 Mbps -90 dBm<br/>MCS7 Mbps -73 dBm</p> <p><b>802.11n (5 GHz)</b></p> <p>MCS0 Mbps -88 dBm<br/>MCS7 Mbps -71 dBm</p> <p><b>Bluetooth:</b></p> <p>1 Mbps TBD<br/>2 Mbps TBD<br/>3 Mbps TBD</p>  |
| <p><b>Operating Systems Supported</b></p>  | <p>Windows Mobile 6.5<br/>Windows Mobile 6.1<br/>Windows Mobile 6.0<br/>Windows Mobile 5.0<br/>Windows Embedded CE 7.0</p>  |



| Feature         | Description   |
|-----------------|---|
|                 | Windows Embedded CE 6.0 R3<br>Windows Embedded CE 6.0 R2<br>Windows Embedded CE 6.0<br>Windows Embedded CE 5.0<br>Linux, 2.6.x, 3.x.x kernel  |
| <b>Security</b> | <p><b>Standards</b></p> <ul style="list-style-type: none"> <li>▪ Wireless Equivalent Privacy (WEP)</li> <li>▪ Wi-Fi Protected Access (WPA)</li> <li>▪ IEEE 802.11i (WPA2)</li> </ul> <p><b>Encryption</b></p> <ul style="list-style-type: none"> <li>▪ Wireless Equivalent Privacy (WEP, RC4 Algorithm)</li> <li>▪ Temporal Key Integrity Protocol (TKIP, RC4 Algorithm)</li> <li>▪ Advanced Encryption Standard (AES, Rijndael Algorithm)</li> </ul> <p><b>Encryption Key Provisioning</b></p> <ul style="list-style-type: none"> <li>▪ Static (40-bit and 128-bit lengths)</li> <li>▪ Pre-Shared (PSK)</li> <li>▪ Dynamic</li> </ul> <p><b>802.1X Extensible Authentication Protocol Types</b></p> <ul style="list-style-type: none"> <li>▪ EAP-FAST</li> <li>▪ EAP-TLS</li> <li>▪ EAP-TTLS</li> <li>▪ PEAP-GTC</li> <li>▪ PEAP-MSCHAPv2</li> <li>▪ PEAP-TLS</li> <li>▪ LEAP</li> </ul> |

| Feature   | Description   |
|---|---|
| <b>Compliance</b><br><br><b>Note:</b> These regulatory domain certifications are pending. | <b>ETSI Regulatory Domain</b><br>EN 300 328<br>EN 300 328 v1.7.1 (BT 2.1)<br>EN 301 489-1<br>EN 301 489-17<br>EN 301 893<br>EN 60950-1<br>EU 2002/95/EC (RoHS)<br><br><b>FCC Regulatory Domain</b><br>FCC 15.247 DTS – 802.11b/g (Wi-Fi) – 2.4 GHz & 5.8 GHz<br>FCC 15.407 UNII – 802.11a (Wi-Fi) – 2.4 GHz & 5.4 GHz<br>FCC 15.247 DSS – BT 2.1<br><br><b>Industry Canada</b><br>RSS-210 – 802.11a/b/g/n (Wi-Fi) – 2.4 GHz, 5.8 GHz, 5.2 GHz, and 5.4 GHz<br>RSS-210 – BT 2.1<br><br><b>MIC (Japan) Regulatory Domain</b> (formerly TELEC)<br>Article 2 Item 19, Category WW (2.4GHz Channels 1-13)<br>Article 2 Item 19-2, Category GZ (2.4GHz Channel 14)<br>Article 2 Item 19-3 Category XW (5150-5250 W52 & 5250-5350 W53)<br>Article 2-1 Item 19-2 (BT 2.1) |
| <b>Certifications</b><br><br><b>Note:</b> These certifications are pending.               | <b>Wi-Fi Alliance</b><br>802.11a, 802.11b, 802.11g, 802.11n<br>WPA Enterprise<br>WPA2 Enterprise<br><br><b>Cisco Compatible Extensions</b> (Version 4)<br><br><b>Bluetooth SIG Qualification</b>  |
| <b>Warranty</b>   | <b>Limited Lifetime</b>   |
| <b>All specifications are subject to change without notice</b>                            |   |

Table 1: Specifications

**Note:** The BCM4329 has an internal power-on (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the 0.6V threshold. Wait at least 110 ms after VDDC and VDDIO are available before initiating SDIO accesses. The external reset signals are logically ORed with this POR. SO if either the internal POR or one of the external resets are asserted, the device will be reset.

**Recommended Operating Conditions and DC Electrical Characteristics**

| Symbol          | Parameter   | Min          | Typ                                      | Max    | Unit          |
|-----------------|---|--------------|--|--------|---------------|
| VCC             | DC Supply Voltage   | 3.0          | 3.3                                      | 3.6    | V             |
| VDD_IO          | DC Supply Voltage (I/O)                                   | 1.8          | -  | 3.3    | V             |
| V <sub>IL</sub> | Low Level Input Voltage (VDDO = 3.3V)                     | -            | -  | 0.8    | V             |
| V <sub>IH</sub> | High Level Input Voltage (VDDO = 3.3V)                    | 2.0          | -  | -      | V             |
| V <sub>IL</sub> | Low Level Input Voltage (VDDO = 1.8V)                     | -            | -  | 0.6    | V             |
| V <sub>IH</sub> | High Level Input Voltage (VDDO = 1.8V)                    | 1.1          | -  | -      | V             |
| V <sub>OL</sub> | Low Level Output Voltage (100 $\mu$ A load)               | -            | -  | 0.2    | V             |
| V <sub>OH</sub> | High Level Output Voltage (-100 $\mu$ A load)             | VDDIO – 0.2V | -  | -      | V             |
| I <sub>IL</sub> | Low Current Input   | -            | 0.3                                      | -      | $\mu$ A       |
| I <sub>IH</sub> | High Current Input  | -            | 0.3                                      | -      | $\mu$ A       |
| I <sub>OL</sub> | Low Current Output (VDDO = 3.3V, V <sub>OL</sub> = 0.4V)  | -            | -  | 3.0    | mA            |
| I <sub>OH</sub> | High Current Output (VDDO = 3.3V, V <sub>OH</sub> = 2.9V) | -            | -  | 3.0    | mA            |
| C <sub>IN</sub> | Input Capacitance   | -            | -  | 5      | pF            |
|                 | BT UART Baud Rate   | 9600 bps     | 115.2 Kbps (default coming out of reset) | 4 Mbps | bps/Kbps/Mbps |

**Table 2: Recommended Operating Conditions and DC Electrical Characteristics**

## SDIO Timing Requirements

The following figure (Figure 2) and table display SDIO default mode timing.




Figure 1: SDIO Default Mode Timing

**Note:** Timing is based on  $CL \leq 40\text{pF}$  load on CMD and Data.

| Symbol   | Parameter                               | Min | Typ | Max | Unit |
|--|---|-----|-----|-----|------|
| <b>SDIO CLK (All values are referred to minimum VIH and maximum VIL *)</b> |   |     |     |     |      |
| f <sub>PP</sub>  | Frequency – Data Transfer mode          | 0   | -   | 25  | MHz  |
| f <sub>OD</sub>  | Frequency – Identification mode         | 0   | -   | 400 | kHz  |
| t <sub>WL</sub>  | Clock low time                          | 10  | -   | -   | ns   |
| t <sub>WH</sub>  | Clock high time                         | 10  | -   | -   | ns   |
| t <sub>TLH</sub>   | Clock rise time                         | -   | -   | 10  | ns   |
| t <sub>THL</sub>   | Clock low time                          | -   | -   | 10  | ns   |
| <b>Inputs: CMD, DAT (referenced to CLK)</b>                                |   |     |     |     |      |
| t <sub>ISU</sub>   | Input setup time                        | 5   | -   | -   | ns   |
| t <sub>IH</sub>  | Input hold time                         | 5   | -   | -   | ns   |
| <b>Outputs: CMD, DAT (referenced to CLK)</b>                               |   |     |     |     |      |
| t <sub>ODLY</sub>  | Output delay time – Data Transfer mode  | 0   | -   | 14  | ns   |
| t <sub>ODLY</sub>  | Output delay time – Identification mode | 0   | -   | 50  | ns   |

\*  $\min(V_{ih}) = 0.7 \times V_{DDIO}$  and  $\max(V_{il}) = 0.2 \times V_{DDIO}$ .

Table 3: SDIO Timing Requirements

## UART Timing Requirements

The following figure (Figure 3) displays UART timing.




Figure 2: UART Timing Requirements

**Notes:** The UART 4-wire interface supports Bluetooth 2.1 HCI Specification.

| Reference | Description  | Min. | Typ. | Max. | Unit           |
|-----------|--|------|------|------|----------------|
| 1         | Delay time, BT_UART_CTS_N low to UART_TXD valid            | -    | -    | 24   | Baudout cycles |
| 2         | Setup time, BT_UART_CTS_N high before midpoint of stop bit | -    | -    | 10   | ns             |
| 3         | Delay time, midpoint of stop bit to BT_UART_RTS_N high     | -    | -    | 2    | Baudout cycles |

Table 4: UART Timing Requirements

## PCM Interface Timing

- [PCM Defaults](#)
- [Short Frame Sync, Master Mode](#)
- [Short Frame Sync, Slave Mode](#)
- [Long Frame Sync, Master Mode](#)
- [Long Frame Sync, Slave Mode](#)

### PCM Defaults

|             |        |
|-------------|--------|
| SCO Routing | PCM    |
| Clock Mode  | Master |
| Sync Mode   | Master |
| Frame Type  | Short  |

|                 |      |
|-----------------|------|
| Interface Rate  | 512  |
| Sample Interval | 8khz |
| 16 bit mono     |      |

### Short Frame Sync, Master Mode




Figure 3: Short Frame Sync, Master Mode

| Reference | Description  | Min. | Typ. | Max. | Unit |
|-----------|--|------|------|------|------|
| 1         | PCM bit clock frequency  | 128  | -    | 2048 | kHz  |
| 2         | PCM bit clock high time  | 128  | -    | -    | ns   |
| 3         | PCM bit clock low time   | 209  | -    | -    | ns   |
| 4         | Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC high  | -    | -    | 50   | ns   |
| 5         | Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC low   | -    | -    | 50   | ns   |
| 6         | Delay from BT_PCM_CLK rising edge to data valid on BT_PCM_OUT                                      | -    | -    | 50   | ns   |
| 7         | Setup time for BT_PCM_IN before BT_PCM_CLK falling edge  | 50   | -    | -    | ns   |
| 8         | Hold time for BT_PCM_IN after BT_PCM_CLK falling edge  | 10   | -    | -    | ns   |
| 9         | Delay from falling edge of BT_PCM_CLK during last bit period to BT_PCM_OUT becoming high impedance | -    | -    | 50   | ns   |

Table 5: Short Frame Sync, Master Mode

## Short Frame Sync, Slave Mode




Figure 4: Short Frame Sync, Slave Mode

| Reference | Description  | Min. | Typ. | Max. | Unit |
|-----------|--|------|------|------|------|
| 1         | PCM bit clock frequency  | 128  | -    | 2048 | kHz  |
| 2         | PCM bit clock high time  | 209  | -    | -    | ns   |
| 3         | PCM bit clock low time   | 209  | -    | -    | ns   |
| 4         | Setup time for BT_PCM_SYNC before falling edge of BT_PCM_BCLK                                      | 50   | -    | -    | ns   |
| 5         | Hold time for BT_PCM_SYNC after falling edge of BT_PCM_CLK   | 10   | -    | -    | ns   |
| 6         | Hold time of BT_PCM_OUT after BT_PCM_CLK falling time  | -    | -    | 175  | ns   |
| 7         | Setup time for BT_PCM_IN before BT_PCM_CLK falling edge  | 50   | -    | -    | ns   |
| 8         | Hold time for BT_PCM_IN after BT_PCM_CLK falling edge  | 10   | -    | -    | ns   |
| 9         | Delay from falling edge of BT_PCM_CLK during last bit period to BT_PCM_OUT becoming high impedance | -    | -    | 100  | ns   |

Table 6: Short Frame Sync, Slave Mode

## Long Frame Sync, Master Mode




Figure 5: Long Frame Sync, Master Mode

| Reference | Description  | Min. | Typ. | Max. | Unit |
|-----------|--|------|------|------|------|
| 1         | PCM bit clock frequency  | 128  | -    | 2048 | kHz  |
| 2         | PCM bit clock high time  | 209  | -    | -    | ns   |
| 3         | PCM bit clock low time   | 209  | -    | -    | ns   |
| 4         | Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC high during first bit time                        | -    | -    | 50   | ns   |
| 5         | Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC low during third bit time                         | -    | -    | 50   | ns   |
| 6         | Delay from BT_PCM_CLK rising edge to data valid on BT_PCM_OUT                                      | -    | -    | 50   | ns   |
| 7         | Setup time for BT_PCM_IN before BT_PCM_CLK falling edge  | 50   | -    | -    | ns   |
| 8         | Hold time for BT_PCM_IN after BT_PCM_CLK falling edge  | 10   | -    | -    | ns   |
| 9         | Delay from falling edge of BT_PCM_CLK during last bit period to BT_PCM_OUT becoming high impedance | -    | -    | 50   | ns   |

Table 7: Long Frame Sync, Master Mode



## Long Frame Sync, Slave Mode




Figure 6: Long Frame Sync, Slave Mode


| Reference | Description   | Min. | Typ. | Max. | Unit |
|-----------|---|------|------|------|------|
| 1         | PCM bit clock frequency   | 128  | -    | 2048 | kHz  |
| 2         | PCM bit clock high time   | 209  | -    | -    | ns   |
| 3         | PCM bit clock low time  | 209  | -    | -    | ns   |
| 4         | Setup time for BT_PCM_SYNC before falling edge of BT_PCM_CLK during first bit time  | 50   | -    | -    | ns   |
| 5         | Hold time for BT_PCM_SYNC after falling edge of BT_PCM_CLK during second bit period.<br><b>Note:</b> BT_PCM_SYNC may go low any time from second bit period to last bit period. | 10   | -    | -    | ns   |
| 6         | Delay from rising edge of BT_PCM_CLK or BT_PCM_SYNC (whichever is later) to data valid for first bit on BT_PCM_OUT  | -    | -    | 50   | ns   |
| 7         | Hold time of BT_PCM_OUT after BT_PCM_CLK falling edge   | -    | -    | 175  | ns   |
| 8         | Setup time for BT_PCM_IN before BT_PCM_CLK falling edge   | 50   | -    | -    | ns   |
| 9         | Hold time for BT_PCM_IN after BT_PCM_CLK falling edge   | 10   | -    | -    | ns   |

| Reference | Description   | Min. | Typ. | Max. | Unit |
|-----------|---|------|------|------|------|
| 10        | Delay from falling edge of BT_PCM_CLK or BT_PCM_SYNC (whichever is later) during last bit in slot to BT_PCM_OUT becoming high impedance | -    | -    | 100  |      |

**Table 8: Long Frame Sync, Slave Mode**

### Control Signal Timing Requirements

The following figure (Figure 4) displays Control Signal timing.



**Figure 4: Control Signal Timing**  
**WLAN = ON, Bluetooth = ON**

**Note:** This radio has an integrated power-on reset circuit that resets all circuits to a known power-on state. Individual resets can also be driven by BT\_RST\_N or SYS\_RST\_N (an active-low, external reset signal which can be used to externally force the device into a power-on reset state)

## Pin Definitions

|      |           |                |
|------|-----------|----------------|
| WLAN | Bluetooth | WLAN/Bluetooth |
|------|-----------|----------------|

| Pin Number | Pin Name | I/O | Voltage Reference | Description  |
|------------|----------|-----|-------------------|--|
| 1          | GND      | -   |                   | Ground   |
| 2          | GND      | -   |                   | Ground   |
| 3          | GND      | -   |                   | Ground   |
| 4          | GND      | -   |                   | Ground   |
| 5          | ANT_2    | I/O |                   | <p>Antenna 2 (Auxiliary)<br/>50 ohm coplanar wave guide to antenna or antenna connector.</p> <p><b>IMPORTANT:</b><br/>BT functions on the Auxiliary (AUX) port and <b>not</b> on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port <b>must</b> be used.</p> |
| 6          | GND      | -   |                   | Ground   |
| 7          | GND      | -   |                   | Ground   |
| 8          | GND      | -   |                   | Ground   |
| 9          | GND      | -   |                   | Ground   |
| 10         | ANT_1    | I/O |                   | <p>Antenna 1 (Main)<br/>50 ohm coplanar wave guide to antenna or antenna connector.</p> <p><b>IMPORTANT:</b><br/>BT functions on the AUX port and <b>not</b> on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port <b>must</b> be used.</p>                  |
| 11         | GND      | -   |                   | Ground   |
| 12         | GND      | -   |                   | Ground   |
| 13         | GND      | -   |                   | Ground   |
| 14         | GND      | -   |                   | Ground   |
| 15         | GND      | -   |                   | Ground   |
| 16         | GND      | -   |                   | Ground   |

| Pin Number | Pin Name       | I/O | Voltage Reference | Description  |
|------------|----------------|-----|-------------------|--|
| 17         | GND            | -   |                   | Ground   |
| 18         | GND            | -   |                   | Ground   |
| 19         | BT_PCM_OUT     | O   | VDDIO             | PCM data output  |
| 20         | RSVD           | I   | VDDIO             | <p>Bluetooth device wake-up: Signal from the host to the SDC-SSD40NBT indicating that the host requires attention.</p> <p>Asserted: Bluetooth device must wake-up or remain awake</p> <p>Deasserted: Bluetooth device may sleep when sleep criteria are met</p> <p>The polarity of this signal is software configurable and can be asserted high or low.</p> <p><b>Note:</b> The default is low but this is only applicable for specific Bluetooth Sleep mode settings. By default, the radio has “No Sleep Mode Set”.</p> |
| 21         | BT_HOST_WAKE_B | O   | VDDIO             | <p>Host Wake-up</p> <p>Signal from the SDC-SSD40NBT to the host indicating that the radio requires attention.</p> <p>Asserted: Host device must wake-up or remain awake.</p> <p>Deasserted: Host device may sleep when sleep criteria are met</p> <p>The polarity of this signal is software configurable and can be asserted high or low.</p> <p><b>Note:</b> The default is low but this is only applicable for specific Bluetooth Sleep mode settings. By default, the radio has “No Sleep Mode Set”.</p>               |
| 22         | RSVD           | O   | VDDIO             | Bluetooth LED Activity Indicator; active high.   |
| 23         | VDD3_3         | -   |                   | 3.3V Power   |
| 24         | GND            | -   |                   | Ground   |
| 25         | BT_UART_CTS_N  | I   | VDDIO             | Clear-to-send signal for the Bluetooth UART  |

| Pin Number | Pin Name      | I/O | Voltage Reference | Description   |
|------------|---------------|-----|-------------------|---|
|            |               |     |                   | interface, active low.  |
| 26         | BT_UART_RTS_N | O   | VDDIO             | Request-to-send signal for the Bluetooth UART interface, active low.  |
| 27         | BT_UART_TXD   | O   | VDDIO             | Bluetooth UART Serial Output.   |
| 28         | BT_UART_RXD   | I   | VDDIO             | Bluetooth UART Serial Input.  |
| 29         | BT_PCM_SYNC   | I/O | VDDIO             | PCM sync signal<br>Default master (output);<br>can be configured slave (input)  |
| 30         | BT_PCM_IN     | I   | VDDIO             | PCM data input  |
| 31         | BT_PCM_CLK    | I/O | VDDIO             | PCM clock   |
| 32         | VDDIO         |     | VDDIO             | 1.8/3.3V I/O Power<br>This is the reference pins for all I/O signaling pins;<br>it accepts 1.8VDC or 3.3VDC from the host.  |
| 33         | RSVD          | O   | VDDIO             | Reserved for WLAN LED activity indicator.   |
| 34         | RSVD          | O   | VDDIO             | Reserved for Wake on Wireless.  |
| 35         | SYS_RST_L     | I   | VDDIO             | Resets the WLAN radio, active low. Must be asserted when power is first applied to the radio, then released before any transaction can start (see <a href="#">Note</a> ). See “ <a href="#">Electrical Considerations</a> ” for the recommended SYS_RST_L circuitry |
| 36         | CHIP_PWD_L    | I   | VDDIO             | Powers down both the BT and WLAN radios, active low (see <a href="#">Note</a> ).  |
| 37         | BT_RST_L      | I   | VDDIO             | Resets the Bluetooth radio, active low. Must be asserted when power is first applied to the radio, then released before any transaction can start.<br><b>Note:</b> See “ <a href="#">Integration Considerations</a> ” for additional integration information.       |
| 38         | SDIO_DATA_0   | I/O | VDDIO             | SDIO Data 0<br><b>Note:</b> See “ <a href="#">Integration Considerations</a> ” for additional integration information.  |
| 39         | GND           | -   |                   | Ground  |
| 40         | SDIO_CLK      | I   | VDDIO             | SDIO Clock (25MHz max)<br><b>Note:</b> See “ <a href="#">Integration Considerations</a> ” for additional integration information.   |

| Pin Number | Pin Name    | I/O | Voltage Reference | Description   |
|------------|-------------|-----|-------------------|---|
| 41         | GND         | -   |                   | Ground  |
| 42         | SDIO_DATA_1 | I/O | VDDIO             | SDIO Data 1   |
| 43         | SDIO_DATA_3 | I/O | VDDIO             | SDIO Data 3   |
| 44         | SDIO_DATA_2 | I/O | VDDIO             | SDIO Data 2   |
| 45         | SDIO_CMD    | I/O | VDDIO             | SDIO Command  |
| 46         | GND         | -   |                   | Ground  |
| 47         | CLK_32K     | I   |                   | 32k Ext Sleep Clock<br><b>Note:</b> The Broadcom BCM4329 (the core of the SSD40NBT) does not have an internal sleep clock. The SSD40NBT requires an external 32K sleep clock. Summit recommends the ECS-327KE or similar product. |
| 48         | RSVD        | I   | VDDIO             | Reserved, No Connect  |
| 49         | RSVD        | O   | VDDIO             | Reserved, No Connect  |
| 50         | RSVD        | I/O | VDDIO             | Reserved, No Connect  |
| 51         | RSVD        | I/O | VDDIO             | Reserved for GPIO. Leave open (float).  |
| 52         | RSVD        | I/O | VDDIO             | Reserved, No Connect  |
| 53         | RSVD        | I/O | VDDIO             | Reserved for GPIO. No Connect.  |
| 54         | RSVD        | I/O | VDDIO             | Reserved for GPIO. No Connect.  |
| 55         | RSVD        | I/O | VDDIO             | Reserved for GPIO. No Connect.  |
| 56         | RSVD        | I/O | VDDIO             | Reserved for GPIO. No Connect.  |

Table 9: Pin Definitions

**Note Regarding SYS\_RST\_L and CHIP\_PWD\_L:**

Simply releasing **SYS\_RST\_L** and **CHIP\_PWD\_L** does not guarantee that the BCM4329 chip in the SSD40NBT module comes out of reset. Ensure that both VDD and VDDIO have been applied to the SSD40NBT for at least 110 ms before attempting to initiate SDIO communications. A slightly longer delay is better (safer).


**SSD30AG and SSD40NBT Pin Comparison Table**

|       | SSD30AG  | SSD40NBT       |       | SSD30AG     | SSD40NBT    |
|-------|----------|----------------|-------|-------------|-------------|
| Pin # | Pin Name | Pin Name       | Pin # | Pin Name    | Pin Name    |
| 1     | GND      | GND            | 29    | RSVD        | BT_PCM_SYNC |
| 2     | GND      | GND            | 30    | RSVD        | BT_PCM_IN   |
| 3     | GND      | GND            | 31    | RSVD        | BT_PCM_CLK  |
| 4     | GND      | GND            | 32    | VDDIO       | VDDIO       |
| 5     | ANT_2    | ANT_2          | 33    | WL_LED_ACT  | RSVD        |
| 6     | GND      | GND            | 34    | WL_GPIO_1   | RSVD        |
| 7     | GND      | GND            | 35    | SYS_RST_L   | SYS_RST_L   |
| 8     | GND      | GND            | 36    | CHIP_PWD_L  | CHIP_PWD_L  |
| 9     | GND      | GND            | 37    | RSVD        | BT_RST_L    |
| 10    | ANT_1    | ANT_1          | 38    | SDIO_DATA_0 | SDIO_DATA_0 |
| 11    | GND      | GND            | 39    | GND         | GND         |
| 12    | GND      | GND            | 40    | SDIO_CLK    | SDIO_CLK    |
| 13    | GND      | GND            | 41    | GND         | GND         |
| 14    | GND      | GND            | 42    | SDIO_DATA_1 | SDIO_DATA_1 |
| 15    | GND      | GND            | 43    | SDIO_DATA_3 | SDIO_DATA_3 |
| 16    | GND      | GND            | 44    | SDIO_DATA_2 | SDIO_DATA_2 |
| 17    | GND      | GND            | 45    | SDIO_CMD    | SDIO_CMD    |
| 18    | GND      | GND            | 46    | GND         | GND         |
| 19    | RSVD     | BT_PCM_OUT     | 47    | RSVD        | CLK_32K     |
| 20    | RSVD     | RSVD           | 48    | SDIO_SEL    | RSVD        |
| 21    | RSVD     | BT_HOST_WAKE_B | 49    | WLAN_ACTIVE | RSVD        |
| 22    | RSVD     | RSVD           | 50    | BT_PRIORITY | RSVD        |
| 23    | VCC3_3   | VDD3_3         | 51    | BT_FREQ     | RSVD        |
| 24    | GND      | GND            | 52    | BT_ACTIVE   | RSVD        |
| 25    | RSVD     | BT_UART_CTS_N  | 53    | RSVD        | RSVD        |
| 26    | RSVD     | BT_UART_RTS_N  | 54    | RSVD        | RSVD        |
| 27    | RSVD     | BT_UART_TXD    | 55    | RSVD        | RSVD        |
| 28    | RSVD     | BT_UART_RXD    | 56    | RSVD        | RSVD        |

## Electrical Considerations


Below is a section of the schematic for the MSD40NBT, a PCB module based on the SSD40NBT. Summit provides this for your reference only to aid you in integrating the SSD40NBT into your device.

**Note:** The full MSD40NBT schematic is located in [Appendix A: Schematic](#).



**Figure 3: Recommended circuit for SYS\_RST\_L**

**Note:** In the reset circuit, the diode is placed in parallel with the resistor to ensure the capacitor is discharged quickly when a power drop occurs. This minimizes the chance of register corruption within the processor and Wi-Fi module should such a power supply glitch arise.



**Figure 4: Recommended supply bypass**

**Note:** The 10uF bypass capacitors must be a low-ESR type.

**Note:** The 0 ohm resistors are optional and could be replaced by a chip ferrite bead, if desired.



## ***Integration Considerations***

The following Wi-Fi and Bluetooth information should be taken into consideration when integrating the SSD40NBT.

### **Wi-Fi**

Series resistors are recommended in all six SDIO lines (27-56 ohms typically):

- SDIO\_CLK
- SDIO\_CMD
- SDIO\_DATA\_0
- SDIO\_DATA\_1
- SDIO\_DATA\_2
- SDIO\_DATA\_3

---

**Note:** Although these values may vary with the properties of your host interface and the PCB, they are a reasonable starting point.

---

**Note:** The series resistors in the SDIO bus provide several design benefits:

- If a host controller has too high of a drive strength, then bus ringing may result. Series resistors can reduce this ringing on the I/O lines.
  - Adding 27-56 ohms of series resistance on the SDIO bus will reduce sharp transitional edges, which may reduce EMI.
  - Having the series resistors in the PCB layout allows for design flexibility; If they are later found to be unnecessary, zero (0) ohm jumpers may be used in their place
- 

The following are also recommended:

- 47 K ohm pull-ups on the CMD line and four data lines: SDIO\_CMD, SDIO\_DATA\_0, SDIO\_DATA\_1, SDIO\_DATA\_2, SDIO\_DATA\_3
- 

**Note:** No pull-up is required on the CLK line.

---

**Note:** Make sure to apply the proper voltage on the VDDIO input to the SiP to match the signaling voltage of the SDIO host interface (1.8V or 3.3V typically, but it can be anything in between these values).

---

**Note:** The SDIO host must wait a minimum of 110 ms before initiating access to the SDC-SSD40NBT after VDD ramps up and settles.

---



## Bluetooth

When the BT radio is not being used, the BT\_RST\_L line may be held low to save some overall current consumption.

When the BT radio is being used, the BT\_RST\_L line may be left floating (because there is a 10 K ohm pull-up resistor on this line inside the SSD40NBT SiP).

If the BT\_RST\_L is coming from a GPIO from the host processor, then it may be easier (although not necessary) to assert a HIGH on this line, rather than making it an input.

## Mechanical Specifications



Unit: mm






Figure 5: SiP Photo (Bottom View)



**Note:** The ground pad beneath the SiP (radio) should be the ground plane of your circuit board. The exposed portion of the ground pad beneath the SiP is controlled by the Solder Mask layer.



## Mounting

Summit specializes in the design and manufacturing of Wi-Fi radio modules and cards. Although we understand that every system is different, our expertise does not extend to the system level. Because of this, we can provide only integration guidelines and not individual design reviews and approvals.

The SDC-SSD40NBT is a Quad Flat pack with No Leads (QFN) System in Package (SiP). Summit has mounted this device to a PCB with a host and antenna connectors and markets that radio module as the SDC-MSD40NBT.

**Note:** The following information results from Summit's experience in producing the SDC-MSD40NBT. Summit provides these data for informational purposes only and provides no warranties or claims with regard to the applicability of this information to a particular design.

Solder Stencil Opening for Pads (56 signal pads): 1:1 to 1:0.9 (dependent on solder type)

Solder Stencil Opening for Thermal Pads (9 "window pane" pads): 1:0.5 to 1:0.75 (dependent on solder type)

**Note:** The vias that are in the thermal pad (6x6 pattern of 12 mil holes) are open; they are not tented by the solder mask on the bottom side. This allows excess paste to escape from the bottom side to help ensure a flat SiP installation.

Solder Paste Type: No-Clean as the soldered part to board clearance will not allow for adequate post solder cleaning

Rework is technically challenging due to parts on the SiP reflowing at the same temperature needed for rework. The SDC-SSD40NBT cannot be lifted by the shield during rework. As such, removal of part for rework is not recommended. Reflow without removal has been successfully used to clear shorts found during x-ray inspection.





Figure 6: Footprint from the Summit MSD30/40 PCB

Reflow: The SDC-SSD40NBT is RoHS compliant and as such is sensitive to heat. The below graphic details a typical profile for such and device and is provided for reference purposes.

### Recommendations:

If the SSD30NBT has been removed from the moisture-protective packaging for more than 24 hours, bake at 125 degrees Celsius for 24 hours (per Jedec-STD-033). This is a preparatory step prior to reflow to ensure that the SIPs are sufficiently dehydrated. Reflow should occur immediately following baking to prevent rehydration.

Referred to IPC/JEDEC standard.  
Peak Temperature: < 250°C  
Number of Times: ≤ 2



## RF Layout Design Guidelines

The following is a list of RF layout design guidelines and recommendation when installing a Summit radio into your device.

- Do not run antenna cables directly above or directly below the radio.
- Do not place any parts or run any high speed digital lines below the radio.
- If there are other radios or transmitters located on the device (such as a Bluetooth radio), place the devices as far apart from each other as possible.
- Ensure that there is the maximum allowable spacing separating the antenna connectors on the Summit radio from the antenna. In addition, do not place antennas directly above or directly below the radio.
- Summit recommends the use of a double shielded cable for the connection between the radio and the antenna elements.
- Use proper electro-static-discharge (ESD) procedures when installing the Summit radio module.

## Regulatory

### Certified Antennas

The SDC-SSD40NBT will be tested to the regulatory standards defined in the “Certifications” section of the Specifications table above. Summit plans to conduct these tests with the following antennas:

#### [Cisco AIR-ANT 4941](#)

- **Form Factor:** Whip
- **Type:** Dipole
- **Maximum 2.4 GHz Gain:** 2.2 dBi
- **Tested and Certified 2.4 GHz Transmit Power:** TBD

#### [Ethertronics](#)

- **Form Factor:** Isolated Magnetic Dipole™ (IMD)
- **Type:** GY Internal Antenna
- **Maximum 2.4 GHz Gain:** 2.5 dBi
- **Maximum 5 GHz Gain:** 5 dBi
- **Tested and Certified 2.4 GHz Transmit Power:** TBD
- **Tested and Certified 5 GHz Transmit Power:** TBD

#### [Radiall Larson Dipole](#) (R380500314)

- **Form Factor:** Whip
- **Type:** Dipole
- **Maximum 2.4 GHz Gain:** 1.6 dBi (not used during testing)
- **Maximum 5 GHz Gain:** 5 dBi
- **Tested and Certified 5 GHz Transmit Power:** TBD

#### [HUBER+SUHNER](#) (SOA 2459/360/5/0/V\_C)

- **Form Factor:** Whip
- **Type:** Monopole
- **Maximum 2.4 GHz Gain:** 3dBi
- **Maximum 5 GHz Gain:** 6.5dBi
- **Tested and Certified 2.4 GHz Transmit Power:** TBD
- **Tested and Certified 5 GHz Transmit Power:** TBD

---

**Note:** If the formal test reports for the SDC-SSD40NBT show that transmit power was decreased to less than 100% on 2.4 GHz edge channels. Summit will make these transmit power reductions in firmware for the edge channels. Integrators do not need to reduce transmit power on a channel-by-channel basis to comply with band edge regulations.

---

Antennas of differing types and higher gains may be integrated as well. If necessary, with the Summit Manufacturing Utility software utility, OEMs may reduce the transmit power of the SDC-SSD40NBT to account for higher antenna gain. In some cases, OEMs may be able to reduce certification efforts by using antennas that are of like type and equal or lesser gain to the above listed antennas.

## Documentation Requirements

In order to maintain regulatory compliance, when integrating the SDC-SSD40NBT into a host device and leveraging Summit's grants and certifications, it is necessary to meet the documentation requirements set forth by the applicable regulatory agencies. The following sections (FCC, Industry Canada, and European Union) outline the information that may be included in the user's guide and external labels for the host devices into which the SDC-SSD40NBT is integrated.

### *FCC*

---

**Note:** You must place "Contains FCC ID: TWG-SDCSSD40NBT" on the host product in such a location that it can be seen by an operator at the time of purchase.

---

## User's Guide Requirements

When integrating the SDC-SSD40NBT into a host device, the integrator must include specific information in the user's guide for the device into which the SDC-SSD40NBT is integrated. The integrator must not provide information to the end user regarding how to install or remove this RF module in the user's manual of the device into which the SDC-SSD40NBT is integrated. The following FCC statements must be added in their entirety and without modification into a prominent place in the user's guide for the device into which the SDC-SSD40NBT is integrated:

---

### **Federal Communication Commission Interference Statement**

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

1. Reorient or relocate the receiving antenna.
  2. Increase the separation between the equipment and receiver.
  3. Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
  4. Consult the dealer or an experienced radio/TV technician for help.
-

**FCC Caution:** Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.

---

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

---

**IMPORTANT NOTE:** FCC Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator & your body.

## *Industry Canada*

---

**Note:** You must place “Contains IC ID: 6616A-SDC SSD40NBT” on the host product in such a location that it can be seen by an operator at the time of purchase.

---

### **User's Guide Requirements (for Model # SDC-SSD40NBT)**

#### ***RF Radiation Hazard Warning***

To ensure compliance with FCC and Industry Canada RF exposure requirements, this device must be installed in a location where the antennas of the device will have a minimum distance of at least 20 cm from all persons. Using higher gain antennas and types of antennas not certified for use with this product is not allowed. The device shall not be co-located with another transmitter.

Installez l'appareil en veillant à conserver une distance d'au moins 20 cm entre les éléments rayonnants et les personnes. Cet avertissement de sécurité est conforme aux limites d'exposition définies par la norme CNR-102 relative aux fréquences radio.

#### ***Maximum Antenna Gain – If the integrator configures the device such that the antenna is detectable from the host product.***

This radio transmitter (IC ID: 6616A-SDC SSD40L) has been approved by Industry Canada to operate with the antenna types listed below with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Le présent émetteur radio (IC ID: 6616A-SDC SSD40L) a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés ci-dessous et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio



interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication.

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante.

This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

## *European Union*

### **User's Guide Requirements**

The integrator must include specific information in the user's guide for the device into which the SDC-SSD40NBT is integrated. In addition to the required FCC and IC statements outlined above, the following R&TTE statements must be added in their entirety and without modification into a prominent place in the user's guide for the device into which the SDC-SSD40NBT is integrated:

This device complies with the essential requirements of the R&TTE Directive 1999/5/EC. The following test methods have been applied in order to prove presumption of conformity with the essential requirements of the R&TTE Directive 1999/5/EC:

- **EN60950-1:2001 A11:2004**  
Safety of Information Technology Equipment
- **EN 300 328 V1.7.1: (2006-10)**  
Electromagnetic compatibility and Radio spectrum Matters (ERM); Wideband Transmission systems; Data transmission equipment operating in the 2,4 GHz ISM band and using spread spectrum modulation techniques; Harmonized EN covering essential requirements under article 3.2 of the R&TTE Directive
- **EN 300 328 v1.7.1 (BT 2.1)**
- **EN 301 489-1 V1.6.1: (2005-09)**  
Electromagnetic compatibility and Radio Spectrum Matters (ERM); ElectroMagnetic Compatibility (EMC) standard for radio equipment and services; Part 1: Common technical requirements
- **EN 301 489-17 V1.2.1 (2002-08)**  
Electromagnetic compatibility and Radio spectrum Matters (ERM); ElectroMagnetic Compatibility (EMC) standard for radio equipment and services; Part 17: Specific conditions for 2,4 GHz wideband transmission systems and 5 GHz high performance RLAN equipment

- **EN 301 893**

Electromagnetic compatibility and Radio spectrum Matters (ERM); Broadband Radio Access Networks (BRAN); Specific conditions for 5 GHz high performance RLAN equipment

- **EU 2002/95/EC (RoHS)**










Declaration of Compliance – EU Directive 2003/95/EC; Reduction of Hazardous Substances (RoHS)

This device is a 2.4 GHz wideband transmission system (transceiver), intended for use in all EU member states and EFTA countries, except in France and Italy where restrictive use applies.

In Italy the end-user should apply for a license at the national spectrum authorities in order to obtain authorization to use the device for setting up outdoor radio links and/or for supplying public access to telecommunications and/or network services.

This device may not be used for setting up outdoor radio links in France and in some areas the RF output power may be limited to 10 mW EIRP in the frequency range of 2454 – 2483.5 MHz. For detailed information the end-user should contact the national spectrum authority in France.

|                                   |  |
|-----------------------------------|--|
| <b>[cs] Český<br/>[Czech]</b>     | <i>[Jméno výrobce]</i> tímto prohlašuje, že tento <i>[typ zařízení]</i> je ve shodě se základními požadavky a dalšími příslušnými ustanoveními směrnice 1999/5/ES.   |
| <b>[da] Dansk<br/>[Danish]</b>    | Undertegnede <i>[fabrikantens navn]</i> erklærer herved, at følgende udstyr <i>[udstyrets typebetegnelse]</i> overholder de væsentlige krav og øvrige relevante krav i direktiv 1999/5/EF.   |
| <b>[de] Deutsch<br/>[German]</b>  | Hiermit erkläre <i>[Name des Herstellers]</i> , dass sich das Gerät <i>[Gerätetyp]</i> in Übereinstimmung mit den grundlegenden Anforderungen und den übrigen einschlägigen Bestimmungen der Richtlinie 1999/5/EG befindet.          |
| <b>[et] Eesti<br/>[Estonian]</b>  | Käesolevaga kinnitab <i>[tootja nimi = name of manufacturer]</i> seadme <i>[seadme tüüp = type of equipment]</i> vastavust direktiivi 1999/5/EÜ põhinõuetele ja nimetatud direktiivist tulenevatele teistele asjakohastele sätetele. |
| <b>[en] English</b>               | Hereby, <i>[name of manufacturer]</i> , declares that this <i>[type of equipment]</i> is in compliance with the essential requirements and other relevant provisions of Directive 1999/5/EC.   |
| <b>[es] Español<br/>[Spanish]</b> | Por medio de la presente <i>[nombre del fabricante]</i> declara que el <i>[clase de equipo]</i> cumple con los requisitos esenciales y cualesquiera otras disposiciones aplicables o exigibles de la Directiva 1999/5/CE.            |
| <b>[el] Ελληνική<br/>[Greek]</b>  | ΜΕ ΤΗΝ ΠΑΡΟΥΣΑ <i>[name of manufacturer]</i> ΔΗΛΩΝΕΙ ΟΤΙ <i>[type of equipment]</i> ΣΥΜΜΟΡΦΩΝΕΤΑΙ ΠΡΟΣ ΤΙΣ ΟΥΣΙΩΔΕΙΣ ΑΠΑΙΤΗΣΕΙΣ ΚΑΙ ΤΙΣ ΛΟΙΠΕΣ ΣΧΕΤΙΚΕΣ ΔΙΑΤΑΞΕΙΣ ΤΗΣ ΟΔΗΓΙΑΣ 1999/5/ΕΚ.   |
| <b>[fr] Français<br/>[French]</b> | Par la présente <i>[nom du fabricant]</i> déclare que l'appareil <i>[type d'appareil]</i> est conforme aux exigences essentielles et aux autres dispositions pertinentes de  |

|   |  |
|---|--|
|   | la directive 1999/5/CE.  |
|  <b>Italiano</b><br><b>[Italian]</b>       | Con la presente <i>[nome del costruttore]</i> dichiara che questo <i>[tipo di apparecchio]</i> è conforme ai requisiti essenziali ed alle altre disposizioni pertinenti stabilite dalla direttiva 1999/5/CE.                         |
| <b>Latviski</b><br><b>[Latvian]</b>   | Ar šo <i>[name of manufacturer / izgatavotāja nosaukums]</i> deklarē, ka <i>[type of equipment / iekārtas tips]</i> atbilst Direktīvas 1999/5/EK būtiskajām prasībām un citiem ar to saistītajiem noteikumiem.                       |
| <b>Lietuvių</b><br><b>[Lithuanian]</b>  | Šiuo <i>[manufacturer name]</i> deklaruoja, kad šis <i>[equipment type]</i> atitinka esminius reikalavimus ir kitas 1999/5/EB Direktyvos nuostatas.  |
|  <b>Nederlands</b><br><b>[Dutch]</b>       | Hierbij verklaart <i>[naam van de fabrikant]</i> dat het toestel <i>[type van toestel]</i> in overeenstemming is met de essentiële eisen en de andere relevante bepalingen van richtlijn 1999/5/EG.                                  |
|  <b>Malti</b><br><b>[Maltese]</b>          | Hawnhekk, <i>[isem tal-manifattur]</i> , jiddikjara li dan <i>[il-mudel tal-prodott]</i> jikkonforma mal-ħtiġijiet essenzjali u ma provvedimenti oħrajn relevanti li hemm fid-Dirrettiva 1999/5/EC.                                  |
|  <b>Magyar</b><br><b>[Hungarian]</b>       | Alulírott, <i>[gyártó neve]</i> nyilatkozom, hogy a <i>[... típus]</i> megfelel a vonatkozó alapvető követelményeknek és az 1999/5/EC irányelv egyéb előírásainak.   |
|  <b>Polski</b><br><b>[Polish]</b>         | Niniejszym <i>[nazwa producenta]</i> oświadczam, że <i>[nazwa wyrobu]</i> jest zgodny z zasadniczymi wymogami oraz pozostałymi stosownymi postanowieniami Dyrektywy 1999/5/EC.   |
|  <b>Português</b><br><b>[Portuguese]</b> | <i>[Nome do fabricante]</i> declara que este <i>[tipo de equipamento]</i> está conforme com os requisitos essenciais e outras disposições da Directiva 1999/5/CE.  |
|  <b>Slovensko</b><br><b>[Slovenian]</b>  | <i>[Ime proizvajalca]</i> izjavlja, da je ta <i>[tip opreme]</i> v skladu z bistvenimi zahtevami in ostalimi relevantnimi določili direktive 1999/5/ES.  |
| <b>Slovensky</b><br><b>[Slovak]</b>   | <i>[Meno výrobcu]</i> týmto vyhlasuje, že <i>[typ zariadenia]</i> spĺňa základné požiadavky a všetky príslušné ustanovenia Smernice 1999/5/ES.   |
|  <b>Suomi</b><br><b>[Finnish]</b>        | <i>[Valmistaja = manufacturer]</i> vakuuttaa täten että <i>[type of equipment = laitteen tyyppimerkintä]</i> tyyppinen laite on direktiivin 1999/5/EY oleellisten vaatimusten ja sitä koskevien direktiivin muiden ehtojen mukainen. |
|  <b>Svenska</b><br><b>[Swedish]</b>      | Härmed intygar <i>[företag]</i> att denna <i>[utrustningstyp]</i> står i överensstämmelse med de väsentliga egenskapskrav och övriga relevanta bestämmelser som framgår av direktiv 1999/5/EG.                                       |

## Labeling Requirements

The final end product must be labeled in a visible area with the following notice:

