

# PCI1520 Implementation Guide

**Computer Connectivity Solutions** 

#### ABSTRACT

This document is provided to assist platform designers using the PCI1520 dual-socket PC Card controller. Detailed information can be found in the PCI1520 data manual. However, this document provides design suggestions for the various options when designing in the PCI1520.

		Contents					
1	PCI	1520 Typical System Implementation	3				
2	Pow	wer Considerations	4				
	2.1	Internal Voltage Regulator	4				
	2.2	Clamping Rails					
	2.3	Bypass Capacitors					
3	Pow	ver Switch Implementation	5				
4	PCI	Bus Interface	6				
5	PC (	Card Interface	7				
6	Miso	cellaneous Pin Interface	8				
	6.1	Multifunction Terminals	8				
	6.2	SPKROUT	8				
	6.3	SUSPEND#	8				
7	Inte	errupt Configurations	9				
	7.1	Parallel PCI Interrupts Only	9				
	7.2	Parallel IRQ and Parallel PCI Interrupts	9				
	7.3	Serial IRQ and Parallel PCI Interrupts	9				
	7.4	Serial IRQ and Serial PCI Interrupts	9				
8	Soft	tware Considerations					
	8.1	EEPROM Configuration					
	8.2	BIOS Considerations	11				
		8.2.1 PCI Configuration Registers (Standard)	11				
		8.2.2 PCI Configuration Registers (TI Extension)	12				
		8.2.3 ExCA Compatibility Registers	12				
		8.2.4 CardBus Socket Registers	12				
9	Pow	Power Management Considerations					
	9.1	D3 Wake Information	13				
		9.1.1 GRST# Only Registers	14				
		9.1.2 PME# Context Registers	15				
	9.2	PME#/RI_OUT# Behavior	15				
	9.3	CLKRUN# Protocol	15				
	9.4	SUSPEND#	16				
10	Pin	Compatibility with Other Devices	16				
11	Migı	gration to the PCI1520 from the PCI1420	17				
	11.1	1 Hardware and Pin Assignment Changes	17				
	11.2	2 Configuration Register Changes	18				
	11.3	3 Other Functional Differences	19				
12	Migı	ration to the PCI1420 from the PCI1225					
	12.1	1 Hardware and Pin Assignment Changes	20				
	12.2	2 Configuration Register Changes	21				
	12.3	3 Other Functional Differences	21				
13	Refe	erence Schematics	22				
14	Refe	erences	24				

1



#### Figures

3
5
10
22
23
•

# **Document History**

Revised by	Date	Document Name	Revision Comments
DGB	8/6/02	PCI1520 Implementation Guide – 1.00.doc	*Initial Draft
DGB	8/8/02	PCI1520 Implementation Guide – 1.10.doc	*Added information about switchable pullup/pulldown on CSTSCHG to Section 5
			*Corrected explanation of single socket implementation in Section 5
			*Added PCLK to list of SUSPEND# gated signals in Section 6.3
			*Corrected bit number for INTRTIE in Section 7
			*Changed description of Cache Line Size Reg in Section 8.2.1
			*Removed duplicate Dev Cntl Reg in Section 8.2.2
			*Corrected PC Card Standard rev number in Section 14
DGB	8/9/02	PCI1520 Implementation Guide – 1.11.doc	*Fixed typo in Rev History

### 1 PCI1520 Typical System Implementation

The figure below represents a typical implementation of the PCI1520 PC Card Controller. The device serves as a bridge between a PCI Bus and a PC Card interface. The PCI1520 will operate only with the PCI Bus as a primary bus and the PC Card interface as the secondary bus. The PC Card interface operates with both CardBus (32-bit) and 16-bit PC Cards.



Figure 1. Typical System Implementation

A power switch is necessary in order to control power to the PC Card sockets. The recommended power switch is the TPS2226A. Other possibilities include the TPS2224A, TPS2216A, and the TPS2206. The TPS2223A is also available but does not provide 12V Vpp.

The EEPROM can be used to set various configuration registers but is not necessary if those registers are settable via software/BIOS for the system.

IRQSER is used to pass both PCI interrupts and ISA style legacy interrupts to the system. Only PCI interrupts are necessary in order for CardBus cards to operate correctly. Some 16-bit PC Cards require ISA style legacy interrupts in order to function properly.

### 2 Power Considerations

#### 2.1 Internal Voltage Regulator

One of the major differences between the PCI1520 and previous Texas Instruments CardBus controllers is that the PCI1520 uses an internal voltage regulator to power the core logic at 2.5V. This allows for a more than 50% reduction in power consumption over previous controllers. The voltage regulator is enabled using the VR\_EN# pin. If VR\_EN# is high, the voltage regulator is disabled and VRPORT serves as a 2.5V external input to power the core. If VR\_EN# is low, the voltage regulator is enabled and VRPORT serves as a 2.5V output. This 2.5V output cannot be used to power other devices and is only available externally in order to provide a 1µF bypass capacitor. VRPORT must have a 1µF bypass capacitor to ground in order for proper operation if the voltage regulator is enabled.

### 2.2 Clamping Rails

The PCI1520 has 3 clamping rails: VCCP, VCCA, and VCCB. VCCP is the PCI interface I/O clamp rail and can be either 3.3V or 5V depending on the system implementation. The PCI1520 will only signal on the PCI bus at 3.3V but is 5V tolerant. VCCA and VCCB are connected to the PC Card power rails for Socket A and Socket B, respectively. These terminals serve as the clamping inputs for the PC Card interface to the PCI1520.

### 2.3 Bypass Capacitors

Standard design rules for power supply bypass should be followed. A value of  $0.1\mu$ F is recommended for each of the power pins VCC, VCCP, VCCA, and VCCB.

# 3 Power Switch Implementation

The following figure shows the serial interface between the PCI1520 and the TPS2226A power switch:





A power switch is necessary in order to control power to the PC Card sockets. When the PCI1520 receives a socket power request, it sends the appropriate data across the P<sup>2</sup>C interface (CLOCK, DATA, and LATCH). In turn, the power switch turns on the appropriate levels for VCC and VPP for that socket. A 2.7k $\Omega$  pulldown on LATCH is used to indicate to the PCI1520 that an EEPROM is being used to program the PCI1520. CLOCK can be provided either internally or externally depending on bit 27 in System Control register in the PCI configuration space at offset 80h. If an external clock is used, the frequency should be between 32kHz and 100kHz. If the internal clock is used, a 43k pulldown resistor is necessary.



### 4 PCI Bus Interface

The PCI1520 has a 33MHz, 32 bit PCI Interface compliant with PCI Local Bus Specification Revision 2.2.

- PCLK, AD31:0, C/BE#3:0, PAR, DEVSEL#, FRAME#, STOP#, TRDY#, IRDY#, GNT#, and REQ# are required PCI signals. All except PCLK, GNT#, and REQ# are bussed signals. PCLK is a 33MHz point-to-point clock. GNT# and REQ# are point-to-point signals form the PCI bus arbitrator.
- PERR#, SERR#, and LOCK# are optional PCI signals. PERR# and SERR# are bussed signals and should be pulled up to VCC if unused. LOCK# is available on a Multifunction Terminal. If LOCK# is not needed for system implementation, it should not be configured as such in the Multifunction Routing register (PCI configuration offset 8Ch).
- GRST# (Global reset) and PRST# (PCI reset) are both used to initialize the PCI1520. The assertion of GRST# puts the PCI1520 in its default state. The assertion of PRST# does not initialize GRST# only bits. PRST# also does not initialize PME# context bits if PME# in enabled. More information can be found in Section 9.1 – D3 Wake Information.
- IDSEL should be resistively coupled (100Ω) to one of the address lines between AD31 and AD11. Please refer to Section 3.2.2.3.5 (System Generation of IDSEL) and Section 4.2.6, footnote 31 (Pinout Recommendation) of the PCI Local Bus Specification Revision 2.2 for more information.
- PCI Interrupts can be routed through INTA# and INTB# through the Multifunction terminals. More information can be found in Section 7 Interrupt Configurations.
- PCI CLKRUN# can be routed through Multifunction terminal 6. For more information, please refer to Section 9 Power Management Considerations.
- PME# is used to signal Power Management Events. This signal is important for waking the PCI1520 from low power states. PME# is an open-drain signal.
- **Pullup resistors** are needed on the following PCI terminals: IRDY#, TRDY#, FRAME#, STOP#, DEVSEL#, PERR#, SERR#, LOCK#, PRST#, GRST#, INTA#, INTB#, CLKRUN#, and PME#.

### 5 PC Card Interface

There are two different modes on the PC Card interface. The first is 16-bit mode which is analogous to the legacy ISA bus. The second is 32-bit CardBus mode which is very similar to a PCI Bus. The terminal functions for these two modes are multiplexed and routed to the PC Card sockets. The following suggestions apply to the PC Card interface:

- **Pullup resistors** for the PC Card interface have been integrated into the PCI1520. These include: A14/CPERR#, A15/CIRDY#, A19/CBLOCK#, A20/CSTOP#, A21/CDEVSEL#, A22/CTRDY#, BVD2(SPKR#)/CAUDIO, CD1#/CCD1#, CD2#/CCD2#, INPACK#/CREQ#, READY/CINT#, RESET/CRST#, VS1#/CVS1, VS2#/CVS2, WAIT#/CSERR#, WP(IOIS16#)/CCLKRUN#.
- A switchable pullup/pulldown resistor has been implemented on BVD1(STSCHG#)/CSTSCHG. The pulldown is implemented when a CardBus card is being used or when the socket is empty. A pullup is implemented when a 16-bit PC card is being used.
- A damping resistor is necessary on the CCLK terminals between the PCI1520 and the PC Card sockets. The value is system dependent. If line impedance is in the range of 60-90 $\Omega$ , a 47 $\Omega$  resistor is recommended. For more information, please see the PC Card Standard Revision 7.1, Section 5.3.2.1.4.
- CD# line noise filtering is no longer required because the PCI1520 has an integrated digital noise filter.
- Three PC Card terminals on each socket are not necessary for CardBus mode but are necessary for 16-bit mode. These terminals are: CRSVD/D14, CRSVD/A18, and CRSVD/D2. These terminals must be connected to the PC Card Socket according to their 16-bit designations. By default, when in CardBus mode, these terminals are driven low. They can be tristated by setting bit 22 (CBRSVD) in the System Control register at PCI configuration offset 80h.
- Texas Instruments provides single socket CardBus controllers such as the PCI1510 for systems requiring only one PC card socket. However, the PCI1520 can be used as a single socket controller simply by leaving the Socket B interface floating.

### 6 Miscellaneous Pin Interface

### 6.1 Multifunction Terminals

The multifunction terminals (MFUNC6:0) can be programmed to serve many different roles using the Multifunction Routing register at PCI configuration offset 8Ch. The discrete ISA interrupts (IRQ15:2), INTA#, INTB#, and IRQSER are explained in Section 7 – Interrupt Configurations. CLKRUN#, D3STAT#, and RI\_OUT# are discussed in Section 9 – Power Management Considerations. ZVSTAT, ZVSEL1#, and ZVSEL0# are used for ZV control. For more information, please refer to the PCI1520 Data Manual.

LED\_SKT, LEDA1, and LEDA2 can be used to indicate socket activity. When a PC Card is being accessed, these outputs will be driven high. LED\_SKT will be driven high for access to either socket. LEDA1 and LEDA2 will only be driven high during access to their respective socket.

GPE#, GPIx, and GPOx can be used to signal general purpose events to the system.

CAUDPWM provides a PWM output for the CAUDIO terminals (as opposed to the binary output SPKROUT).

PCI LOCK# is an optional PCI signal as mentioned in Section 4 – PCI Bus Interface.

All unused multifunction terminals require a  $43k\Omega$  pullup resistor.

#### 6.2 SPKROUT

SPKROUT is the output to the host system that can carry SPKR# or CAUDIO through the PCI1520 from the PC Card interface. If SPKROUT is enabled for both sockets, it is driven as an exclusive-OR of the two inputs. A 43k pulldown resistor is required to prevent oscillation when SPKROUT is disabled and therefore tristated.

#### 6.3 SUSPEND#

The assertion of SUSPEND# gates PRST#, GRST#, and PCLK from the PCI1520. More information can be found in Section 9 – Power Management Considerations. A  $43k\Omega$  pullup resistor is required on SUSPEND#. SUSPEND# cannot be low during boot.

### 7 Interrupt Configurations

The PCI1520 provides system designers with great flexibility in configuring interrupts. The PCI1520 allows four interrupt modes which are selected via bits 2:1 of the Device Control register at PCI offset 92h.

PCI interrupts are available on INTA# and INTB#. These signals are available on MFUNC0 and MFUNC1 respectively. The Multifunction Routing register at PCI configuration offset 8Ch must be programmed correspondingly. If MFUNC1 is not available (i.e. EEPROM implementations which use MFUNC1 as SDA), the INTRTIE bit can be set at bit 29 in the System Control register at PCI offset 80h. This allows both INTA# and INTB# signaling to both be reported on INTA#. PCI interrupts can also be signaled through IRQSER.

ISA style IRQ interrupts are available on IRQ15:2. These signals are available on MFUNC6:0. These interrupts are necessary for some 16-bit PC Cards to function properly. IRQ interrupts can also be signaled through IRQSER.

IRQSER is available on MFUNC3 and requires a 43k pullup resistor to VCC.

#### 7.1 Parallel PCI Interrupts Only

The parallel PCI interrupts only mode is selected by programming bits 2:1 to a value of 00b. This allows interrupts to be routed through INTA# and INTB#. This is not a recommended interrupt configuration because many 16-bit PC Cards require legacy ISA interrupts and will not function properly.

#### 7.2 Parallel IRQ and Parallel PCI Interrupts

The parallel IRQ and parallel PCI interrupts mode is selected by programming bits 2:1 to a value of 01b. This allows interrupts to be routed through IRQ15:2, INTA#, and INTB#. This is not a recommended interrupt configuration because this requires all the multifunction terminals to be used as interrupts which limits other functions on the PCI1520.

#### 7.3 Serial IRQ and Parallel PCI Interrupts

The serial IRQ and parallel PCI interrupts mode is selected by programming bits 2:1 a value of 10b. This allows interrupts to be routed through IRQSER, INTA#, and INTB#. This is the recommended interrupt configuration for a PCI add-in card implementation of the PCI1520. INTA# and INTB# can be routed through the PCI edge connector while IRQSER must be attached to a Serial IRQ input on the motherboard. If no Serial IRQ input is available, this mode still allows CardBus cards to function properly. However, many 16-bit cards will not.

#### 7.4 Serial IRQ and Serial PCI Interrupts

The serial IRQ and serial PCI interrupts mode is selected by programming bits 2:1 to a value of 11b. This allows all interrupts to be routed through IRQSER. This is the recommended interrupt configuration for all designs other than PCI add-in cards. It is the simplest method of routing interrupts and allows the other multifunction terminals to be used for other purposes.



### 8 Software Considerations

The PCI1520 is natively supported by Windows XP. The PCI1520 will be recognized natively as a Generic CardBus Controller under Windows 2000, Windows ME, and Windows 98SE. The device will function properly using this driver. However, it is recommended that new drivers provided by Texas Instruments be used for non-XP systems. These drivers have a few small tweaks and allow the device to be reported in Device Manager properly.

Other operating systems are not supported directly by Texas Instruments. However, many non-Microsoft operating systems have generic CardBus device drivers which are compatible with the PCI1520. Any driver which was compatible with a previous Texas Instruments CardBus controller (such as the PCI1225 or PCI1420) or the Intel 82365SL should also be compatible with the PCI1520.

### 8.1 **EEPROM Configuration**

The following diagram represents the implementation of an EEPROM for the PCI1520 for configuration:



Figure 3. EEPROM Implementation

On the rising edge of GRST#, if LATCH is low, the Serial Bus Detect bit (bit 3, PCI offset B3h) is set and the EEPROM contents are loaded into the PCI1520. MFUNC1 and MFUNC4 become SDA and SCL respectively. In order for the PCI1520 to detect the EEPROM and load configuration information, a pulldown resistor must be implemented on LATCH. Pullups are needed on SDA and SCL. The EEPROM slave address should be 1010000b. If the Serial Bus Detect bit is cleared after the EEPROM data is loaded, MFUNC1 and MFUNC4 are returned to their functions as indicated by the Multifunction Routing Register (PCI offset 8Ch).

The EEPROM loading map can be found in the data manual. The following is an example data file which could be loaded into the EEPROM for use with the PCI1520:

;	EEPROM Prog	gramming	Data for the PCI1520 Customer Board
;	Configured	for IRQ	serialized interrupts and parallel PCI interrupts
	_ • •		
;	Register	Data	Description
	0.0	0x01	;Reference 1
	01	0x03	:04h Command Register bit 8 (mapped from EEPROM bit 7) 6-5 2-0
	02	0x78	;40h Sub-System Vendor ID Byte 0
	03	0x56	;40h Sub-System Vendor ID Byte 1
	04	0x34	;42h Sub-System ID Byte 0
	05	0x12	;42h Sub-System ID Byte 1
	06	0xe0	;44h Legacy Bar Byte 0, bits 7-1
	07	0x03	;44h Legacy Bar Byte 1
	08	0x00	;44h Legacy Bar Byte 2
	09	0x00	;44h Legacy Bar Byte 3
	0a	0x60	;80h System Control Byte 0 (default)
	0b	0xd0	;80h System Control Byte 1 (MRBURSTU=1 all others default)
	0c	0x28	;80h System Control Byte 3 (INTRTIE=1, P2CCLK=1)
	0d	0x02	;8ch MFUNC Byte 0 (MFUNC1=SDA, MFUNC0=INTA)
	0e	0x10	;8ch MFUNC Byte 1 (MFUNC3=IRQSER, MFUNC2=GPI2)
	Of	0x00	;8ch MFUNC Byte 2 (MFUNC5=GPI4, MFUNC4=SCL)
	10	0x00	;8ch MFUNC Byte 3 (MFUNC6=RSVD)
	11	0xc0	;90h Retry Status bits 7, 6 (PCI Retry, CardBus Retry)
	12	0x00	;91h Card Control bits 7, 5 (Ring Indicate Enable, ZV Port Select)
	13	0x44	;92h Dev Cntr bits 6, 3-0 (3V Capa, IRQ serialized and parallel PCI)
	14	0x00	;93h Diagnostic bits 7, 4-0
	15	0x00	;a2h Power Management Capabilities bit 15 (PME#_Supp from D3cold=0)
	16	0x84	;00h ExCA ID and Revision bits 7-0
	17	0x00	;Och+CB Socket Force Event Function 0 bit 27 (ZVSUPPORT=0)
	18	0x00	;Och+CB Socket Force Event Function 1 bit 27 (ZVSUPPORT=0)

#### 8.2 **BIOS Considerations**

This section provides a high-level overview of the registers which need to be programmed by the BIOS upon initialization. In general, the only registers which must be programmed for proper operation within a Windows operating system are those registers which are EEPROM loadable. Other registers may need to be changed according to system implementation. Microsoft provides the following reference documents concerning initialization of CardBus controllers in Windows:

http://www.microsoft.com/hwdev/bus/cardbus/cardbus1.asp

http://www.microsoft.com/hwdev/bus/pci/pcibridge-cardbus.asp

#### 8.2.1 PCI Configuration Registers (Standard)

**Cache Line Size Register (PCI offset 0Ch)** – This register indicates the size in doublewords of a cache line. This register is system architecture dependent.



**Latency Timer Register (PCI offset 0Dh)** – This register indicates the number of PCI clocks the PCI1520 will be allowed access to the PCI bus if another master has its REQ# asserted. The recommended value is 40h. However, the value should be dependent on the system implementation and which devices need priority.

**CardBus Latency Timer Register (PCI offset 1Bh)** – This register indicates the number of CardBus clocks the PCI1520 will be allowed access on the CardBus interface. Because the CardBus interface is a point-to-point interface, the PCI1520 does not deassert CGNT# until a transaction is finished. Therefore, this register has little effect on the system.

Subsystem Vendor ID and Subsystem ID Registers (PCI offsets 40h and 42h) – These registers are used for subsystem and option card identification purposes. Typically, these registers contain the OEM vendor ID and an OEM identified designator. These fields can be programmed using the EEPROM or BIOS. If using BIOS, the SUBSYSRW bit (System Control register, bit 5) must be cleared to 0. The SSVID and SSID registers can now be written. The SUBSYSRW bit should be set to 1 after the registers are written.

### 8.2.2 PCI Configuration Registers (TI Extension)

**System Control Register (PCI offset 80h)** – This register contains many important system dependent variables. Please refer to the datasheet for more details. Of possible interest to the BIOS programmer: SER\_STEP, INTRTIE, P2CCLK, MRBURSTDN, MRBURSTUP, and RIMUX.

**Multifunction Routing Register (PCI offset 8Ch)** – This register controls the seven multifunction terminals of the PCI1520. This register must be set before the interrupt mode is programmed in the Device Control register (PCI offset 92h).

**Card Control Register (PCI offset 91h)** – This register contains enable bits for RI\_OUT# and SPKROUT.

Device Control Register (PCI offset 92h) – This register contains the interrupt mode bits.

**Power Management Capabilities Register (PCI offset A2h)** – This register is important for systems needing to wake from the D3 power state. Bit 15 reflects whether or not PME# is supported from D3cold. Bit 4 is tied to bit 15 indicating that if PME# is supported from D3cold, the system must be providing auxiliary power.

**Power Management Control and Status Register (PCI offset A4h)** – This register contains the PME# enable bit (bit 8).

#### 8.2.3 ExCA Compatibility Registers

**ExCA Interrupt and General-Control Register (ExCA offset 03/43h)** – This register is used to route CSTSCHG interrupts via PCI interrupts.

#### 8.2.4 CardBus Socket Registers

Socket Control Register and Socket Power Management Register (CB offsets 10h and 20h) – These registers can be used to characterize how CB CLKRUN# functions.

# 9 Power Management Considerations

### 9.1 D3 Wake Information

A power management event (PME) is the process by which a PCI or CardBus function can request a change of its current power consumption state. Typically, a device uses PME# to request a change from a power savings state to the fully operational state, D0. PME Context is defined as the functional state information and logic required to generate PMEs, report PME status, and enable PMEs. PCI Function Context refers to the small amounts of information held internal to the function. This includes not only the contents of the function's PCI registers, but also information about the operation states of the function including state machine context and other internal mechanisms.

When global reset (GRST#) is asserted, the PCI1520 is completely non-functional and is in a default state. Output buffers are tristated and internal registers are reset. The result of PCI reset (PRST#) being asserted is dependent on whether PME# is enabled or not. When PRST# is asserted with neither function enabled for PME#, it causes the PCI1520 to tristate all output buffers and reset all internal registers except for those considered 'GRST# Only Registers'. If PME# is enabled for either socket, the PCI1520 will maintain its 'PME# Context Registers'.

According to the PCI Bus Power Management Interface Specification for PCI to CardBus Bridges, a device returning to D0 from D3hot is required to assert an internal reset. The PCI reset may or may not be asserted by the system. However, for a device returning to D0 from D3cold however, PRST# must be asserted by the system.

For a wake from D3cold, the device needs to save its PME# context in order for software to determine the source of the wake-up event. This is accomplished using PME# enable and saving the PME# context registers. However, the device must also maintain certain registers that are normally configured by BIOS at boot time. This is accomplished using GRST# and the 'GRST# Only Registers.' This allows a system to be in a low power state and resumed quickly without needing BIOS to reprogram the device.

The sequence of events at power up are that GRST# and PRST# should be asserted. 100 µs after PCLK is stable, GRST# can be deasserted. PRST# can be deasserted at the same time as GRST# or any time there after. At this point, GRST# will stay deasserted until the system completely cycles power and reboots. Now the system can put the PCI1520 into a lower power state and may or may not assert PRST#.

The PCI1520 does not require a PCI clock to generate a PME# signal. However, it does require a voltage source such as Vaux to be supplied and the pullup on PME# must also be connected to Vaux. In addition, the VCCP pins and power switch must also have power in order to wake from a card. Vaux is limited to 200mA for each socket.

For systems not implementing wake from D3, GRST# can be tied to PRST#.



#### 9.1.1 GRST# Only Registers

Global reset places all registers in their default state regardless of the state of the PME enable bit. The GRST# signal is gated only by the SUSPEND# signal. This means that assertion of SUSPEND# blocks the GRST# signal internally, thus preserving all register contents. The registers cleared only by GRST# are:

- Status register (PCI offset 06h): bits 15-11, 8
- Secondary status register (PCI offset 16h): bits 15-11, 8
- Interrupt pin register (PCI offset 3Dh): bits 1,0 (function 1 only)
- Subsystem vendor ID register (PCI offset 40h): bits 15-0
- Subsystem ID register (PCI offset 42h): bits 15-0
- PC Card 16-bit legacy mode base address register (PCI offset 44h): bits 31-1
- System control register (PCI offset 80h): bits 31-29, 27-13, 11, 6-0
- Multifunction routing register (PCI offset 8Ch): bits 27-0
- Retry status register (PCI offset 90h): bits 7-5, 3, 1
- Card control register (PCI offset 91h): bits 7-5, 2-0
- Device control register (PCI offset 92h): bits 7-5, 3-0
- Diagnostic register (PCI offset 93h): bits 7-0
- Power management capabilities register (PCI offset A2h): bit 15
- General-purpose event status register (PCI offset A8h): bits 15-14
- General-purpose event enable register (PCI offset AAh): bits 15-14, 11, 8, 4-0
- General-purpose output (PCI offset AEh): bits 4-0
- Serial bus data (PCI offset B0h): bits 7-0
- Serial bus index (PCI offset B1h): bits 7-0
- Serial bus slave address register (PCI offset B2h): bits 7-0
- Serial bus control and status register (PCI offset B3h): bits 7, 5-0
- ExCA identification and revision register (ExCA offset 00h): bits 7-0
- ExCA global control register (ExCA offset 1Eh): bits 2-0
- Socket present state register (CardBus offset 08h): bit 29
- Socket power management register (CardBus offset 20h): bits 25-24

### 9.1.2 PME# Context Registers

If the PME# enable bit (bit 8) of the power-management control/status register (PCI offset A4h) is asserted, then the assertion of PRST# will not clear the following PME# context bits. If the PME# enable bit is not asserted, then the PME# context bits are cleared with PRST#. The PME# context bits are:

- Bridge control register (PCI offset 3Eh): bit 6
- System control register (PCI offset 80h): bits 10, 9, 8
- Power-management control/status register (PCI offset A4h): bits 15, 8
- ExCA power control register (ExCA offset 802h): bits 7, 5†, 4-3, 1-0 (†82365SL mode only)
- ExCA interrupt and general control register (ExCA offset 803h): bits 6-5
- ExCA card status change register (ExCA offset 804h): bits 11-8, 3-0
- ExCA card status-change-interrupt configuration register (ExCA offset 805h): bits 3-0
- CardBus socket event register (CardBus offset 00h): bits 3-0
- CardBus socket mask register (CardBus offset 04h): bits 3-0
- CardBus socket present state register (CardBus offset 08h): bits 13-7, 5-1
- CardBus socket control register (CardBus offset 10h): bits 6-4, 2-0

#### 9.2 PME#/RI\_OUT# Behavior

PME# and RI\_OUT# are very important for power management. The PME# signal is useful for PCI power management systems. The RI\_OUT# (Ring Indicate Out) signal is used for legacy power management systems. PME# and RI\_OUT# are multiplexed on the same pin. The PCI1520 can also provide RI\_OUT# on the Multifunction terminals.

To enable passage of Ring signals from the PC Card interface, RINGEN (bit 7 ExCA offset 803) must be set to '1', and RIENB (bit 7 PCI offset 91h) must be set to '1'. This is a per socket function.

#### 9.3 CLKRUN# Protocol

CLKRUN# is a hardware method of clock control that can be used in parallel with other types of power management. For the PCI1520, PCI CLKRUN# can be programmed using the Multifunction Routing Register (PCI offset 8Ch) on MFUNC6. CardBus CLKRUN# is a required signal incorporated into the PC Card interface. The following bits can be used to adjust the operation of how PCI and CB CLKRUN# affect the PCI1520:

**Multifunction Routing register** – MFUNC6 (PCI offset 8Ch, bits 27-24 set to 0001b). Requires a  $43k\Omega$  pullup.

**KEEPCLK** – System Control Register (PCI offset 80h, bit 1). Setting this bit to a '1' will never allow the PCI CLKRUN# protocol to stop or slow the PCI clock.



**STOPCLK** – Socket Control Register (CB offset 10h, bit 7). This bit determines whether the CB CLKRUN# protocol is affected by the PCI CLKRUN# protocol.

**CLKCTRLEN** – Socket Power Management Register (CB offset 20h, bit 16). This bit enables the CB CLKRUN# protocol.

**CLKCTRL** – Socket Power Management Register (CB offset 20h, bit 0). This bit determines whether the CB CLKRUN# protocol will either stop or slow CCLK.

#### 9.4 SUSPEND#

The assertion of the SUSPEND# signal gates PCLK, GRST#, PRST# from the PCI1520. The recommended implementation for SUSPEND# is to not use it for power management and simply connect a  $43k\Omega$  pullup resistor. SUSPEND# is an unstandardized method of power management and causes many implementation problems. The following guidelines are provided to help reduce implementation issues.

The main purpose of the PCI1520 SUSPEND# pin is to prevent PCI reset from clearing all register context which would require the reconfiguration of the PCI1520 by software. Asserting the PCI1520 SUSPEND# signal will also tri-state the controllers PCI outputs and gate the PCLK internally to the controller if there isn't any PCI transaction currently in process. Due to the tri-stated PCI outputs, it is important that the PCI bus not be parked on the PCI1520 when SUSPEND# is asserted.

Another major point to note is that powerdown of a card slot due to card removal requires the use of either the Internal Oscillator or an externally supplied clock to the power switch. If an external clock is used and is removed during Suspend, the card slot will not power down and will remain powered. This opens the possibility of potential card damage. If a 3.3V card is inserted into the hot slot that was powered to 5V, card damage will most likely occur. It is therefore recommended that P2CCLK, bit 27 at PCI offset 80h is set to a '1' so that the Internal Oscillator is enabled. The CLOCK signal will then always be available as long as power is applied to the CB controller.

### **10** Pin Compatibility with Other Devices

The PCI1520 is pin compatible with the PCI1620 PC Card, Flash Media, and Smart Card Controller. This device has flash media and smart card terminals multiplexed on the PC Card interface to allow for convenient access to many different media types. In order to design a PCB for an upgrade path to the PCI1620, one change must be made from a normal PCI1520 PCB. A 48MHz clock is needed on the PCI1620. This clock input is located on pin 81 for the PDV package and pin W11 for the GHK package.

The PCI1520 can also be designed on to the same PCB as other Texas Instruments CardBus controllers such as the single socket PCI1510 controller even though the two devices are not pin compatible. This can be done using a dual footprint for the devices on the PCB. For example, a designer may want the option of having a single or dual socket implementation on a single PCB. In this instance, a PCI1510 BGA (GGU) footprint can be placed inside a PCI1520 QFP (PDV) footprint. The traces for the PC Card socket A on the PCI1520 footprint are then connected to the PC Card socket traces on the PCI1510 footprint. For single socket implementations, only one PC Card socket is populated along with the PCI1510 controller. For dual socket implementation, both PC Card sockets are populated along with the PCI1520 controller.

# 11 Migration to the PCI1520 from the PCI1420

The major differences between the PCI1520 and PCI1420 are pinout, lower power consumption, and lower cost. The pinout is changed on the PCI1520 in order to incorporate an internal voltage regulator which allows the core to operate at 2.5V. When moving from the PCI1225 to the PCI1520, please see Section 13 for the differences between the PCI1225 and PCI1420 in addition to the changes from this section.

### 11.1 Hardware and Pin Assignment Changes

- The pinout on the PCI1520 is significantly changed from the PCI1420. This requires a PCB redesign.
- A low dropout voltage regulator is integrated into the PCI1520 to supply 2.5V core voltage. A voltage regulator enable pin (VR\_EN#) has been added in place of one of the VCCP pins. A core voltage input/output (VRPORT) pin has been added in place of the VCCI pin. This pin is used to either input core voltage or allow for an external 1.0µF bypass capacitor depending on the value of VR\_EN#. A typical implementation would enable the regulator by grounding VR\_EN# and adding the bypass capacitor from VRPORT to ground. For further details, see the datasheet.
- The PCI1520 does not have a VCCI pin. Signals clamped to VCCI on the PCI1420 are clamped to VCCP on the PCI1520.
- A new power switch has been introduced for dual socket CardBus controllers. The TPS2226A is recommended for new designs although the TPS2216 and TPS2206 are still compatible with the PCI1520. All three power switches have very similar functionality and can be designed onto the same footprint.
- The PCI1520 has integrated pullup resistors on the two CCLKRUN#//WP(IOIS16#) terminals. All necessary pullup resistors on the PC Card interface have been integrated in the PCI1520.
- A switchable pullup/pulldown resistor has been implemented on the two CSTSCHG//BVD1(STSCHG#/RI#) terminals. The pullup is active when the 16BITCARD bit (bit 4 in the Socket Present State register) is '1', otherwise the pulldown resistor is activated. This prevents unexpected PME# assertion.

#### **11.2 Configuration Register Changes**

- The device ID for the PCI1520 is AC55.
- Bit 23 in the System Control register (PCI offset 80h) is reserved on the PCI1520. On the PCI1420, this enabled PCI Bus power management specification revision 1.1 reporting. The PCI1520 is compliant to revision 1.1 by default.
- The default value of the Multifunction Routing register (PCI offset 8Ch) has been changed from 00000000h on the PCI1420 to 00001000h in order to enable IRQSER on MFUNC3 by default.
- Bit 6 in the Diagnostic register (PCI offset 93h) is reserved on the PCI1520 instead of AOSPMEN. The AOSPMEN feature of disabling oscillator power management is no longer necessary.
- Bit 0 in the Diagnostic register (PCI offset 93h) is no longer Asynchronous Interrupt Enable. The functionality is no longer necessary. It is now STDZVEN which enables the new ZV register model.
- Bits 2-0 in the Power Management Capabilities register (PCI offset A2h) are now '010b' indicating that the PCI1520 is compliant to Revision 1.1 of the PCI Bus Power Management Specification.
- Bit 4 (AUX\_PWR) in the Power Management Capabilities register (PCI offset A2h) is now tied to bit 15 (PME#\_Support for D3Cold).
- D3\_STAT# functionality has been added to MFUNC5, MFUNC4, and MFUNC2.
   D3\_STAT# is asserted when PME# is enabled and both functions are placed in D3 power state.
- Bit 27 in the Socket Present State register (Socket offset 08h) now indicates Zoom Video Support in that socket for the PCI1520. It is reserved in the PCI1420.
- Bit 27 in the Socket Force Event register (Socket offset 0Ch) now causes the ZVSUPPORT bit mentioned above to be set in the PCI1520. It is reserved in the PCI1420.
- Bits 11-9 in the Socket Control register (Socket offset 10h) were reserved and now are used for ZV control.
- Registers and bits previously referring to centralized or distributed DMA are now reserved (bits 19-16 System Control register at PCI offset 80h, DMA registers at PCI offsets 94h and 98h) (see explanation about DMA below).
- The EEPROM loading map has changed significantly to provide more control for applications needing an EEPROM (see datasheet for details).
- Two registers have been added to the PME# context list (ExCA Power Control register and ExCA Interrupt and General Control register).

#### **11.3 Other Functional Differences**

- The PCI1520 is natively supported by Windows XP. The PCI1520 will be recognized natively as a Generic CardBus Controller under Windows 2000, Windows ME, and Windows 98SE. The device will function properly using this driver. However, it is recommended that new drivers provided by Texas Instruments be used for non-XP systems. These drivers have a few small tweaks and allow the device to be reported in Device Manager properly.
- The latest version of the PC Card Standard (Revision 8.0) no longer supports centralized or distributed DMA for PC Cards. Therefore, the PCI1520 no longer supports centralized or distributed DMA. DMA was used by very few PC Cards, most of which are obsolete (DOS-based sound cards, DVD decoders).
- A new standardized ZV register model has been implemented in the PCI1520 (see datasheet for details). The PCI1520 is backward compatible with the legacy ZV register model used in previous CardBus controllers.
- The timing condition erratum which disabled the MFUNC1 and MFUNC4 pins because a non-existent EEPROM was detected has been fixed.
- SPKROUT# signal behavior is changed. The signal will stay low during socket power on an off. A pulldown resistor is required to prevent oscillation.
- Setting bit 15 of the Power Management Capabilities register is no longer required to preserve PME# context for a D3hot to D0 transition. This was an erratum in the PCI1420.



### 12 Migration to the PCI1420 from the PCI1225

The major differences between the PCI1420 and PCI1225 are the ability to wake from the D3 power state and the integration of the pullup resistors on the PC Card interface. This is done using a global reset pin.

### 12.1 Hardware and Pin Assignment Changes

The pinout changed slightly from the PCI1225 to the PCI1420. A VCC pin has been
replaced by a global reset pin (GRST#). This requires a PCB redesign. This pin allows
for wake from the D3 power state. Certain configuration registers are reset only by
GRST# and not PRST#. This allows the device to save context since PCI Reset must be
asserted on a D3 to D0 transition.

For systems requiring wake from D3, GRST# should be connected to a power-on reset and PRST# should be connected to the system PCI Reset. When implementing GRST# in this way, it must be treated similar to PRST# in that PCI Clock must be stable for 100µs before deassertion. The sequence of events should be: 1) Power on with GRST# and PRST# asserted, 2) Clock becomes stable, 3) 100µs later GRST# can be deasserted, 4) PRST# can be deasserted at the same time or any time after GRST# is deasserted.

For systems not requiring wake from D3, GRST# can be tied to PRST# which is connected to system PCI Reset. For more information, please refer to the datasheet and the Section 9.1 – D3 Wake Information.

• All necessary pullup resistors on the PC Card interface have been integrated on the PCI1420 with the exception of CCLKRUN#//WP(IOIS16#).

### 12.2 Configuration Register Changes

- The device ID for the PCI1420 is AC51.
- The PCI1420 is both Intel 82365SL-DF and 82365SL register compatible. The PCI1225 is only 82365SL-DF register compatible. Bit 2 in the System Control register (PCI offset 80h) is now ExCA Power instead of reserved to allow for SL compatibility. The ExCA Power Control register (ExCA offset 02h) also changes in SL mode.
- Bit 23 in the System Control register (PCI offset 80h) is now used to allow the PCI1420 to report as compliant to either revision 1.0 or 1.1 of the PCI Bus Power Management Specification. In the PCI1225, this bit is reserved.
- Some of the values of the Multifunction Routing register (PCI offset 8Ch) matrix have changed. When MFUNC5 = 1001b, it is now reserved instead of IRQ9. When MFUNC4 = 1111b, it is now reserved instead of IRQ15. When MFUNC2 = 1011b, it is now reserved instead of IRQ11.
- Bit 7 in the Device Control register (PCI offset 92h) is now SKTPWR\_LOCK instead of RSVD. This bit, when set to '1b', stops software from powering down the PC Card socket while in the D3 power state. This may be necessary for wake on LAN.
- Bit 6 in the Diagnostic register (PCI offset 93h) is now AOSPMEN which disables the oscillator power management features. This bit is reserved in the PCI1225.
- Bit 14 in the Power Management Capabilities register (PCI offset A2h) is now read/write with a default of 1 indicating the PCI1420 supports PME# from D3cold when Vaux is provided. This bit is read-only zero in the PCI1225.

#### **12.3 Other Functional Differences**

• The PCI1420 and PCI1225 are both natively supported by Windows XP, Windows 2000, Windows ME, and Windows 98SE.

### **13 Reference Schematics**

The following schematics show the most basic implementation of the PCI1520 possible. These schematics provide minimum functionality. All interrupts are routed using IRQSER.



Figure 4. Reference Schematics – Page 1



Figure 5. Reference Schematics – Page 2



### 14 References

- 1. PCI1520 GHK/PDV PC Card Controllers Data Manual (SCPS065A)
- 2. PCI Local Bus Specification Revision 2.2
- 3. PC Card Standard Revision 7.1
- 4. PCI Bus Power Management Interface Specification Revision 1.1
- 5. PCI Mobile Design Guide Revision 1.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated