


BT44-291S

Bluetooth Module

Hardware

Datasheet

Rev 1.0




2012-09-27

Contents

| | | |
|------|--|----|
| 1. | Features | 1 |
| 2. | Product Description..... | 1 |
| 3. | Applications | 1 |
| 4. | Block Diagram | 2 |
| 5. | Pin Descriptions | 3 |
| 5.1 | Device Terminal | 3 |
| 5.2 | Device Terminal Functions | 3 |
| 6. | Electrical Specifications..... | 5 |
| 6.1 | Input/Output Terminal Characteristics | 5 |
| 6.2 | Auxilliary ADC | 6 |
| 6.3 | Absolute Maximum ratings..... | 6 |
| 6.4 | Power Consumption | 6 |
| 7. | Radio Characteristics – Basic Data Rate..... | 7 |
| 7.1 | This antenna Characteristics..... | 7 |
| 7.2 | Transmitter | 7 |
| 7.3 | Receiver | 8 |
| 8. | UART Interface..... | 9 |
| 8.1 | UART Bypass..... | 11 |
| 8.2 | UART Configuration While RESET is Active | 11 |
| 8.3 | UART Bypass Mode | 11 |
| 8.4 | Current Consumption in UART Bypass Mode..... | 11 |
| 9. | I/O Parallel Ports..... | 11 |
| 10. | IIC Interface | 12 |
| 11. | RESETB..... | 13 |
| 11.1 | Pin States on Reset..... | 13 |
| 11.2 | Status after Reset..... | 14 |
| 12. | Solder Profiles..... | 14 |
| 13. | Physical Dimensions | 15 |
| 14. | Guide for Antenna Radiation | 16 |
| 15. | Warning..... | 18 |

BT44-291S



Bluetooth Module Class 2

1.Features

- 1.1 Operating Frequency Band 2.40 GHz~2.48GHz unlicensed ISM Band
- 1.2 Bluetooth Spec. V2.1+EDR
- 1.3 Class 2 type Output Power
- 1.4 UART Host Interface
- 1.5 Low Voltage Power Supply, 3.1V to 3.6V
- 1.6 Nominal Supply Voltage at 3.3±0.1V
- 1.7 Low Power Modes Available: Park, Sniff, Hold and Deep Sleep
- 1.8 Surface-mount, Size: 30.9×15.2 (unit: mm error = ±0.2mm)

2.Product Description


The BC04 Bluetooth Module BT44-291S is a Class 2 Bluetooth module using BlueCore4-External chipset from leading Bluetooth chipset supplier, Cambridge Silicon Radio. It provides a fully compliant Bluetooth system for data. The module and device firmware is fully compliant with the Bluetooth specification v2.1+EDR.

3.Applications

- 3.1 PCs, PDAs
- 3.2 Computer Accessories (CF Cards, RS232 Adaptors, etc.)

- 3.3 Mice, Keyboard, Joysticks
- 3.4 FAX, Printer Adaptors
- 3.5 Digital Camera
- 3.6 Access Points to LAN and/or Dial-up network

4. Block Diagram



5.Pin Descriptions

5.1 Device Terminal

| No. | Des | | Des | No. |
|-----|-------|----|-------|-----|
| | | | GND | 47 |
| 1 | GND | | Pio10 | 46 |
| 2 | Pio11 | | Pio9 | 45 |
| 3 | Aio1 | | Pio8 | 44 |
| 4 | Aio0 | | Pio0 | 43 |
| 5 | Aio2 | | Pio1 | 42 |
| 6 | RST | | Pio2 | 41 |
| 7 | MISO | | Pio3 | 40 |
| 8 | CSB | | Pio4 | 39 |
| 9 | SCLK | | Pio5 | 38 |
| 10 | MOSI | | Pio6 | 37 |
| 11 | CTS | | Pio7 | 36 |
| 12 | TX | | UD+ | 35 |
| 13 | RTS | | UD- | 34 |
| 14 | RX | | D0 | 33 |
| 15 | Vref | | D1 | 32 |
| 16 | VCC | | D2 | 31 |
| 17 | GND | D3 | 30 | |

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 |
|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|
| 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 |

5.2 Device Terminal Functions

| USB and UART | PIN | TYPE | DESCRIPTION |
|--------------|-----|--|---|
| UD+ | 35 | Bi-directional | USB data plus with selectable internal 1.5kΩ pull-up resistor |
| UD- | 34 | Bi-directional | USB data minus |
| CTS | 11 | CMOS input with weak internal pull-down | UART clear to send active low |
| TX | 12 | CMOS output, tri-state, with weak internal pull-up | UART data output |
| RTS | 13 | CMOS output, tri-state, with weak internal pull-up | UART request to send active low |
| RX | 14 | CMOS input with weak internal pull-down | UART data input |

| PIO Port | PIN | TYPE | DESCRIPTION |
|----------|-----|---|--|
| Pio0 | 43 | Bi-directional with programmable strength internal pull-up/down | Programmable input/output line |
| Pio1 | 42 | | |
| Pio2 | 41 | | |
| Pio3 | 40 | | Programmable input/output line or Optionally BT_Priority/Ch_Clk output for co-existence signalling |
| Pio4 | 39 | | |
| Pio5 | 38 | | |
| Pio6 | 37 | | |
| Pio7 | 36 | | Programmable input/output line or Optionally BT_Active output for co-existence signalling |
| Pio8 | 44 | | |
| Pio9 | 45 | | |
| Pio10 | 46 | | |
| Pio11 | 2 | | |
| Aio0 | 4 | Bi-directional | Programmable input/output line |
| Aio1 | 3 | | |
| Aio2 | 5 | | |

| External Memory Data Interface | PIN | TYPE | DESCRIPTION |
|--------------------------------|---------------|---|-------------------------|
| D15 ~ D0 | 18 ~ 33 | Bi-directional with weak internal pull-down | Data line D15 to 18. |

| Test and Debug | PIN | TYPE | DESCRIPTION |
|----------------|-----|--|---|
| RST | 6 | CMOS input with weak internal pull-up | internal pull-up Reset if low. Input debounced so must be low for >5ms to cause a reset |
| MISO | 7 | CMOS output, tri-state, with weak internal pull-down | Serial Peripheral Interface data output |
| CSB | 8 | CMOS input with weak internal pull-up | Chip select for Synchronous Serial Interface active low |
| SCLK | 9 | CMOS input with weak internal pull-down | Serial Peripheral Interface clock |
| MOSI | 10 | CMOS input with weak internal pull-down | Serial Peripheral Interface data input |

| Power Supplies and | PIN | TYPE | DESCRIPTION |
|--------------------|-----|------|-------------|
|--------------------|-----|------|-------------|

| | | | |
|----------------|---------------|--------------|---------------------------|
| Control | | | |
| Vref | 15 | | Filter Capacitor for 1.8V |
| VCC | 16 | Power Supply | +3.3V Power Supply. |
| GND | 1 17 47 | GND | Ground |

6. Electrical Specifications

Recommended Operating Conditions

| Operating Condition | MIN | TYPE | MAX |
|---------------------|-----|------|-----|
| VCC(V) | 3.1 | 3.3 | 3.6 |

6.1 Input/Output Terminal Characteristics

| Digital Terminals | Min | Typ | Max | Unit |
|---|--------------|------|--------------|---------|
| Input Voltage Levels | | | | |
| VIL input logic level low $2.7V \leq V_{cc} \leq 3.0V$ | -0.4 | - | +0.8 | V |
| VIH input logic level high | $0.7V_{cc}$ | - | $V_{cc}+0.4$ | V |
| Output Voltage Levels | | | | |
| VOL output logic level low ($I_o = 4.0mA$), $2.7V \leq V_{cc} \leq 3.0V$ | - | - | 0.2 | V |
| VOH output logic level high ($I_o = -4.0mA$), $2.7V \leq V_{cc} \leq 3.0V$ | $V_{cc}-0.2$ | - | - | V |
| Input and Tri-state Current with | | | | |
| Strong pull-up | -100 | -40 | -10 | μA |
| Strong pull-down | +10 | +40 | +100 | μA |
| Weak pull-up | -5.0 | -1.0 | -0.2 | μA |
| Weak pull-down | +0.2 | +1.0 | +5.0 | μA |
| I/O pad leakage current | -1 | 0 | +1 | μA |
| CI Input Capacitance | 1.0 | - | 5.0 | pF |
| Input threshold | | | | |
| VIL input logic level low | - | - | $0.3V_{cc}$ | V |
| VIH input logic level high | $0.7V_{cc}$ | - | - | V |
| Input leakage current | | | | |
| $0V < V_{IN} < V_{cc}(1)$ | -1 | 1 | 5 | μA |
| CI Input capacitance | 2.5 | - | 10.0 | pF |
| Output Voltage levels To correctly terminated USB Cable | | | | |
| VOL output logic level low | 0.0 | - | 0.2 | V |
| VOH output logic level high | 2.8 | - | V_{cc} | V |
| USB Terminals | | | | |
| VIL input logic level low | - | - | $0.3V_{cc}$ | V |
| VIH input logic level high | $0.7V_{cc}$ | - | - | V |
| VOL output logic level low | 0 | - | 0.2 | V |

| | | | | |
|-----------------------------|-----|---|-----|---|
| VOH output logic level high | 2.8 | - | Vcc | V |
|-----------------------------|-----|---|-----|---|

6.2 Auxilliary ADC

| Auxiliary ADC | Min | Typ | Max | Unit |
|---|------|-----|------|-----------|
| Resolution | - | - | 8 | Bits |
| Input voltage range (LSB size = Vref/255) | 0 | - | Vref | V |
| Accuracy INL(Guaranteed monotonic) | -1 | - | 1 | LSB |
| Accuracy DNL (Guaranteed monotonic) | 0 | - | 1 | LSB |
| Offset | -1 | - | 1 | LSB |
| Gain Error | -0.8 | - | 0.8 | % |
| Input Bandwidth | - | 100 | - | kHz |
| Conversion time | - | 2.5 | - | µs |
| Sample rate(a) | - | - | 700 | Samples/s |

6.3 Absolute Maximum ratings

Absolute maximum ratings for supply voltage and voltages on digital and analogue pins of the Module are listed below; exceeding these values will cause permanent damage.

| Parameter | Min | Max | Unit |
|------------------------------|------|-----|------|
| Peak current of power supply | 0 | 75 | mA |
| Voltage at digital pins | -0.3 | 3.6 | V |
| Voltage at POWER pin | 2.7 | 3.6 | V |

6.4 Power Consumption

| Operation Mode | Connection Type | UART Rate (kbps) | Average | Unit |
|------------------------|-----------------|------------------|---------|------|
| Page scan | - | 115.2 | 0.42 | mA |
| Inquiry and page scan | - | 115.2 | 0.76 | mA |
| ACL No traffic | Master | 115.2 | 4.60 | mA |
| ACL With file transfer | Master | 115.2 | 10.3 | mA |
| ACL No traffic | Slave | 115.2 | 17.0 | mA |
| ACL With file transfer | Slave | 115.2 | 24.7 | mA |
| ACL 40ms sniff | Master | 38.4 | 2.40 | mA |
| ACL 1.28s sniff | Master | 38.4 | 0.37 | mA |
| SCO HV1 | Master | 38.4 | 39.2 | mA |
| SCO HV3 | Master | 38.4 | 20.3 | mA |
| SCO HV3 30ms sniff | Master | 38.4 | 19.8 | mA |
| ACL 40ms sniff | Slave | 38.4 | 2.11 | mA |
| ACL 1.28s sniff | Slave | 38.4 | 0.42 | mA |
| Parked 1.28s beacon | Slave | 38.4 | 0.20 | mA |
| SCO HV1 | Slave | 38.4 | 39.1 | mA |
| SCO HV3 | Slave | 38.4 | 24.8 | mA |
| SCO HV3 30ms sniff | Slave | 38.4 | 19.0 | mA |

| | | | | |
|----------------------------|---|------|----|----|
| Standby Host connection(a) | - | 38.4 | 40 | uA |
| Reset (RESETB low)(a) | - | - | 34 | uA |

(a) Low power mode on the linear regulator is entered and exited automatically when the chip enters/leaves Deep Sleep mode .

7. Radio Characteristics – Basic Data Rate

Important Notes

BlueCore4 meets the Bluetooth v2.1 + EDR specification when used in a suitable application circuit between -40°C and +105°C.

Tx output is guaranteed to be unconditionally stable over the guaranteed temperature range.

7.1 This antenna Characteristics

| Band Width | Peak Gain | Impedance |
|---------------|-----------|-----------|
| 2450MHz±50MHz | -0.5dBi | 50Ω |

7.2 Transmitter

Radio Characteristics Vcc = 3.3V Temperature = +20°C

| | Min | Typ | Max | Bluetooth Specification | Unit |
|--|-----|------|-----|-------------------------|--------------|
| Maximum RF transmit power ⁽¹⁾⁽²⁾ | - | 2.5 | - | -6 to +4 ⁽³⁾ | dBm |
| Variation in RF power over temperature range with compensation enabled (±) ⁽⁴⁾ | - | 1.5 | - | - | dB |
| Variation in RF power over temperature range with compensation disabled (±) ⁽⁴⁾ | - | 2 | - | - | dB |
| RF power control range | - | 35 | - | ≥16 | dB |
| RF power range control resolution ⁽⁵⁾ | - | 0.5 | - | - | dB |
| 20dB bandwidth for modulated carrier | - | 780 | - | ≤1000 | kHz |
| Adjacent channel transmit power F=F0 ±2MHz ⁽⁶⁾⁽⁷⁾ | - | -40 | - | ≤-20 | dBm |
| Adjacent channel transmit power F=F0 ±3MHz ⁽⁶⁾⁽⁷⁾ | - | -45 | - | ≤-40 | dBm |
| Adjacent channel transmit power F=F0>±3MHz ⁽⁶⁾⁽⁷⁾ | - | -50 | - | ≤-40 | dBm |
| Δf1avg .Maximum Modulation. | - | 165 | - | 140< Δf1avg <175 | kHz |
| Δf2max .Minimum Modulation. | - | 150 | - | ≥115 | kHz |
| Δf2avg / Δf1avg | - | 0.97 | - | ≥0.80 | - |
| Initial carrier frequency tolerance | - | 6 | - | ±75 | kHz |
| Drift Rate | - | 8 | - | ≤20 | kHz /50μS |
| Drift (single slot packet) | - | 7 | - | ≤25 | kHz |
| Drift (five slot packet) | - | 9 | - | ≤40 | kHz |
| 2 nd Harmonic content | - | -65 | - | ≤-30 | dBm |
| 3 rd Harmonic content | - | -45 | - | ≤-30 | dBm |

Notes:

(1) BlueCore4 firmware maintains the transmit power to be within the Bluetooth v2.1 + EDR

specification limits.

(2) Measurement made using a PSKEY_LC_MAX_TX_POWER setting corresponds to a PSKEY_LC_POWER_TABLE power table entry of 63.

(3) Class 2 RF transmit power range, Bluetooth v2.1 + EDR specification.

(4) To some extent these parameters are dependent on the matching circuit used, and its behaviour over temperature. Therefore these parameters may be beyond CSR's direct control.

(5) Resolution guaranteed over the range -5dB to -25dB relative to maximum power for Tx Level >20.

(6) Measured at F0= 2441MHz.

(7) Up to three exceptions are allowed in the Bluetooth v2.1 + EDR specification. BlueCore4 is guaranteed to meet the ACP performance as specified by the Bluetooth v2.1 + EDR specification.

7.3 Receiver

Radio Characteristics Vcc = 3.3V Temperature = +20°C

| | Frequency (GHz) | Min | Typ | Max | Bluetooth Specification | Unit |
|--|-----------------|-----|-----|-----|-------------------------|--------|
| Sensitivity at 0.1% BER for all packet types | 2.402 | - | -84 | - | ≤-70 | dBm |
| | 2.441 | - | -84 | - | | |
| | 2.480 | - | -85 | - | | |
| Maximum received signal at 0.1% BER | | - | 10 | - | ≤-20 | dBm |
| | Frequency (GHz) | Min | Typ | Max | Bluetooth Specification | Unit |
| Continuous power required to block Bluetooth reception (for sensitivity of -67dBm with 0.1% BER) measured at the unbalanced port of the balun. | 30 - 2000 | - | TBD | - | ≤-10 | dBm |
| | 2000 - 2400 | - | TBD | - | ≤-27 | |
| | 2500 - 3000 | - | TBD | - | ≤-27 | |
| | 3000 - 3300 | - | TBD | - | ≤-10 | |
| C/I co-channel | | - | 6 | - | ≤11 | dB |
| Adjacent channel selectivity C/I F=F0 +1MHz ⁽¹⁾⁽²⁾ | | - | -5 | - | ≤0 | dB |
| Adjacent channel selectivity C/I F=F0 -1MHz ⁽¹⁾⁽²⁾ | | - | -4 | - | ≤0 | dB |
| Adjacent channel selectivity C/I F=F0 +2MHz ⁽¹⁾⁽²⁾ | | - | -38 | - | ≤-30 | dB |
| Adjacent channel selectivity C/I F=F0 -2MHz ⁽¹⁾⁽²⁾ | | - | -23 | - | ≤-20 | dB |
| Adjacent channel selectivity C/I F≥F0 +3MHz ⁽¹⁾⁽²⁾ | | - | -45 | - | ≤-40 | dB |
| Adjacent channel selectivity C/I F≤F0 -5MHz ⁽¹⁾⁽²⁾ | | - | -44 | - | ≤-40 | dB |
| Adjacent channel selectivity C/I F=FImage ⁽¹⁾⁽²⁾ | | - | -22 | - | ≤-9 | dB |
| Maximum level of intermodulation interferers ⁽³⁾ | | - | -30 | - | ≥-39 | dBm |
| Spurious output level ⁽⁴⁾ | | - | TBD | - | - | dBm/Hz |

Notes:

(1) Up to five exceptions are allowed in the Bluetooth v2.1 + EDR specification. BlueCore4 is guaranteed to meet the C/I performance as specified by the Bluetooth v2.1 + EDR specification.

(2) Measured at F0 = 2441MHz

(3) Measured at f1-f2 = 5MHz. Measurement is performed in accordance with Bluetooth RF test RCV/CA/05/c. i.e. wanted signal at -64dBm

(4) Measured at the unbalanced port of the balun. Integrated in 100kHz bandwidth and then normalized to 1Hz. Actual figure is typically below TBD dBm/Hz except for peaks of -52dBm

inband at 2.4GHz and ≤ 80 dBm at 3.2GHz

8. UART Interface

BlueCore4-External Universal Asynchronous Receiver Transmitter (UART) interface provides a simple mechanism for communicating with other serial devices using the RS232 standard⁽¹⁾.




Figure 11.12: Universal Asynchronous Receiver

Four signals are used to implement the UART function, as shown in Figure 11.12. When BlueCore4-External is connected to another digital device, UART_RX and UART_TX transfer data between the two devices. The remaining two signals, UART_CTS and UART_RTS, can be used to implement RS232 hardware flow control where both are active low indicators. All UART connections are implemented using CMOS technology and have signalling levels of 0V and Vcc.

UART configuration parameters, such as Baud rate and packet format, are set using BlueCore4-External software.

Notes:

In order to communicate with the UART at its maximum data rate using a standard PC, an accelerated serial port adapter card is required for the PC.

(1) Uses RS232 protocol but voltage levels are 0V to VDD_USB, (requires external RS232 transceiver chip)

| Parameter | | Possible Values |
|---------------------|---------|-------------------------------|
| Baud Rate | Minimum | 1200 Baud ($\leq 2\%$ Error) |
| | | 9600 Baud ($\leq 1\%$ Error) |
| | Maximum | 3.0MBaud ($\leq 1\%$ Error) |
| Flow Control | | RTS/CTS or None |
| Parity | | None, Odd or Even |
| Number of Stop Bits | | 1 or 2 |
| Bits per channel | | 8 |

Table 11.7: Possible UART Settings

The UART interface is capable of resetting BlueCore4-External upon reception of a break signal. A Break is identified by a continuous logic low (0V) on the UART_RX terminal, as shown

in Figure 11.13. If t_{BRK} is longer than the value, defined by the PS Key `PSKEY_HOST_IO_UART_RESET_TIMEOUT`, (0x1a4), a reset will occur.

This feature allows a host to initialise the system to a known state. Also, BlueCore4-External can emit a Break character that may be used to wake the Host.



Figure 11.13: Break Signal

Note:

The DFU boot loader must be loaded into the Flash device before the UART or USB interfaces can be used. This initial flash programming can be done via the SPI.

Table 11.3 shows a list of commonly used Baud rates and their associated values for the Persistent Store Key `PSKEY_UART_BAUD_RATE` (0x204). There is no requirement to use these standard values. Any Baud rate within the supported range can be set in the Persistent Store Key according to the formula in Equation 11.7.

$$\text{Baud Rate} = \text{PSKEY_UART_BAUD_RATE} / 0.004096$$

Equation 11.7: Baud Rate

| Baud Rate | Persistent Store Value | | Error |
|-----------|------------------------|-------|--------|
| | Hex | Dec | |
| 1200 | 0x0005 | 5 | 1.73% |
| 2400 | 0x000a | 10 | 1.73% |
| 4800 | 0x0014 | 20 | 1.73% |
| 9600 | 0x0027 | 39 | -0.82% |
| 19200 | 0x004f | 79 | 0.45% |
| 38400 | 0x009d | 157 | -0.18% |
| 57600 | 0x00ec | 236 | 0.03% |
| 76800 | 0x013b | 315 | 0.14% |
| 115200 | 0x01d8 | 472 | 0.03% |
| 230400 | 0x03b0 | 944 | 0.03% |
| 460800 | 0x075f | 1887 | -0.02% |
| 921600 | 0x0ebf | 3775 | 0.00% |
| 1382400 | 0x161e | 5662 | -0.01% |
| 1843200 | 0x1d7e | 7550 | 0.00% |
| 2764800 | 0x2c3d | 11325 | 0.00% |

Table 11.8: Standard Baud Rates




Figure 11.14: UART Bypass Architecture

8.2 UART Configuration While RESET is Active

The UART interface for BlueCore4-External while the chip is being held in reset is tri-state. This will allow the user to daisy chain devices onto the physical UART bus. The constraint on this method is that any devices connected to this bus must tri-state when BlueCore4-External reset is de-asserted and the firmware begins to run.

8.3 UART Bypass Mode

Alternatively, for devices that do not tri-state the UART bus, the UART bypass mode on BlueCore4-External can be used. The default state of BlueCore4-External after reset is de-asserted, this is for the host UART bus to be connected to the BlueCore4-External UART, thereby allowing communication to BlueCore4-External via the UART.

In order to apply the UART bypass mode, a BCCMD command will be issued to BlueCore4-External upon this, it will switch the bypass to PIO[7:4] as shown in Figure 11.14. Once the bypass mode has been invoked, BlueCore4-External will enter the deep sleep state indefinitely.

In order to re-establish communication with BlueCore4-External, the chip must be reset so that the default configuration takes affect.

It is important for the host to ensure a clean Bluetooth disconnection of any active links before the bypass mode is invoked. Therefore it is not possible to have active Bluetooth links while operating the bypass mode.

8.4 Current Consumption in UART Bypass Mode

The current consumption for a device in UART Bypass Mode is equal to the values quoted for a device in standby mode.

9.I/O Parallel Ports

Fifteen lines of programmable bi-directional input/outputs (I/O) are provided. PIO[11:8] and PIO[3:0] are powered from Vcc. PIO[7:4] are powered from Vcc. AIO [1:0] are powered from Vref.

PIO lines can be configured through software to have either weak or strong pull-ups or pull-downs. All PIO lines are configured as inputs with weak pull-downs at reset.

PIO[0] and PIO[1] are normally dedicated to RXEN and TXEN respectively, but they are available for general use.

Any of the PIO lines can be configured as interrupt request lines or as wake-up lines from sleep modes. PIO[6] or PIO [2] can be configured as a request line for an external clock source. This is useful when the clock to BlueCore4-External is provided from a system application specific integrated circuit (ASIC).

BlueCore4-External has three general purpose analogue interface pins, AIO[0], AIO[1]. These are used to access internal circuitry and control signals. One pin is allocated to decoupling for the on-chip band gap reference voltage, the other three may be configured to provide additional functionality.

Auxiliary functions available via these pins include an 8-bit ADC and an 8-bit DAC. Typically the ADC is used for battery voltage measurement. Signals selectable at these pins include the band gap reference voltage and a variety of clock signals; 48, 24, 16, 8MHz and the XTAL clock frequency. When used with analogue signals the voltage range is constrained by the analogue supply voltage (1.8V). When configured to drive out digital level signals (clocks) generated from within the analogue part of the device, the output voltage level is determined by Vref (1.8V).

Important Note:

CSR cannot guarantee that terminal functions PIOs remain the same. Please refer to the software release note for the implementation of these PIO lines, as they are firmware build specific.

10. IIC Interface

PIO[8:6] can be used to form a Master I2C interface. The interface is formed using software to drive these lines. Therefore it is suited only to relatively slow functions such as driving a dot matrix liquid crystal display (LCD), keyboard scanner or EEPROM.

Note:

PIO[7:6] dual functions, UART bypass and EEPROM support, therefore devices using an EEPROM cannot support UART bypass mode PIO lines need to be pulled-up through 2.2kΩ resistors.

For connection to EEPROMs, refer to CSR documentation on I2C EEPROMS for use with BlueCore. This provides information on the type of devices which are currently supported.




Figure 11.31: Example EEPROM Connection

11. RESETB

BlueCore4-External may be reset from several sources: RESETB pin, power on reset, a UART break character or via a software configured watchdog timer.

The RESETB pin is an active low reset and is internally filtered using the internal low frequency clock oscillator. A reset will be performed between 1.5 and 4.0ms following RESETB being active. It is recommended that RESETB be applied for a period greater than 5ms.

The power on reset occurs when the VDD_CORE supply falls below typically 1.5V and is released when VDD_CORE rises above typically 1.6V.

At reset the digital I/O pins are set to inputs for bi-directional pins and outputs are tri-stated. The PIOs have weak pull-downs.

Following a reset, BlueCore4-External assumes the maximum XTAL_IN frequency, which ensures that the internal clocks run at a safe (low) frequency until BlueCore4-External is configured for the actual XTAL_IN frequency. If no clock is present at XTAL_IN, the oscillator in BlueCore4-External free runs, again at a safe frequency.

11.1 Pin States on Reset

Table 11.15 shows the pin states of BlueCore4-External on reset.

| Pin Name | State: BlueCore4-External |
|-----------|---------------------------------------|
| PIO[11:0] | Input with weak pull-down |
| UART_TX | Output tri-stated with weak pull-up |
| UART_RX | Input with weak pull-down |
| UART_RTS | Output tri-stated with weak pull-up |
| UART_CTS | Input with weak pull-down |
| SPI_CSB | Input with weak pull-up |
| SPI_CLK | Input with weak pull-down |
| SPI_MOSI | Input with weak pull-down |
| SPI_MISO | Output tri-stated with weak pull-down |
| AIO[1:0] | Output, driving low |
| RESETB | Input with weak pull-up |

Table 11.15: Pin States of BlueCore4-External on Reset

11.2 Status after Reset

The chip status after a reset is as follows:

- Warm Reset: Baud rate and RAM data remain available
- Cold Reset(1): Baud rate and RAM data not available


Note:

(1) Cold Reset constitutes one of the following:

- Power cycle
- System reset (firmware fault code)
- Reset signal, see Section “RESETB”

12. Solder Profiles

Composition of the solder ball: Sn 95.5%, Ag 4.0%, Cu 0.5%



Typical Lead-Free Re-flow Solder Profile


Key features of the profile:

- Initial Ramp = 1-2.5°C/sec to 175°C±25°C equilibrium
- Equilibrium time = 60 to 180 seconds
- Ramp to Maximum temperature (250°C) = 3°C/sec max.
- Time above liquidus temperature (217°C): 45-90 seconds
- Device absolute maximum reflow temperature: 260°C

Devices will withstand the specified profile. Lead-free devices will withstand up to three reflows to a maximum temperature of 260°C.

Notes: They need to be baked prior to mounting.


13. Physical Dimensions



| A | B | C | D | E | F | G | H | J | K | L | |
|-------|-------|------|------|------|------|------|------|------|------|------|-----|
| 600 | 1186 | 220 | 70 | 50 | 96 | 80 | 90 | 32 | 28 | 40 | mil |
| 15.24 | 30.12 | 5.59 | 1.78 | 1.27 | 2.44 | 2.03 | 2.29 | 0.81 | 0.71 | 1.02 | mm |


14. Guide for Antenna Radiation

In order to achieve longest communication range, please keep the area surrounding antenna free of grounding or metal housing.





If there is PCB or other material under the antenna area, antenna will be de-tuned from its resonant frequency. Impedance re-matching is needed.

When mounting on a PCB, locate it at (or near) the edge of the PCB



If mounted at an inner portion of the PCB grounded, no sufficient antenna performance will be available.

-  PCB with Ground Plane
-  PCB without Ground Plane

15. Warning

FCC ID statement

This equipment complies with Part 15 of the FCC Rules.

Operation is subject to the following two conditions:

- (1) This device may not cause harmful interference, and
- (2) This device must accept any interference received, including interference that may cause undesired operation.

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.

IC statement

Disclaimer:

Operation is subject to the following two conditions:

- (1) This device may not cause interference, and
- (2) This device must accept any interference, including interference that may cause undesired operation of the device.

RF exposure warning

This equipment must be installed and operated in accordance with provide instructions and the antenna used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operation in conjunction with any other antenna or transmitter. End-users and installers must be provide with antenna installation instructions and transmitter operating conditions for satisfying RF exposure compliance.

Information to be supplied to the end user by the OEM or Integrator

The following regulator and safety notices must be published in documentation supplied to the end user of the product or system incorporating an adapter in compliance with local regulation. Host system must be labeled as following:

“Contains transmitter module FCC ID: VMTBT44-291S, IC: 8941A- BT44291S”