

# **AVR® DA Training Manual**

# **Core Independent Solution Using AVR DA Peripherals Lab**

## Introduction

Plenty of computation in the embedded solutions can be done independently from the core, thus reducing the load and program memory space used. Most Microchip microcontrollers are equipped with Core Independent Peripherals (CIPs), which can facilitate the processing outside the core and can strengthen the hardware capabilities of the microcontroller.

The CIPs have key attributes that make them powerful and robust. Once initialized, they can provide a steady-state, closed-loop embedded control with no intervention from the CPU. They are smartly interconnected to allow latency-free sharing of data, logic inputs, or analog signals without additional code or interruption of the CPU. Last, but not least, they allow smaller, lower power MCUs to perform extremely complex tasks, such as high-power lighting control and communication.

This document includes an overview of the Configurable Custom Logic (CCL) peripheral, examples, and tips and tricks of its usage, such as how to implement basic functions using truth tables, how to apply delay to a signal, and how to divide a signal.

For a better understanding of the CCL peripheral and its advantages, this training contains a core independent solution: generating a visual SOS signal on the CNANO board LED, with involvement of the core only during the initialization part.

Starting from the Morse representation of the signal, using dots and dashes, this document will present the waveform associated with the SOS message, along with the peripherals used and additional waveforms.

At the end of the document, there will be steps that can be followed in order to generate the SOS signal using MPLAB® MCC and MPLAB® X IDE.

## Prerequisites

#### Hardware requirements:

AVR128DA48 Curiosity Nano (DM164151)

#### Software requirements:

- MPLAB® X Integrated Development Environment (IDE), version 5.40 or above
- MPLAB<sup>®</sup> Code Configurator (MCC), version 3.95.0 or above
- MPLAB® XC8 Compiler, version 2.20 or above
- MCC 8-bit AVR® MCUs Library, version 2.3.0

#### **Documentation Materials:**

- AVR128DA28/32/48/64 Data Sheet
- AVR128DA48 Device Overview
- MPLAB Code Configurator User's Guide

# **Table of Contents**

Intro	oductio	n1
Pre	requisi	tes1
1.	Config	gurable Custom Logic (CCL)
	1.1.	Overview
	1.2.	Implementing Logic Function Using TRUTH Tables
	1.3.	Using Filter Configuration for Additional Features4
2.	Core	ndependent Example – SOS Sequence Generator7
	2.1.	SOS Sequence Morse Code Basics
	2.2.	SOS Sequence Logic Function Implementation7
	2.3.	Solution
3.	Revis	on History
The	Micro	chip Website
Pro	duct C	nange Notification Service
Cus	tomer	Support
Mic	rochip	Devices Code Protection Feature
Leg	al Noti	ce
Trac	demark	
Qua	ality Ma	nagement System
Woi	ldwide	Sales and Service

# 1. Configurable Custom Logic (CCL)

### 1.1 Overview

The CCL is a programmable logic peripheral that can be connected to the device pins, to events, or to other internal peripherals. It serves as a 'glue logic' between the device peripherals and external devices.

The CCL can eliminate the need for external logic components and can also help the designer overcome real-time constraints by combining it with other Core Independent Peripherals (CIPs), to handle the time-critical parts of the application, independent of the CPU.

The CCL peripheral on the AVR128DA48 provides six Look-up Tables (LUTs). Each LUT consists of three inputs, a truth table, a synchronizer/filter, and an edge detector. This allows the user to generate an output as a programmable logic expression, with up to three inputs.

The CCL can be configured to filter the output value and to generate an interrupt request, on changes in the LUT outputs.

Neighboring LUTs can be combined to perform specific operations and the sequencers can be used for generating complex waveforms.

## 1.2 Implementing Logic Function Using TRUTH Tables

Each LUT has three inputs and one truth table. This allows implementation of logic functions with up to three inputs and one output; with the unused inputs that can be tied low (masked).

The truth table for the desired combinational logic expression is defined by the bits in the LUTn Truth Table (CCL.TRUTHn) registers. Each combination of the input bits corresponds to one bit in this register.

LUTn-TRUTHSEL[2]	LUTn-TRUTHSEL[1]	LUTn-TRUTHSEL[0]	Ουτ
0	0	0	TRUTH[0]
0	0	1	TRUTH[1]
0	1	0	TRUTH[2]
0	1	1	TRUTH[3]
1	0	0	TRUTH[4]
1	0	1	TRUTH[5]
1	1	0	TRUTH[6]
1	1	1	TRUTH[7]

#### Table 1-1. Truth Table of a LUT

#### 1.2.1 Logic Functions Examples

As already mentioned, the truth tables allow implementation of any combinational logic function of up to three inputs and one output. This section will provide two examples of standard functions that can be implemented.

#### 1. Logic OR with Three Inputs

The truth table for the OR function with three inputs is presented in the table below:

IN2	IN1	IN0	IN0 OR IN1 OR IN2
0	0	0	0
0	0	1	1

# AVR<sup>®</sup> DA Training Manual

## Configurable Custom Logic (CCL)

continued					
IN2	IN1	IN0	IN0 OR IN1 OR IN2		
0	1	0	1		
0	1	1	1		
1	0	0	1		
1	0	1	1		
1	1	0	1		
1	1	1	1		

In order to implement this logic function with a Truth table, the bits from the CCL.TRUTHn register should have the same value as their correspondents from the table above. This translates to the following configuration:

CCL.TRUTHn = 0xFE

#### 2. Logic AND with Two Inputs

The truth table for the AND function with two inputs is presented in the table below:

X	IN1	INO	IN0 AND IN1
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1

Because there are only two inputs, the third input channel is tied low (IN2 = 0). In order to implement this logic function with a truth table, the bits from the CCL.TRUTHn register should have the same value as their correspondents from the table above. This translates to the following configuration:

CCL.TRUTHn = 0x08

## 1.3 Using Filter Configuration for Additional Features

One of the most common operations that needs to be performed when working with combinational logic is applying a delay (fixed number of clock cycles). The CCL can do this by writing the Filter Selection (FILTSEL) bit field in the LUT n Control A (CCL.LUTnCTRLA) registers.

When FILTSEL=SYNCH, the configuration can be used to synchronize the output with CLK\_LUTn and to obtain two CLK\_LUTn cycles delays.

Figure 1-1. Two CLK\_LUTn Cycles Delay



Using the LUT feedback feature, a divide by four configuration is obtained. The signal that will be divided must be used as clock input for the LUT and the output of the LUT must be linked to the input.

Figure 1-2. Divide by Four Configuration



When FILTSEL=FILTER and input signal have at least four input clocks, the output will be delayed by four clock cycles.

Figure 1-3. Four CLK\_LUTn Cycles Delay



Using LUT feedback feature, a divide by eight configuration is obtained. The signal that will be divided must be used as clock input for the LUT and the output of the LUT must be linked to the input.

Figure 1-4. Divide by Eight Configuration



## 2. Core Independent Example – SOS Sequence Generator

The following example will show how to generate an SOS signal without CPU intervention. The CCL peripheral is used together with Timers and the Event System to create the sequence and, aside from the initialization part, all operations are done independently from the core. The SOS sequence will be displayed using the CNANO board LED.

## 2.1 SOS Sequence Morse Code Basics

Morse code is a method of encoding text characters using symbols: dots and dashes. There are rules to distinguish the dots from dashes:

- The length of a dot is one-time unit
- · The length of a dash is three-time units
- The space between symbols (dots and dashes) of the same letter is one-time unit
- The space between letters is three-time units
- · The space between words is seven-time units

Each letter has a unique representation in the Morse code. The letter 'S' is formed of three dots, while the letter 'O' is of three dashes.

#### Figure 2-1. Morse Representation of Letters S and O



In a digital representation, the dots and dashes can be pulses (1 logic), while the spaces can be 0 logic. This translates to the following waveform:





The SOS message will be repeated continuously, which means the SOS waveform will be periodical. The period of the waveform is represented in the diagram above by the interval between the first and the last vertical dotted line.

Because the space between the words is seven-dot long, the period will have a length of 34 dots.

### 2.2 SOS Sequence Logic Function Implementation

Before generating the waveforms, a time reference is needed. The dot has a period of 50 ms that translates to a duration of 34x50 = 1700 ms for the entire SOS waveform period. Starting from AVR resources, a symmetrical

# AVR<sup>®</sup> DA Training Manual Core Independent Example – SOS Sequence ...

sequence is much easier to implement. To create this symmetry, the period of the reference clock should be half of the dot period (25 ms).



The process of generating the SOS signal can be split into three parts:

- Generating the waveform for the letters 'S'
- Generating the waveform for the letter 'O'
- Combining the waveforms

#### 2.2.1 Generate the Waveform for the Letters 'S'

The waveform of the letters 'S' can be obtained by generating a waveform that contains the pattern for the letter and the two signals acting as masks and applying a logic function on them.



#### Figure 2-4. Waveform for the Letters S

The operation mentioned above is: SS = M1 AND  $\overline{M2}$  AND S'

The truth table of the logic operation is presented in the table below:

M1	M2	S'	SS
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

# AVR<sup>®</sup> DA Training Manual

## Core Independent Example – SOS Sequence ...

#### 2.2.2 Generate the Waveform for the Letter 'O'

The waveform of the letter 'O' can be obtained by generating three signals acting as masks and applying a logic function on them.



The truth table of the operation is shown in the table below:

M3	M4	M5	0
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

#### 2.2.3 Obtain the Waveform for the SOS Message

The SOS message waveform is obtained by performing an OR between SS and O waveforms: SOS = SS OR O





## 2.3 Solution

### 2.3.1 Block Diagram with Event System Connections

The peripherals used for implementing this application are:

- Timer/Counter Type A (TCA)
- Timer/Counter Type D (TCD)
- Configurable Custom Logic (CCL)
- Event System (EVSYS)

The block diagram below presents the peripherals and connections between them. The red-marked lines represent event channels, while the blue-marked lines represent internal signals.

#### Figure 2-7. Block Diagram



As mentioned in a section above, the reference clock must have a period of 25 ms (and a frequency of 40 Hz). It is generated using TCD0, which triggers events with that specific frequency. The event will be used as clock input for LUT0, TCA0, and TCA1.

TCA1 is used to generate M1 and M2 signals through TCA1-WO0 and TCA1-WO1 outputs, which will be connected to LUT0 and LUT3 as inputs.

TCA0 is used to generate M3, M4, and M5 signals through TCA0-WO2, TCA0-WO1, and TCA0-WO0 outputs, which will be connected to LUT2 as inputs.

LUT0 is used to generate the signal that contains the pattern for the letter 'S' (S'). The frequency of the S' signal is double the frequency of the events that come from TCD0, because the Feedback feature was used.

LUT3 is used to perform the logic operation mentioned in Section 2.2.1 Generate the Waveform for the Letters 'S'. Its output represents the SS signal and is connected with LUT1 through an event channel.

LUT2 is used to perform the logic operation mentioned in Section 2.2.2 Generate the Waveform for the Letter 'O'. Its output represents the O signal and is connected with LUT1 through an event channel.

LUT1 is used to perform the logic operation mentioned in Section 2.2.3 Obtain the Waveform for the SOS Message and to output the SOS message on the CNANO board LED. Its inputs are represented by the events generated by LUT2 and LUT3.

The EVSYS is used to interconnect the peripherals.

#### 2.3.2 Step-by-Step Design Implementation Using MCC

Follow these steps to generate the project using MCC:

- 1. Create a new MPLAB X project for AVR128DA48.
  - Open MPLAB X IDE v 5.40. Go to *File>New Project*.
     Figure 2-8. Create New Project



1.2. From the window that appeared on the screen, select **Microchip Embedded**, followed by **Standalone Project**, and then click **Next**.

Figure 2-9. New Project – Choose Project

Steps	Choose Project
<ol> <li>Choose Project</li> <li></li> </ol>	Q Filter:
	Image: Samples       Image: Samples         Image: Samples       Image: Sam
	Description: Creates a new standalone application project. It uses an IDE-generated makefile to build your project.

1.3. Select AVR128DA48 from the Device tab and the AVR128DA48 Curiosity Nano (click SN) from the Tool tab. Click Next.

Steps 1. Choo 2. Sele 3. Sele 4. Sele 5. Sele 6. Sele Fold	ose Project ect Device ct Header ct Plugin Board ct Compiler ct Project Name and	Select Device	All Families
1. Choo 2. Sele 3. Sele 4. Sele 5. Sele 6. Sele Fold	ose Project <b>ct Device</b> ct Header ct Plugin Board ct Compiler ct Project Name and ct Project Name and	Family:	All Families 🗸
ſ	MPLAB	Device: Tool:	AVR 128DA48

1.4. Select XC8 (v2.20) Compiler and click Next. Figure 2-11. New Project – Select Compiler

🔯 New Project	$\times$
<ul> <li>Steps</li> <li>1. Choose Project</li> <li>2. Select Device</li> <li>3. Select Header</li> <li>4. Select Plugin Board</li> <li>5. Select Compiler</li> <li>6. Select Project Name and Folder</li> </ul>	Select Compiler Compiler Toolchains 
	< Back Next > Finish Cancel Help

1.5. Insert a name for the project and select the location where to be saved. Make sure that **Set as main project** is checked and click **Finish**.

# AVR<sup>®</sup> DA Training Manual

Core Independent Example – SOS Sequence ...

#### Figure 2-12. New Project – Select Project Name and Folder

	X
Steps	Select Project Name and Folder
<ol> <li>Choose Project</li> <li>Select Device</li> <li>Select Header</li> <li>Select Plugin Board</li> <li>Select Compiler</li> <li>Select Compiler</li> <li>Select Project Name and Folder</li> </ol>	Project Name:     avr 128da 48-cnano-sos-training-mcc       Project Location:     Browse       Project Folder:     avr 128da 48-cnano-sos-training-mcc.X
MPLAB	<ul> <li>Overwrite existing project.</li> <li>Also delete sources.</li> <li>Set as main project</li> <li>Use project location as the project folder</li> </ul>
XIDE	Encoding: ISO-8859-1 v Project name and folder path length are nearing the Windows limit. This may cause issues during build or project creation Try shortening the project name or path.
	< Back Next > Finish Cancel Help

#### 2. Open the **MCC** from the toolbar.

If the MCC is not installed, please follow the instructions provided on the Install MPLAB<sup>®</sup> Code Configurator (MCC) webpage.

Figure 2-13. MCC Icon

) T · 👸 · 🕨 · 🔽 · 🗳 🚯 · 🚥	PC: 0x0	ithsvnzc	

- 3. Add the peripherals and configure them:
  - From the Device Resources window, add CCL, EVSYS, TCA0, TCA1, and TCD0. Select the peripheral to be added and click on the '+' icon.
     Note: The image shows how to only add the CCL peripheral. Do the same operation for all the peripherals mentioned above.





The added peripherals can be found in <u>Project Resources>Peripherals</u>.

### Figure 2-15. Added Peripherals

Projects Files Ser	vices	Resou	rce Management	t[MCC] × 🛛
Tree View Flat \	/iew			
Project Resources	Gene	erate	Import	Export
▼ System				
Interrupt Ma	nager			
Pin Module				
System Module				
▼ Peripherals				
🛛 🛛 🏲 CCL				
🛞 🔀 🖻 EVSV	γS			
🐵 🔀 🗿 TCA0				
🐵 🔀 💿 TCD0				

- 3.2. Perform the following configuration for each peripheral:
  - TCD0 Configuration:
    - Easy Setup>Hardware Settings:

Figure	2-16	TCD0-Fasy	v Setup
i iguio	<b>-</b> .v.	IODU LUU	JOULUP

J		
TCD0		
🕸 Easy Setup 🗏 Registers		
<ul> <li>Software Settings</li> </ul>		
API Prefix:	TCD0	
<ul> <li>Hardware Settings</li> </ul>		
② Enable TCD:		
TCD Clock(Hz):	125000	
Olock Selection:	Peripheral Clock	-
External Clock(Hz):	1 ≤ 1000000 ≤ 2000000	
② Counter Prescaler:	Sync clock divided by 4	-
Synchronization Prescaler:	Selected clock source divided by 8	*

- Enable TCD check box: checked
- Clock Selection: Peripheral Clock
- Counter Prescaler: Sync clock divided by 4
- Synchronization Prescaler: Selected Clock Source divided by 8

After the configurations made above, the TCD0 clock will have a frequency of 125 kHz.

**Note:** The application is using the default clock configuration (Internal High Frequency Oscillator at 4 MHz).

- Registers tab:

#### Figure 2-17. TDC0-Registers-CMPBCLR and CMPBSET

TCD0

Easy Setup Registers
▼ Register: CMPACLR 0x0
▼ Register: CMPASET 0x0
▼ Register: CMPBSET 0x61B

- Compare B Clear: 0xC36
- Compare B Set: 0x61B

The TCD0 will be configured to generate an event every time the counter reaches the value from CMPBSET register. The time difference between two consecutive events is TCD0 clock/CMPBCLR.

Because the events must occur with a frequency of 40 Hz, results that CMPBCLR = TCD0 clock/40 Hz = 0xC36.

0

#### Figure 2-18. TDC0-Registers-CMPB and CMPBEN

CDO	0	(
⊕ Easy Setup		
▼ Register: FAULTCTRL 0x22		
GMPA disabled ▼		
◎ CMPAEN disabled ▼		
◎ CMPBEN enabled ▼		
⊘ CMPC disabled ▼		
Compare B Value: enabled		

Compare B Value: enabled

Compare B Enable: enabled

After the configurations made above TCD will generate an event every 25 ms. This event will be later connected on this demo with the LUT0, TCA0 and TCA1.

- TCA0 Configuration:
  - <u>Easy Setup>Hardware Settings</u>:

#### Figure 2-19. TCA0-Easy Setup-Hardware Settings

TCA0		
🕸 Easy Setup 📃 Registers		
<ul> <li>Software Settings</li> </ul>		
API Prefix	TCA0	
<ul> <li>Hardware Settings</li> </ul>		
8 Enable Timer		
Olock Selection	System Clock	*
imer Clock(Hz)	4000000	
② Timer mode	16 Bit (Normal)	*
Ount direction	Up	-
Requested Timeout	500 ns ≤ 8.75 us ≤ 16.384 ms	
Actual Timeout	8.75 us	

- Enable Timer check box: checked
- Clock Selection: System Clock
- Timer mode: 16 Bit (Normal)
- Count direction: Up
- Registers tab:

#### Figure 2-20. TCA0-Registers-PER

#### TCA0

😳 Easy Setup 🗏 R	Registers	
🔹 Register: PER	0x22	

Period: 0x22

In decimal 0x22=34, which is the number of dots from a SOS message period. In this way the TCA0 output will have a resolution of 1 dot.

<u>Easy Setup>Waveform Generation Settings</u>:

#### Figure 2-21. TCA0-Easy Setup-Waveform Generation Settings

<ul> <li>Waveform Generation Settings</li> </ul>					
Waveform Generation Mode	Dual Slop	pe PWM, overflow on TOP and BOTTOM			•
<b>v</b>					
Channel	Enable	Duty Cycle	Actual Duty Cycle	Interrupt	
Channel 0	$\checkmark$	9.00	9.00		
Channel 1	$\checkmark$	15.00	15.00		
Channel 2	$\checkmark$	32.00	32.00		

- Waveform Generation mode: Dual Slope PWM, overflow on TOP and BOTTOM
- Enable check box right next to Channel 0: checked
- Duty Cycle right next to Channel 0: 9.00
- Enable check box right next to Channel 1: checked
- Duty Cycle right next to Channel 1: 15.00
- · Enable check box right next to Channel 2: checked
- Duty Cycle right next to Channel 2: 32.00
- Registers tab:

#### Figure 2-22. TCA0-Registers-CTRLC

#### TCA0

Basy Setup     Enclose      Enclose
▼ Register: CTRLC 0x7
⊘ CMP0OV enabled ▼
ⓒ CMP1OV enabled ▼
⊘ CMP2OV enabled ▼

- Compare Output Value 0: enabled
- Compare Output Value 1: enabled
- Compare Output Value 1: enabled

#### Figure 2-23. TCA0-Registers-EVCTRL

#### TCA0

Easy Setup	🗏 Registers		
<table-cell> Register: I</table-cell>	EVCTRL 0x61		
CNTAEI	enabled		
CNTBEI	disabled		
© EVACTA	Count on positive edg	ge event	
evactb	Count on prescaled clock. Event controls count direction. Up-count when event line is 0, down-count v		

• Enable Counter Event Input A: enabled

TCA0 will count every time an event from TCD0 occurs.

TCA1 Configuration:

<u>Easy Setup>Hardware Settings</u>:

Figure 2-24. TCA1-Easy Setup-Hardware Settings

TCA1		
🕸 Easy Setup 📃 Registers		
<ul> <li>Software Settings</li> </ul>		
API Prefix	TCA1	
<ul> <li>Hardware Settings</li> </ul>		
O Enable Timer		
Clock Selection	System Clock	-
imer Clock(Hz)	4000000	
⑦ Timer mode	16 Bit (Normal)	-
Ount direction	Up	*
Requested Timeout	500 ns ≤ 8.75 us ≤ 16.384 ms	
Actual Timeout	8.75 us	

- Enable Timer check box: checked
- Clock Selection: System Clock
- Timer mode: 16 Bit (Normal)
- Count direction: Up
- Registers tab:

#### Figure 2-25. TCA1-Registers-PER

TCA1

😳 Easy Setup	R	Registers	
🗣 Register: I	PER	0x22	]

Period: 0x22

In decimal 0x22=34, which is the number of dots from a SOS message period. In this way the TCA1 output will have a resolution of 1 dot.

<u>Easy Setup>Waveform Generation Settings</u>:

Figure 2-26. TCA1-Easy Setup-Waveform Generation Settings

Ŧ	Waveform Generation Settings							
(	Waveform Generation Mode	Dual Slo	ppe PWM, overflow on TOP and BOTTOM				*	]
	Channel	Enable	Duty Cycle		Actual Duty Cycle	Interrupt		
	Channel 0	$\checkmark$	50.00	50.00				
	Channel 1	$\checkmark$	79.00	79.00				
	Channel 2		0	0				

- Waveform Generation mode: Dual Slope PWM, overflow on TOP and BOTTOM
- Enable check box right next to Channel 0: checked
- Duty Cycle right next to Channel 0: 50.00
- Enable check box right next to Channel 1: checked
- Duty Cycle right next to Channel 1: 79.00

- Registers tab:

igure 2-27. TCA1-Registers-CTRLC						
TCA1						
② Easy Setup						
▼ Register: CTRLC <sub>0x3</sub>						
⊘ CMP0OV enabled ▼						
◎ CMP10V enabled ▼						

- Compare Output Value 0: enabled
- Compare Output Value 1: enabled

TCA1		0
😳 Easy Setup		
	EVCTRL 0x61	
CNTAEI	enabled	
ONTBEI	disabled	
EVACTA	Count on positive edge event	
EVACTB	Count on prescaled clock. Event controls count direction. Up-count when event line is 0, down-count when	n eve

• Enable Counter Event Input A: enabled

TCA1 will count every time an event from TCD0 occurs.

#### CCL Configuration:

The different instances of LUT can be selected from **Easy Setup>CCL Settings**. Click on the instance to be configured and make sure Enable CCL check box is checked.

#### Figure 2-29. LUT Selection

CCL			8
🔅 Easy Setup 目 💮 API Prefix:	Registers CCL		
<ul> <li>Hardware Settings</li> </ul>			
② Enable CCL:			
► Interrupt Settings			
▼ CCL Settings			
LUT0-IN0 — LUT0-IN1 — LUT0-IN2 —	Truth Table Output	LUT0	LUT0-OUT
- <u>Easy Setu</u> • LUT	<i>ıp&gt;CCL Settings</i> : 0 Configuration:		

© 2020 Microchip Technology Inc.

# AVR<sup>®</sup> DA Training Manual

## Core Independent Example – SOS Sequence ...

#### Figure 2-30. LUT0 Configuration

CL			8
	gisters		
		LUT 0 Configuration	
		LUT Enable	
enable LUT:	$\checkmark$		
		Inputs and Outputs	
UUT-IN0:	FEEDBACK		-
UUT-IN1:	TCA1		-
UUT-IN2:	EVENTA		-
Enable LUT-OUT:	$\checkmark$		
		Additional Configuration	
Filter Options:	SYNCH		*
② Enable Edge Detector:			
Olock Selection:	IN2		-

- Enable LUT check box: checked
- LUT-IN0: FEEDBACK
- LUT-IN1: TCA1
- LUT-IN2: EVENTA
- Enable LUT-OUT check box: checked
- Filter Options: SYNCH
- Clock Selection: IN2

The Filter from LUT0 is used in SYNC mode with feedback loop in order to obtain the signal which contains the pattern of letter 'S'. It divides the frequency of events triggered by TCD0 with a factor of 4.

#### Figure 2-31. LUT0 Truth Table

Truth Table						
Custom	Lustom -					
IN2	IN1	INO		OUT		
0	0	0		0		
0	0	1		0		
0	1	0		1		
0	1	1		0		
1	0	0		0		
1	0	1		0		
1	1	0		0		
1	1	1		0		

- Truth Table: Custom

- OUT: (from top to bottom) 00100000

#### LUT1 Configuration:

Figure 2-32. LUT1 Configuration

CCL		<b>e</b>
🛞 Easy Setup	⊟ Registers	
	LUT 1 Configu	ration
	LUT Enable	)
② Enable LUT:		
	Inputs and Out	puts
O LUT-IN0:	EVENTA	•
😮 LUT-IN1:	EVENTB	•
UT-IN2:	MASK	•
8 Enable LUT-C	UT:	
	Additional Config	uration
Filter Options:	DISABLE	•
② Enable Edge Detector:		
Olock Selection	CLKPER	-
11		

- Enable LUT check box: checked
- LUT-IN0: EVENTA
- LUT-IN1: EVENTB
- LUT-IN2: MASK
- Enable LUT-OUT check box: checked
- Filter Options: DISABLE
- Clock Selection: CLKPER

#### Figure 2-33. LUT1 Truth Table

Truth Table						
Custom					·	
IN2	IN1	INO		OUT		
0	0	0		1		
0	0	1		0		
0	1	0		0		
0	1	1		0		
1	0	0		1		
1	0	1		1		
1	1	0		1		
1	1	1		1		
					1	

- Truth Table: Custom

- OUT: (from top to bottom) 10001111

The value of OUT bits is negated because the output of LUT1 will drive the CNANO board LED, which works on invert logic (logic '0' - ON, logic '1' - OFF).

### • •

### LUT2 Configuration:

Figure 2-34. LUT2 Configuration

CCL			0	(
🕸 Easy Setup 🗦 🗎	egisters			
		LUT 2 Configuration		Τ
		LUT Enable		
enable LUT:				
		Inputs and Outputs		
UUT-IN0:	TCA0		*	
UUT-IN1:	TCA0		-	
UUT-IN2:	TCA0		-	
② Enable LUT-OUT:				
		Additional Configuration		
Wilter Options:	DISABLE		*	
Prable Edge Detector:				
Olock Selection:	CLKPER		-	

- Enable LUT check box: checked
- LUT-IN0: TCA0
- LUT-IN1: TCA0
- LUT-IN2: TCA0
- Enable LUT-OUT check box: checked
- Filter Options: DISABLE
- Clock Selection: CLKPER

#### Figure 2-35. LUT2 Truth Table

Truth Table						
Custom	Custom					
IN2	IN1	IN0		OUT		
0	0	0		0		
0	0	1		0		
0	1	0		0		
0	1	1		0		
1	0	0		1		
1	0	1		0		
1	1	0		0		
1	1	1		1		

Truth Table: Custom

- OUT: (from top to bottom) 00001001

#### LUT3 Configuration:

Figure 2-36. LUT3 Configuration

CCL		0	(
💮 Easy Setup 📄	Registers		
1		LUT 3 Configuration	
		LUT Enable	
8 Enable LUT:			
		Inputs and Outputs	
UUT-IN0:	TCA1		-
UUT-IN1:	TCA1		*
UUT-IN2:	EVENTA		•
② Enable LUT-OUT			
		Additional Configuration	
Filter Options:	DISABLE		-
Parable Edge Detector:			
Olock Selection:	CLKPER		-

- Enable LUT check box: checked
- LUT-IN0: TCA1
- LUT-IN1: TCA1
- LUT-IN2: EVENTA
- Enable LUT-OUT check box: checked
- Filter Options: DISABLE
- Clock Selection: CLKPER

### Figure 2-37. LUT3 Truth Table

Truth Table									
Custom	ustom								
IN2	IN1	INO		OUT					
0	0	0		0					
0	0	1		0					
0	1	0		1					
0	1	1		0					
1	0	0		0					
1	0	1		0					
1	1	0		0					
1	1	1		0					

- Truth Table: Custom
- OUT: (from top to bottom) 00100000

### EVSYS Configuration:

- Event Generators:
  - CHANNEL0: TCD0\_CMPBSET
  - CHANNEL1: CCL\_LUT0
  - CHANNEL2: CCL\_LUT3
  - CHANNEL3: CCL\_LUT2

#### Figure 2-38. EVSYS Event Generators

20313								
🕸 Easy Setup 📃 Registers								
▼ Software Settings								
API Prefix: EVSYS								
<ul> <li>Event System Settings</li> </ul>								
Event Generator	Channels							
TCD0_CMPBSET	CHANNEL0							
CCL_LUT0 💌	CHANNEL1							
CCL_LUT3 🔻	CHANNEL2							
CCL_LUT2 💌	CHANNEL3							
OFF 💌	CHANNEL4							
OFF 💌	CHANNEL5							
OFF 💌	CHANNEL6							
OFF 💌	CHANNEL7							
OFF 💌	CHANNEL8							
OFF 💌	CHANNEL9							
<								

- Event Users
  - CHANNEL0: CCLLUT0A, TCA0CNTA, TCA1CNTA
  - CHANNEL1: CCLLUT3A
  - CHANNEL2: CCLLUT1A
  - CHANNEL3: CCLLUT1B

#### Figure 2-39. EVSYS Event Users (1)

▼ Event System Settings									
Event Generator	Channels								
		ADC0START	CCLLUT0A	CCLLUT0B	CCLLUT1A	CCLLUT1B	CCLLUT2A	CCLLUT2B	CCLLUT3A
TCD0_CMPBSET 💌	CHANNEL0								
CCL_LUT0 💌	CHANNEL1								$\checkmark$
CCL_LUT3 💌	CHANNEL2				$\checkmark$				
CCL_LUT2 🔻	CHANNEL3					$\checkmark$			
OFF 💌	CHANNEL4								
	OU MURELE								

#### Figure 2-40. EVSYS Event Users (2)

	Event	Users			
ST	PTCSTART	TCA0CNTA	TCA0CNTB	TCA1CNTA	TCA1CNTB
		$\checkmark$		$\checkmark$	

- 4. Go to *Pin Manager>Grid View* and perform the following configurations:
  - Set Port A pin 3 (RA3) as output for LUT0
  - Set Port C pin 6 (RC6) as output for LUT1
  - Set Port D pin 3 (RD3) as output for LUT2

- Set Port F pin 3 (RF3) as output for LUT3

#### Figure 2-41. Pin Module CLC



- Set Port A pins 0-2 (RA0-RA2) as output for TCA0
- Set Port B pins 0-2 (RB0-RB2) as output for TCA1
- Set Port A pins 4-7 (RA4-RA7) as output for TCD0

#### Figure 2-42. Pin Module Timers



**Note:** The SOS signal will be available on the RC6. The rest of the signals have a correspondent output pin only for debugging.

The output waveforms can be seen in the pictures below. There were captured with a logic analyzer.

#### Figure 2-43. TCA1, LUT0, and LUT3 Output



# AVR<sup>®</sup> DA Training Manual

Core Independent Example – SOS Sequence ...

Figure 2-44	4. TCA0 and LUT	2 Output				
	00 LUT1_OUT	<b>\$</b> +F -				
	01 TCA0-W00	\$ +f				
	02 TCA2-W01	\$ +F				
	03 TCA0-W02	¢+f				
	04 LUT2_OUT	¢ +£				
Figure 2-4	5. SOS Message	Waveform				
	00 LUT1_OUT	¢ +F -				
	01 LUT3_OUT	¢+f				
	02 LUT2_OUT	🌣 +£				
	The second secon					_
	View Code Examp Click to browse repository	ole on GitHub	)			

# 3. Revision History

Revision	Date	Description
A	08/2020	Initial document release

## The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

# **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

## **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with

your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-6519-5

## **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			
Fax: 905-695-2078			
			I