# SMU\_Emergency\_Stop\_Alarm\_1 for KIT\_AURIX\_TC397\_TFT Emergency stop triggered by an SMU alarm

AURIX<sup>™</sup> TC3xx Microcontroller Training V1.0.1



Please read the Important Notice and Warnings at the end of this document



# The SMU triggers an alarm, which has, as preconfigured reaction, an interrupt and a port emergency stop. The interrupt turns on an LED.

The Safety Management Unit (SMU) is configured to trigger an interrupt if an internal software alarm occurs. In case of an alarm, an LED is turned on inside the Interrupt Service Routine and the port emergency stop is activated.



## Introduction


- The Safety Management Unit (SMU) is a central and modular component of the safety architecture providing a generic interface to manage the behavior of the microcontroller under the presence of faults.
- The SMU centralizes all the alarm signals related to the different hardware and software-based safety mechanisms.
- Each alarm can be individually configured to trigger internal or external actions.
- The SMU, in combination with the embedded safety mechanisms, is able to detect and report more than 99% of the critical failure modes.
- In this example, Software Alarm 0 is used to trigger the Port Emergency Stop (PES).



## Hardware setup

This code example has been developed for the board KIT\_A2G\_TC397\_5V\_TFT.

LED D107 (1) is used for this example.





#### Configure the SMU module

The configuration of the SMU is done once with the function *config\_SMU\_Emergency\_Stop()*, which contains the followings steps:

- To modify the SMU registers, the SMU module has to be unlocked with the function *IfxSmu\_unlockConfigRegisters()*. After modification, the SMU registers have to be locked again using the function *IfxSmu\_lockConfigRegisters()*.
- To modify SMU configuration registers, it is required to clear and set the Safety ENDINIT protection. This is done with the functions *lfxScuWdt\_clearSafetyEndinit()* and *lfxScuWdt\_setSafetyEndinit()*.
- The Alarm Global Configuration register (SMU\_AGC) provides the software interface to control how the SMU triggers interrupt requests to the interrupt router. By setting the IGCS0 bit field to 1, SMU Interrupt Request 0 is triggered.
- 4. Enable and configure the PES in order to select IGCS0 for the activation of the PES.



### Configure the SMU module (Cont.)

- 5. The function *lfxSmu\_setAlarmAction()* configures the alarm's behavior by writing a 3-bit code to the three Alarm Configuration Registers associated to the specific alarm and its group. In this example, the software alarm 0 (*lfxSmu\_Alarm\_Software\_Alarm0*) and the Interrupt Generation Configuration Set 0 (*lfxSmu\_InternalAlarmAction\_igcs0*) are selected. The iLLD function itself selects the group based on the above mentioned parameters.
- Configure and enable the SMU Service Request 0 with the functions *lfxSrc\_init()* and *lfxSrc\_enable()*.
- 7. Start the SMU state machine (SSM) with the function *IfxSmu\_activateRunState()*.

The functions above are provided by the iLLD headers *lfxSmu.h* and *lfxSrc.h*.

## **LED configuration**

- The port pin with the connected LED is configured to push-pull output mode by calling the function *lfxPort\_setPinMode()* with the parameter *lfxPort\_Mode\_outputPushPullGeneral* (enumerated type value).
- With the function *lfxPort\_setPinState()*, using the enumerated type value *lfxPort\_State\_high*, the LED is turned off as default state.

All functions above are provided by the iLLD header *lfxPort.h*.

## Triggering of the alarm

The Software Alarm 0 can be triggered with the function *lfxSmu\_setAlarmStatus()*, provided by the iLLD header *lfxSmu.h*.



#### The Interrupt Service Routine (ISR)

- The alarm status flag reset is implemented inside the ISR triggered by the function IfxSmu\_clearAlarmStatus(). This function is provided by the iLLD header IfxSmu.h.
- The LED is turned on inside the ISR to indicate the successful configuration of the SMU and the triggering of the interrupt. This is done by setting the port pin of the connected LED by using the function *lfxPort\_setPinState()* from the iLLD header *lfxPort.h*.
- The method implementing the ISR needs to be assigned a priority and a CPU core responsible for its execution. This is done with the macro IFX\_INTERRUPT(isr, vectabNum, priority).



# Run and Test

After code compilation and flashing the device, perform the following steps:

- > The LED D107 (1) should be ON
- Suspend the program to watch the SCU\_EMSR register
- The SEMSF shows that an emergency stop has occurred



해해 Registers 🖾		‱ ⇒ѣ	8 🖸 🖻 🍸
Name	Value	Description	
> 1111 SCU_EIFR	0x0		
✓ 1010 0101 SCU_EMSR	0x20001		
10101 POL	1 - Input is active low	0: Input Polarity	
10101 MODE	0 - Synchronous Mode selected; e	1: Mode Selection	
10101 ENON	0 - Setting of EMSF is disabled	2: Enable ON	
1111 PSEL	0 - Port A is used as Emergency Sto	3: PORT Select	
1010 EMSF	0 - An emergency stop has not occ	16: Emergency Stop Flag	
1010 SEMSF	1 - An emergency stop has occurre	17: SMU Emergency Stop Flag	
1010 EMSFM	0 - EMSF remains unchanged	24-24: Emergency Stop Flag Modifi	
1010 SEMSFM	0 - SEMSF remains unchanged	26-26: SMU Emergency Stop Flag	

## References









- → AURIX<sup>™</sup> Development Studio is available online:
- https://www.infineon.com/aurixdevelopmentstudio
- > Use the *"Import…"* function to get access to more code examples.
- > More code examples can be found on the GIT repository:
- https://github.com/Infineon/AURIX\_code\_examples
- > For additional trainings, visit our webpage:
- https://www.infineon.com/aurix-expert-training
- → For questions and support, use the AURIX<sup>™</sup> Forum:
- https://www.infineonforums.com/forums/13-Aurix-Forum



## Revision history

Revision	Description of change	
V1.0.1	Update of version to be in line with the code example's version	
V1.0.0	Initial version	

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.



Edition 2020-12 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: <u>erratum@infineon.com</u>

Document reference SMU\_Emergency\_Stop\_Alarm\_1 \_KIT\_TC397\_TFT

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.