











TPS40428 SLUSBV0A - MAY 2014-REVISED JULY 2014

TPS40428 Dual Output, 2-Phase, Stackable PMBus™ Synchronous Buck Driverless Controller with Adaptive Voltage Scaling (AVS) Bus

Features

- Smart Power Mode in Factory Default (Compatible with TI Smart Power Stage CSD95378B and Pinfor-Pin Equivalent to TPS40425 - Non-Smart Power Mode in Factory Default)
- Single Supply Operation: 4.5 V to 20 V
- V_{OUT} from 0.6 V
- Dual or Multi-Phase Synchronous Buck Controller
- Individual High-Speed AVS Interface
- Fast Transient Response
- Stackable up to Four Phases
 - 2-, 3-, or 4-Phase Interleaved Phase Shifts
 - Accurate Current Sharing
- **PMBus Interface Capability**
 - Margining Up/Down with 2-mV Step
 - Programmable Fault Limit and Response
 - ±0.8% V_{OLIT}
 - Accuracy Current Monitoring
 - ±3°C External Temperature Monitoring In **Smart Power Mode**
 - Programmable UVLO ON/OFF Thresholds
 - Programmable Soft-Start Time, Turn-On Delay, and Turn-Off Delay
- On-Chip Non-Volatile Memory (NVM) to Store **Custom Configurations**
- 0.6-V Reference Voltage with 0.5% Accuracy from -40°C to 125°C
- Programmable f_{SW} from 200 kHz to 1.5 MHz
- Supports Pre-biased Output
- Differential Remote Sensing
- Synchronization to an Extermal Clock
- OC/OV/UV/OT Fault Protection
- 40-Pin, 6 mm x 6 mm, QFN Package

Applications

- Wireless Infrastructure
- Switcher/Router Networking/Server/Storage

3 Description

The TPS40428 device is a PMBus, synchronous buck, driverless controller. It operates in smart power mode with factory default settings, and it can operate in non-smart power mode after PMBus programing and power reboot. It can be configured for dualoutput or 2-phase operation. It is also stackable up to 4 phases to support load current as high as 120 A. Interleaved phase shift for 2-. 3-, or 4-phases reduce the input and output ripples therefore reducing input and output capacitance.

The wide input voltage range can support 5-V and 12-V intermediate supply buses. The 0.5% reference voltage satisfies the need of precision voltage to the modern ASICs.

Using the PMBus standard, the TPS40428 device can program reference voltage, fault limit, UVLO threshold, soft-start time and turn-on and turn-off delay.

In addition, the device implements an accurate measurement system to monitor the output voltages, currents and temperatures for individual channels.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS40428	RHA (40)	6.00 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application (Dual Output)






Table of Contents


1	Features 1	7.4 Device Functional Modes	23
2	Applications 1	7.5 Programming	24
3	Description 1	7.6 Register Maps	29
4	Revision History2	8 Applications and Implementation	71
5	Pin Configuration and Functions	8.1 Application Information	71
6	Specifications4	8.2 Typical Application	71
U	6.1 Absolute Maximum Ratings	9 Power Supply Recommendations	80
	6.2 Handling Ratings	10 Layout	80
	6.3 Recommended Operating Conditions	10.1 Layout Guidelines	
	6.4 Thermal Information	10.2 Layout Example	81
	6.5 Electrical Characteristics 5	11 Device and Documentation Support	82
	6.6 Typical Characteristics	11.1 Development Support	
7	Detailed Description	11.2 Trademarks	83
•	7.1 Overview	11.3 Electrostatic Discharge Caution	83
	7.2 Functional Block Diagram	11.4 Glossary	
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	84

4 Revision History

Changes from Original (MAY 2014) to Revision A	Page
Updated Pin Functions table	3
Updated notes and conditions in Electrical Characteristics table. No updates to specifications	
Added clarity to Table 4	26
Added clarity to Table 5	27
Added clarity to Table 6	29
Updated (E0h) MFR_SPECIFIC_16 (COMM_EEPROM_SPARE) section	



5 Pin Configuration and Functions



Pin Functions

PIN					
NAME	NO.	1/0	DESCRIPTION		
ADDR1	11	I	High order address pin for PMBus device. Connect a resistor to AGND (see Table 3).		
ADDR0	12	I	Low order address pin for PMBus device. Connect a resistor to AGND (see Table 3).		
AGND	8	_	Analog ground pin, used for analog signal. Connect to thermal pad directly.		
AVSCLK	10	I	AVS clock		
AVSDATA	9	I	AVS data		
BP3	26	0	3.3-V bias power for logic. A low-ESR ceramic capacitor with a value of 0.33 μ F or greater should be connected closely from this pin or to AGND. The maximum suggested capacitor value is 10 μ F.		
BP5	25	0	but bypass for the internal regulator. A low-ESR ceramic capacitor of 1 μ F or greater should be sected closely from this pin to PGND pin. The maximum suggested capacitor value is 10 μ F.		
CNTL1	3	I	Logic level input which starts or stops channel 1. An internal 6- μ A current source pulls V_{CNTL1} up to V_{BP5} when the pin is floating.		
CNTL2	4	ı	Logic level input which starts or stops channel 2. An internal 6- μ A current source pulls V_{CNTL2} up to V_{BP5} when the pin is floating.		
COMP1	36	0	Output of the error amplifier 1 and connection node for loop feedback components		
COMP2	15	0	Output of the error amplifier 2 and connection node for loop feedback components		
CS1N	33	I	Negative pin of current sense amplifier for channel 1. An internal, $4-k\Omega$ resistor pulls CS1N to 1.24 V during smart power mode operation to provide a bias voltage required by smart power stage.		
CS1P	32	I	Positive pin of current sense amplifier for channel 1		
CS2N	18	ı	Negative pin of current sense amplifier for channel 2. An internal, $4-k\Omega$ resistor pulls CS2N to 1.24 V during smart power mode operation to provide a bias voltage required by smart power stage.		
CS2P	19	I	Positive pin of current sense amplifier for channel 2		
DIFFO1	39	0	Remote Sense Amplifier Output for channel 1		
FB1	35	I	Inverting input to the error amplifier 1. In normal operation, the voltage on this pin is equal to the internal reference voltage. Connect the FB1 pin to the BP5 pin to set the channel as slave channel.		



Pin Functions (continued)

PIN			,
NAME	NAME NO.		DESCRIPTION
FB2	16	ı	Inverting input to the error amplifier 2. In normal operation, the voltage on this pin is equal to the internal reference voltage. Connect the FB2 pin to the BP5 pin to set the channel as slave channel.
FLT1	34	I/O	Fault signal of channel 1. An internal 100-kΩ resistor pulls FLT1 to BP3.
FLT2	17	I/O	Fault signal of channel 2. An internal 100-kΩ resistor pulls FLT2 to BP3.
GSNS1	38	ı	Negative pin of Voltage Sense Signal for channel 1
GSNS2	13	ı	Negative pin of Voltage Sense Signal for channel 2
ISH1	30	ı	Current sharing signal of channel 1 for multi-phase mode
ISH2	21	ı	Current sharing signal of channel 2 for multi-phase mode
PG1	29	0	Open drain power good indicator for channel 1 output voltage. This pin is pulled to ground internally in slave channel.
PG2	22	0	Open drain power good indicator for channel 2 output voltage. This pin is pulled to ground internally in slave channel.
PGND	27	_	Power GND, used for BP5 bypass capacitor. Connect to thermal pad directly.
PHSET	2	I/O	Phase set for multiphase mode
PMBCLK	7	ı	PMBus clock pin
PMBDATA	6	I/O	PMBus data pin
PWM1	28	0	PWM signal for channel 1
PWM2	23	0	PWM signal for channel 2
RT	40	ı	Connecting a resistor from this pin to AGND sets the oscillator frequency
SMBALERT	5	0	PMBus alert pin.
SYNC	1	I/O	This is the synchronization pin for use with the external clock. The frequency of external SYNC signal must be 4 times of desired switching frequency during 1-, 2-, or 4- phases, and must be 3 times the desired switching frequency during 3-phase configuration.
TSNS1	31	ı	External temperature sense signal input for channel 1
TSNS2	20	ı	External temperature sense signal input for channel 2
VDD	24	I	Power input to the controller. A low-ESR ceramic capacitor with a value of 1-µF or greater should be connected closely from this pin to AGND.
VSNS1	37	ı	Positive pin of voltage sense signal for channel 1
VSNS2	14	1	Positive pin of voltage sense signal for channel 2

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	TINU
Input voltage range	VDD	-0.3	22	
	CS1N, CS1P, CS2N, CS2P, GSNS1, GSNS2, ISH1, ISH2, PHSET, PMBDATA, PMBCLK, SMBALERT, SYNC, VSNS1, VSNS2	-0.3	5.5	V
	AVSDATA, AVSCLK, TSNS1, TSNS2	-0.3	3.6	
	CNTL1, CNTL2, FB1, FB2	-0.3	7	
Output valtage range	ADDR0, ADDR1, RT, BP3	-0.3	3.6	٧
Output voltage range	BP5, COMP1, COMP2, DIFFO1, FLT1, FLT2, PG1, PG2, PWM1, PWM2	-0.3	7	V
Operating junction tem	perature, T _J	-40	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		-55	155	°C
.,	ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2	2	1.37
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-1.5	1.5	kV

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{DD}	Input operating voltage	4.5	20	V
TJ	Operating junction temperature	-40	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS40428	LIMIT
	THERMAL METRIC**	QFN (40 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	27.8	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	17.2	
θ_{JB}	Junction-to-board thermal resistance	4.8	°C/W
$R_{\psi JT}$	Junction-to-top characterization parameter	0.2	*C/VV
$R_{\psi JB}$	Junction-to-board characterization parameter	4.8	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	1.2	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{VDD} = 12 \text{ V}$, R_{RT} valued to produce a switching frequency (f_{SW}) of 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPP	PLY					
V _{VDD}	Input supply voltage range		4.5		20	V
I _{VDD}	Input operating current	Switching, no driver load, smart-power mode		17.3		mA
		Not switching, smart-power mode		15.9		
UVLO						
V _{IN(on)}	Input turn-on voltage ⁽¹⁾	Default settings	4	4.25	4.5	V
V _{IN(off)}	Input turn-off voltage ⁽¹⁾	Default settings	3.8	4	4.2	V
V _{INON(rng)}	Programmable range for turn on voltage		4.25		16	V
V _{INOFF(rng)}	Programmable range for turn off voltage		4		15.75	V
ERROR AME	LIFIER					
V _{FB}	Feedback pin voltage	-40°C ≤ T _J ≤ 125°C	597	600	603	mV
A _{OL}	Open-loop gain (2)		80			dB
G _{BWP}	Gain bandwidth product ⁽²⁾		50			MHz
I _{FB}	FB pin bias current (out of pin)	V _{FB} = 0.6 V			100	nA
I _{FB}	Sourcing	$V_{FB} = 0 V$	1			mΛ
ICOMP	Sinking	$V_{FB} = 1 V$	1			mA

⁽¹⁾ Hysteresis of at least 150 mV is specified by design.

⁽²⁾ Specified by design. Not production tested.



 $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{VDD} = 12 \text{ V}$, R_{RT} valued to produce a switching frequency (f_{SW}) of 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BP5 REGULA	ATOR					
	Output voltage	I _{BP5} = 10 mA	4.5	5	5.5	V
V_{BP5}	Dropout voltage	$V_{VIN} - V_{BP5}, V_{VDD} = 4.5 \text{ V},$ $I_{BP5} = 25 \text{ mA}$			400	mV
I _{BP5}	Output current	V _{VDD} = 12 V	40			mA
V _{BP5UV}	Regulator UVLO voltage (3)		3.3	3.55	3.8	V
V _{BP5UV(hyst)}	Regulator UVLO voltage hysteresis (3)			300		mV
BP3 REGULA	ATOR		·			
V _{BP3}	Output voltage	V _{VDD} = 4.5 V, I _{BP3} ≤ 5 mA	3.1	3.3	3.5	V
OSCILLATOR	R AND RAMP GENERATOR	·				
	Adjustment range (3)		200		1500	kHz
,	Switching frequency ⁽⁴⁾	$R_{RT} = 100 \text{ k}\Omega$	180	200	220	
$f_{\sf SW}$	Switching frequency ⁽⁴⁾	$R_{RT} = 40 \text{ k}\Omega$	450	500	550	kHz
	Switching frequency ⁽⁴⁾	$R_{RT} = 13 \text{ k}\Omega$	1230	1370	1500	
V_{RAMP}	Ramp amplitude (peak-to-peak)			V _{VDD} /10		V
V_{VAL}	Valley voltage			1.22		V
SYNCHRONIZ	ZATION	'				
V _{SYNCH}	SYNC high-level threshold ⁽⁵⁾		2			V
V _{SYNCL}	SYNC low-level threshold ⁽⁵⁾				0.8	V
t _{SYNC}	Minimum SYNC pulse width (3)				100	ns
$f_{\sf SYNC}$	Maximum PWM frequency for SYNC ⁽³⁾		1500			
	Minimum PWM frequency for SYNC (3)				200	kHz
J SYNC	SYNC frequency range (increase from nominal oscillator frequency) ⁽³⁾		-20%		20%	
PWM						
V _{OH(pwm)}	PWM high-level output voltage	I _{LOAD} = 500 μA	4.5			V
V _{OL(pwm)}	PWM low-level output voltage	I _{LOAD} = 500 μA			0.5	V
t _{OFF(min)}	Minimum off-time			100		ns
t _{ON(min)}	Minimum pulse			90		ns
SOFT-START	•	'	<u>.</u>		,	
	Soft-start time ⁽⁶⁾	Factory default settings		2.7		ms
t _{SS}	Programmable range ⁽³⁾		0.6		9	ms
	Accuracy over range ⁽³⁾		-15%		5.5 400 3.8 3.5 1500 220 550 1500 0.8 100 200 20%	
t _{ON(dly)}	Turn-on delay time (3)	Factory default settings		0		ms
t _{OFF(dly)}	Turn-off delay time (3)	Factory default settings		0		ms
	NSE AMPLIFIER		*			
BW	Closed-loop bandwidth ⁽³⁾		2			MHz
V _{DIFFO(max)}	Maximum DIFFO output voltage				4.7	V
	Error voltage from DIFFO1 to (V _{SNS1} -	(V _{SNS1} - G _{SNS1}) = 1.0 V	-6		6	mV
V _{DIFFO(err)}	G _{SNS1})	$(V_{SNS1} - G_{SNS1}) = 3.6 \text{ V}$	-19		19	
	Sourcing		1			
I _{DIFFO}	Sinking		1			mA

Specified by design. Not production tested.

Apply to 1-,2- or 4-phase operation. For 3-phase operation, the switching frequency is 33% higher than the value in the table. The external SYNC pin signal must be a square waveform with 50% duty cycle.

The soft-start time is the time that the internal reference voltage rises from 0 V to 600 mV.



 $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{VDD} = 12$ V, R_{RT} valued to produce a switching frequency (f_{SW}) of 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT SE	ENSING AMPLIFIER					
		(V _{CSxP} – V _{CSxN}), non-smart power mode	0		60	
$V_{CS(mg)}$	Differential input voltage linear range	$(V_{CSXP} - V_{CSXN})$, smart power mode	0		600	mV
V _{CS(cmr)}	Input common-mode range	Non-smart power mode	0		3.6	V
	Input common-mode voltage	Smart power mode	0	1.24	5.0	V
V _{CS(cm)}	input common-mode voltage	CHx_CSGAIN_SEL= 20 V/V ⁽⁷⁾ , non-smart		1.24		v
A _{CS}	Current sensing gain	power mode		10		V/V
		CHx_CSGAIN_SEL= 20 V/V ⁽⁷⁾ , smart power mode		1		
f _{co}	Closed loop bandwidth (8)			0.66		MHz
V _{CS(chch)}	Amplifier output difference between two channels (9)	I_{PHASE} = 20 A, IOUT_CAL_GAIN = 0.503 $m\Omega$	-6%		6%	
CURRENT LI	MIT					
t _{OFF(oc)}	Off-time between restart attempts	Hiccup mode		7 × t _{SS}		ms
()	Output peak current overcurrent fault	Factory default settings		40		
I _{OC(flt)}	threshold	Programmable range	3		50	Α
	Output peak current overcurrent warning	Factory default settings		37		
I _{OC(warn)}	threshold	Programmable range	2		49	Α
	Output peak current overcurrent fault accuracy	I_{OUT} = 40 A, IOUT_CAL_GAIN = 0.503 m Ω	-10%		10%	
I _{OC(acc)}	Output peak current overcurrent warning accuracy	$I_{OUT} = 37 \text{ A, } IOUT_CAL_GAIN = 0.503 \text{ m}\Omega$	-10%		10%	
PGOOD	-				L	
V _{FBPGH}	FB PGOOD high threshold	Factory default settings		642		mV
V _{FBPGL}	FB PGOOD low threshold	Factory default settings		558		mV
V _{PG(acc)}	PGOOD accuracy over range	, ,	-4%		4%	
V _{pg(hyst)}	FB PGOOD hysteresis voltage		15	28	45	mV
R _{PGOOD}	PGOOD pull-down resistance	V _{FB} = 0 V, I _{PGOOD} = 5 mA		50		Ω
I _{PGOOD(Ik)}	PGOOD pin leakage current	V _{FB} = 600 mV, V _{PGOOD} = 5 V			20	μA
t _{PGDELAY}	PGOOD delay time after soft-start sequence is complete	Factory default settings		2		ms
OUTPUT OVE	ERVOLTAGE/UNDERVOLTAGE					
V _{FBOV}	FB pin over voltage threshold	Factory default settings		700		mV
V _{FBUV}	FB pin under voltage threshold	Factory default settings		528		mV
	FB UV/OV accuracy over range	r actory default settings	-4%	320	4%	1117
V _{UVOV(acc)}	TAGE TRIMMING AND MARGINING		-470		470	
	Resolution of FB steps with trim and margin			2		mV
V _{FBTM(step)}		After soft-start time				
V _{FBTM(max)}	Transition time per trim or margin step Maximum FB voltage with trim or margin	After soft-start time		30 660		μs mV
V _{FBTM(min)}	only Minimum FB voltage with trim or margin			480		mV
	only FB voltage range with trim and margin		400	150	660	
V _{FBTM(rng)}	combined		420		660	mV
V_{FBMH}	Margin high FB pin voltage	Factory default settings		660		mV
V_{FBML}	Margin low FB pin voltage	Factory default settings		540		mV
OUTPUT VOL	TAGE AT AVS MODE					
V _{FBAVS(step)}	Resolution of FB steps at AVS mode			2		mV
V _{FBAVS(max)}	Maximum FB voltage at AVS mode			1.5		V
V _{FBAVS(min)}	Minimum FB voltage at AVS mode			500		mV

- (7) Refer to PMBus command MFR_SPECIFIC_21 (OPTIONS) (E5h) section.
- (8) Specified by design. Not production tested.
- (9) Performance verified under application conditions.



 $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{VDD} = 12 \text{ V}$, R_{RT} valued to produce a switching frequency (f_{SW}) of 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
AVS INTERF		1201 00110110110	141114	TTT IN/AA	01111
V _{VIO}	ASIC I/O voltage ⁽¹⁰⁾		1.8	2.5	V
VIO	·	V _{VIO} = 2.5 V	1.75	2.3	V
V _{IH(avs)}	High-level input voltage, AVSCLK, AVSDATA	V _{VIO} = 2.5 V V _{VIO} = 1.8 V			V
		110	1.20	0.75	
V _{IL(avs)}	Low-level input voltage, AVSCLK, AVSDATA	V _{VIO} = 2.5 V	1.26 0.75 0.54 -50 50 -50 50 10 30 0.5 3.6 -0.8% 0.8% 0 -640 640 2.1 0.8 -10 -10 10 -10 10 -10 10 4 11 10 400 1.3	V	
		V _{VIO} = 1.8 V		0.54	
I _{IH(avs)}	High-level input current, AVSCLK, AVSDATA ⁽¹⁰⁾		-50	50	μA
$I_{\rm IL(avs)}$	Low-level input current, AVSCLK, AVSDATA (10)		-50	50	μA
f _{AVS}	AVS clock frequency range		10	30	MHz
MEASUREME	NT SYSTEM				
M _{VOUT(rng)}	V _{OUT} measurement range		0.5	3.6	V
M _{VOUT(acc)}	V _{OUT} measurement accuracy ⁽¹¹⁾	$V_{OUT} = 1 \text{ V}, 0^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	-0.8%	0.8%	
M _{IOUT(rng)}	I _{OUT} measurement range ⁽¹²⁾				Α
M _{IOUT(acc)}	I _{OUT} measurement accuracy ⁽¹¹⁾	$I_{OUT} \ge 20 \text{ A, } IOUT_CAL_GAIN = 0.503 \text{ m}\Omega, \\ 0^{\circ}C \le T_{J} \le 125^{\circ}C, \text{ smart power mode}$	-640		mA
PMBus INTER	RFACE ⁽¹³⁾				
V _{IH}	High-level input voltage, CLK, DATA, CNTL		2.1		
V _{IL}	Low-level input voltage, CLK, DATA, CNTL			0.8	V
I _{IH}	High-level input current, CLK, DATA, CNTL	Pin voltage = 3.3 V	-10		
	Low-level input current, CLK, DATA, CNTL	Pin voltage = 0 V			μA
V _{OL}	Low-level output voltage, DATA, SMBALRT	I _{OUT} = 4 mA			V
I _{OH}	High-level output open drain leakage current, DATA, SMBALRT	$V_{OUT} = V_{BP5}$	0		μA
I _{OL}	Low-level output open drain current, DATA, SMBALRT		4		mA
C _{OUT}	Pin capacitance, CLK, DATA ⁽¹⁰⁾			1	pF
	PMBus operating frequency range	Slave mode	10		kHz
f _{PMB}	Bus free time between START and STOP ⁽¹⁰⁾	Slave mode		400	KIIZ
t _{HD:STA}	Hold time after repeated START ⁽¹⁰⁾				μs
t _{SU:STA}	Repeated START set-up time ⁽¹⁰⁾				_
t _{SU:STO}	STOP setup time (10)				
t _{HD:DAT}	Data hold time (10)	Receive mode			
110.0711		Transmit mode	300		ns
t _{SU:DAT}	Data setup time ⁽¹⁰⁾		100		
t _{TIMEOUT}	Error signal/detect ⁽¹⁰⁾		25	35	ms
t _{LOW:MEXT}	Cumulative clock low master extend time ⁽¹⁰⁾			10	ms
t _{LOW:SEXT}	Cumulative clock low slave extend time ⁽¹⁰⁾			25	ms
t _{LOW}	Clock low time ⁽¹⁰⁾		1.3		μs
t _{HIGH}	Clock high time (10)		0.6		μs
t _{FALL}	CLK/DATA fall time ⁽¹⁰⁾			300	
t _{RISE}	CLK/DATA rise time ⁽¹⁰⁾			300	ns
t _{RETENTION}	Retention of configuration parameters (10)	T _J = 25°C	100		Year

- (10) Specified by design. Not production tested.

- (11) Performance verified under application conditions.
 (12) The actual measurement range is limited by IOUT_CAL_GAIN command. See the IOUT_CAL_GAIN (38h) section.
 (13) The device supports both 100-kHz and 400-kHz bus speeds. The PMBus timing parameters in this table is for operation at 400 kHz. If the PMBus operating frequency is 100 kHz, refer to SMBus specification for timing parameters.



 $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{VDD} = 12 \text{ V}$, R_{RT} valued to produce a switching frequency (f_{SW}) of 500 kHz, all parameters at zero power dissipation (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PMBus ADD	RESSING					
I _{ADD}	Address pin bias current		8.775	9.75	10.725	μΑ
INITIALIZAT	ION TIME					
t _{iNI}	Initialization time after BP3 voltage is ready ⁽¹⁴⁾			1		ms
TEMPERATI	JRE SENSE AND THERMAL SHUTDOWN				'	
T _{SD}	Junction shutdown temperature ⁽¹⁴⁾			160		
T _{HYST}	Thermal shutdown hysteresis (14)			20		°C
I _{TSNS(ratio)}	Ratio of bias current flowing out of TSNS pin, state 2 to state 1	Non-smart power mode	9.7	10	10.3	
I _{TSNS(1)}	State 1 current out of TSNS pin	Non-smart power mode		10		μΑ
I _{TSNS(2)}	State 2 current out of TSNS pin	Non-smart power mode		100		μΑ
T _{SNS(acc)}	External temperature sense accuracy ⁽¹⁵⁾	-40°C ≤ T _{SNS} ≤ 125°C, Non-smart power mode	-4.5		4.5	°C
0.10(000)		-40°C ≤ T _{SNS} ≤ 125°C, Smart power mode	-3		3	
-	Overtemperature fault limit ⁽¹⁴⁾	Factory default settings		145		°C
$T_{OT(flt)}$	OT fault limit range ⁽¹⁴⁾		120		165	30
-	Overtemperature warning limit ⁽¹⁴⁾	Factory default settings	125			90
T _{OT(warn)}	OT warning limit range ⁽¹⁴⁾		100		140	°C
T _{OT(step)}	OT fault/warning step			1		°C
T _{OT(hys)}	OT fault/warning hysteresis (14)			20		°C

⁽¹⁴⁾ Specified by design. Not production tested.

⁽¹⁵⁾ Performance verified under application conditions.

TEXAS INSTRUMENTS

6.6 Typical Characteristics



Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



Typical Characteristics (continued)




Figure 9. Timing Resistance vs Switching Frequency



7 Detailed Description

7.1 Overview


The TPS40428 device is a PMBus synchronous buck driverless controller. It can be configured as a dual-output or single output two phase. It is also stackable up to 4 phases to support load current as high as 120 A. Interleaved phase shift for 2-, 3-, or 4-phase operation reduces the input and output ripples therefore reducing input and output capacitance.

When operating in dual-output mode, the device implements voltage mode control with input feed-forward architecture. With this architecture, the benefits are less noise sensitivity, no control instability issues for small DCR applications, and a smaller minimum controllable on-time, often desired for high conversion ratio applications. In multi-phase mode, the device implements a current-sharing loop to ensure a balance of current between phases.

The wide input voltage range supports 5-V and 12-V intermediate buses. The 0.5% reference voltage satisfies the need for precision voltage required by modern ASICs. PMBus functionality allows the TPS40428 device to program margining function, reference voltage, fault limit, UVLO threshold, soft-start time and turn-on delay time and turn-off delay time. In addition, an accurate measurement system monitors the output voltages, currents and temperatures for individual channels.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Asynchronous Pulse Injection (API)

The TPS40428 device implements a TI proprietary control scheme to achieve fast transient response. This scheme has the following key features:

- Voltage mode with API (asynchronous pulse injection) technology
- Fast transient response to reduce output capacitance

Figure 10 shows the control loop with API technology. The control scheme continuously senses the voltage on the COMP pin to determine a transient event that could require a sudden increase in duty-cycle. Upon detecting such an event, additional pulses are asynchronously injected in the PWM stream to quickly respond to the transient and arrest any undershoot in the output voltage.

During load step-up, the deviation of the COMP pin voltage must be above the API comparator threshold to trigger API. Refer to the MFR SPECIFIC 32 (API OPTIONS) (F0h) section for more information.

The API response can be delayed by compensation, parasitic impedance between the output inductor and the voltage sense point. If the delay is large, the asynchronous PWM might inject too much energy and result in overshoot during load step-up. In this case, it is imperative to optimize the compensation and reduce the parasitic impedance. If these efforts cannot reduce the overshoot to an acceptable level, disable the API function.




Figure 10. Asynchronous Pulse Injection (API) Block Diagram

7.3.2 Adaptive Voltage Scaling (AVS)

AVS provides output voltage scaling. AVSBus is a 2-wire communication link that enables bi-directional communication between one ASIC and one or more slave devices for controlling voltage scaling. The two wires required for communication are AVS_Clock and AVS_Data. The AVSBus interface could be used exclusively once PMBus has configured the device properly. The AVS commands can select channel 1 or channel 2 of slave device.

AVSBus is scalable for use with multiple slave devices, and allows for independent control of multiple rails within each slave. This scalability is achieved without sacrificing response time for simpler designs with a single slave, by means of configuration settings.

NOTE

PMBus commands are required to:

- · configure the device to AVS mode
- set AVS address for the device
- set transition slew rate of output voltage



Feature Description (continued)

7.3.3 Switching Frequency and Synchronization

A resistor from the RT pin to AGNG sets the switching frequency (f_{SW}). The R_{RT} resistor value is calculated in Equation 1 for switching frequencies below 800 kHz. For switching frequencies above 800 kHz, refer to Table 1 for R_{RT} resistor values.

$$R_{RT} = \frac{20 \times 10^9}{f_{SW}}$$

where

• R_{RT} is the resistor from the RT pin to AGND, in Ω

•
$$f_{SW}$$
 is the desired switching frequency, in Hz (1)

The switching frequency during 3-phase operation is 1.33 times of that at 1-, 2-, or 4-phase operation with the same RT resistor value. Use Equation 2 to calculate the RT resistor value for 3-phase operation.

$$R_{RT} = \frac{26.67 \times 10^9}{f_{SW}}$$

where

- R_{RT} is the resistor from the RT pin to AGND, in Ω
- f_{SW} is the desired switching frequency, in Hz

frequency, in Hz (2)

TIMING RESISTANCE R _{RT} (kΩ)	SWITCHING FREQUENCY $f_{\rm SW}$ (kHz)
11	1520
11.8	1450
12.4	1400
13	1370
15	1208
20	948
24.9	776

The accuracy of the frequency setting is ±10%. For 3-phase and 4-phase applications, the RT resistors should be identical for both the controllers. In 3-phase and 4-phase applications, the device achieves clock and phase synchronization between the two controllers by connecting the SYNC pins and PHSET pins of the master controller to the corresponding pins on the slave controller. Phase configuration indicating number of phases is set according to the PMBus manufacturer specific command MFR_SPECIFIC_22 (E6h).

The switching frequency can be synchronized by an external clock on the SYNC pin. The frequency of the SYNC signal must be 4 times the switching frequency during 1-, 2-, or 4-phase operation, and must be 3 times the switching frequency during 3-phase operation. The SYNC signal must be a square waveform with 50% duty cycle. The high-level threshold must be above 2 V, and the low-level threshold must be below 0.8 V. The change on SYNC and PHSET setting occurs only after a power re-cycle.

7.3.4 Voltage Reference

The 600-mV bandgap cell is internally connected to the non-inverting input of the error amplifier. The reference voltage is 600 mV with ±0.5% between -40°C and 125°C.

7.3.5 Output Voltage and Remote Sensing Amplifier

Setting the output voltage is very similar to that of a traditional analog controller using a voltage divider from the output to the feedback (FB) pin. The output voltage must be divided to the nominal reference voltage of 600 mV. Figure 11 shows the typical connections for the controller. The voltage at the load is sensed using the unity gain differential voltage sense amplifier. This type of sensing provides better load regulation (see electrical specifications for the maximum output voltage of the differential sense amplifier).

(3)



To prevent output voltage out of regulation, ensure the maximum allowed DIFFO1 voltage ($V_{BP5}-0.2~V$) is larger than actual output voltage at any time including when BP5 ramps down. For output voltages above the DIFFO1 pin specification, connect the output voltage directly to the junction of R1 and C1, leave DIFFO1 open and do not connect the VSNS1 pin to the output voltage. If the design includes a resistor divider before the remote sensing amplifier, the output voltage readout on PMBus is equal to the voltage between VSNS1 and GSNS1.




Figure 11. Setting the Output Voltage

$$R2 = V_{FB} \frac{R1}{(V_{OUT} - V_{FB})}$$

where

- V_{FB} is the feedback voltage
- V_{OUT} is the desired output voltage
- R1 and R2 are in the same units

DESIGN NOTE

There is no DIFFO2 pin. In dual-output mode, VSNS2 and GSNS2 are connected to the load for channel 2 and the DIFFO2 signal is used internally for voltage monitoring. Connect the output directly to the junction of R1 and C1 for channel 2 to set the output voltage and for feedback.

The feedback voltage can be changed –30% to 10% from the nominal 600 mV using PMBus commands. The output voltage can vary by the same percentage.

7.3.6 Current Sensing and Temperature Sensing Modes

The TPS40428 device can operate in two operating modes as far as the current and temperature sensing methods are concerned. The device operates at smart power mode in factory default setting, and it can also operate at non-smart power mode after PMBus programing and power reboot. Refer to the *MFR_SPECIFIC_21* (*OPTIONS*) (*E5h*) section for more information.

Consider using the TPS40425 device if non smart-power mode in factory default is preferred in an application. Refer to the TPS40425 datasheet (SLUSBO6) for more information.



During smart power operation, an internal 4-k Ω resistor pulls the CSxN pin of the TPS40428 device to 1.24 V once VDD voltage is applied. When a board is configured to operate using non smart-power mode, but the TPS40428 device configured for smart power mode is used, the CSxN voltage charges the output capacitor to 1.24 V because the CSxN pin is connected to output for DCR sensing. This problem can avoid in two ways, either:

- the TPS40428 must be reprogrammed to non smart-power mode before it is assembled on the board, or
- the application must include a small-value (on the order of 100 Ω) resistor between output and ground such
 that a very small portion of the CSxN pin voltage is applied on output

7.3.6.1 Non Smart-Power Operation

Current sensing is based on inductor DCR (direct current resistance) sensing or a separate current sense resistor. Temperature sensing is based on the Δ Vbe measurement of an external diode (x3904). This mode can be used with standard power-stages, such as the CSD95372A.

If inductor DCR is used for current sensing, the TPS40428 device compensates for the temperature variation of DCR value by using the temperature sensed at the external sensor for that channel. The temperature-compensated DCR value is used both for reporting inductor current over PMBus and for overcurrent fault and warning functions.

If a sense resistor is used for current sensing and the temperature variation of resistor value is very small, the temperature compensation in the TPS40428 device can be disabled.

7.3.6.2 Smart-Power Operation.

The current sensing function in the TPS40428 device is based on sensed voltage reported by the smart power-stage (at 5 mV/A). No temperature compensation is needed on the controller side. Temperature sensing is based on the voltage reported by the smart power-stage (at 8 mV/°C + 400 mV offset). This mode can be used with the smart power-stage (CSD95378B). During smart-power mode operation, an internal 10-x factor is applied to the current readout, therefore the IOUT_CAL_GAIN command must be set to 0.5 m Ω instead of 5 m Ω .

NOTE

Both channels of the TPS40428 device need to operate in the same operating mode (either non smart-power or smart-power) at all times. The factory default setting is smart-power mode. An operation mode change occurs only after a power re-cycle.

7.3.7 Current Sensing

During non smart-power operation and while the controller uses inductor DCR for current sensing as shown in Figure 12, a filter must be used to remove the large AC component of voltage across the inductor and leave only the component of the voltage that appears across the resistance of the inductor. The values of R5 and C4 for the ideal case can be found using Equation 4. The time constant of the R-C filter should be equal to or greater than the time constant of the inductor. If the time constants are equal, the voltage appearing across C4 is the current in the inductor multiplied the inductor resistance. The voltage across C4 perfectly reflects the inductor ripple current in this case and there is no reason to have a shorter R-C time constant.

Extending the R-C filter time constant beyond the inductor time constant lowers the AC ripple component of voltage present at the current sense pins of the TPS40428 device but allows the correct DC current information to remain intact. This extension also delays slightly the response to an overcurrent event, but reduces noise in the system leading to cleaner overcurrent performance and current reporting data over the PMBus. The extension of R-C filter time slightly affects control loop during multi-phase operation, because the current information is applied to the loop to achieve current balance between the phases.

In all cases, C4 should be placed as close to current sense pins as possible to help avoid problems with noise and a decoupling capacitor connected to the CSNx pin is suggested.

$$R_5 \times C_4 \ge (\frac{L}{R_{DCR}})$$

where

• R5 and R_{DCR} are in Ω



- C4 is in F (C4 is suggested to be larger than 220 nF)
- L is in H (4)

When a sensing resistor performs the current sensing, an R-C-R filter as shown in Figure 13 is recommended to filter noise.




Figure 12. Current Sensing Using DCR

Figure 13. Current Sensing Using Sense Resistor

NOTE

The programming range of current sense element resistance is between 0.244 m Ω and 7.747 m Ω . The IOUT_CAL_GAIN command sets the value of the current sense element resistance. The maximum difference between CSP and CSN is limited to 60 mV by the current-sharing and current-limit circuit. However, under some conditions, the current-monitoring circuit has tighter limits, as follows:

- For sense element resistance between 0.244 m Ω and 0.5795 m Ω , the maximum differential voltage is 24 mV
- For sense element resistance between 0.5795 m Ω and 1.1285 m Ω , the maximum differential voltage is 40 mV
- For sense element resistance higher than 1.1285 m Ω , the maximum differential voltage is 60 mV

During smart-power operation current sense as Figure 14 shows, the design requires local bypass capacitors for the CSxN pin of the TPS40428 device and the REFIN pin of the smart power stage to avoid noise problems. The recommended value of C6 is 100 nF. Refer to the datasheet of the smart power stage for a C7 value. The two current signal traces must be routed as a differential pair on quiet area.




Figure 14. Current Sensing using Smart-Power Stage



NOTE

During smart-power mode operation, the IOUT_CAL_GAIN must be set to 0.5 mΩ.

7.3.8 Temperature Sensing

As shown in Figure 15, the non smart-power operation is selected and ΔV be measurement of external diode (x3904) is used for temperature sensing. The external diode must be placed close to the inductor if the inductor DCR is used for current sensing, so that the current readout can be more accurate with temperature compensation. It is recommended to place a 1-nF capacitor between the TSNS pin and AGND, and another 1-nF bypass capacitor for the transistor. A separate AGND trace is recommended for the TSNS signal. Route the TSNS trace and the AGND trace as a differential pair.

For temperature sensing using a smart-power stage as shown in Figure 16, the smart-power operation is selected for temperature sensing. Local bypass capacitors are recommended for the TSNS pin of the TPS40428 device and the TAO pin of the smart power stage. The total capacitance of the two bypass capacitors should not exceed 1 nF. The recommended value for both C10 and C11 is 470 pF.

In all cases, the temperature sense trace must be placed in a guiet area and be as short as possible.





Figure 15. Temperature Sensing Using External Diode

Figure 16. Temperature Sensing Using Smart-Power Stage

7.3.9 Current Sharing

When the device operates in multi-phase mode, a current sharing loop as shown in Figure 17 maintains the current balance between phases. All phases share the same comparator voltage (V_{COMP}). The sensed current in each phase is compared first in a current share block, then to an error current and fed into COMP. The resulting error voltage is compared with the voltage ramp to generate the PWM pulse.





NOTE: All the current sharing components are integrated in the device.

Figure 17. Current Sharing

7.3.10 Linear Regulators

The TPS40428 device has two on-board linear regulators that provide suitable power for the internal circuitry of the device. These pins, BP3 and BP5 must be properly bypassed to function properly. The BP3 pin requires a minimum capacitance of 0.33 μ F connected to AGND and the BP5 pin should have approximately 1 μ F of capacitance connected to PGND. The bypass capacitors for VDD, BP5 and BP3 pins need to be placed as close to the device as possible.

7.3.11 Power Sequence Between TPS40428 Device and Power Stage

Before soft-start operation begins to generate a PWM signal, the VDD voltage for power stage must be prepared. Refer to the power stage datasheet for VDD value. Without preparation, the TPS40428 device outputs the PWM signal at maximum duty cycle, because the power stage is not working and output voltage is not regulated.

The VDD voltage for power stage must remain above its threshold until the TPS40428 device is turned off.

7.3.12 PWM Signal

The PWM signal has three voltage levels:

- High level to turn on only the high-side MOSFET
- · Level level to turn on only the low-side MOSFET
- Tri-state level to turn off both high-side and low-side MOSFETs.

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



The PWM pin is open during tri-state, the tri-state level is determined by the resistor-divider network in the power stage or power block. During the transition from any other level to tri-state level, the PWM drivers of the TPS40428 device actively drive the PWM pins to 1.6 V and remain at that level for approximately 20 ns. The PWM pins are then released to allow them return to the voltage level established by the resistor-divider network in the power stage or power block.

7.3.13 Startup and Shutdown

The start-up and shutdown function of the device is controlled by an operation command, control pin or input voltage. Figure 18 shows the TPS40428 device is controlled by both operation command and control pin. A turn-on delay and turn-off delay can be added via PMBus commands.

NOTE

If the device turns off due to a turn-off delay time, any attempt to turn on the device before the turn-off delay time expires should be avoided. The device is available to be turned on only after the turn-off delay time expires and the device has been turned off.

For 3-phase and 4-phase configurations, the turn-on delay of both controllers must be programmed to the same value. The same requirement is for turn-off delay.




Figure 18. Device Controlled by Both OPERATION and CONTROL

7.3.14 Pre-Biased Output Start-up

This controller supports a pre-biased, output start-up sequence. When the internal, soft-start DAC voltage reaches the FB voltage, the high-side MOSFET gradually turns on.

During soft-start operation, when the PWM pulse width is shorter than the minimum controllable on-time (t_{ON}) which is generally caused by the modulator and gate driver delays, pulse skipping may occur and the output might show slightly larger ripple voltage.

7.3.15 PGOOD Indication

The TPS40428 device monitors the voltage on FB pin to indicate whether the output voltage is in regulation or not. During the soft-start sequence, the PG pin is pulled to GND. During operation using factory default settings, after the soft-start time expires, the PG pin releases after a 2-ms delay time if the output voltage is within the PGOOD window (between PG_Low and PG_High). The 2-ms delay can be disabled using the MFR_SPECIFIC_16 register. The PG pin is pulled to ground instantly when the output voltage is below PG_Low or above PG_High.

The PG_Low and PG_High value can be set by the PMBus command MFR_SPECIFIC_07(PCT_VOUT_FAULT_PG_LIMIT).



7.3.16 Overcurrent Protection

The overcurrent protection uses a two-tier approach. Cycle-by-cycle current limit is implemented when the inductor peak current exceeds the set threshold. PMBus sets the current limit using the IOUT_OC_FAULT_LIMIT and IOUT OC WARN LIMIT commands. After a series of seven OC counts, the device turns off both high-side and low-side MOSFETs and enters hiccup mode by default. Only cycle-by-cycle current limit is applied if OC is detected during soft-start operation.

The IOUT OC FAULT RESPONSE PMBus command programs the response to an OC fault. The controller can be programmed to either shut down until power-cycle, CNTLx toggling, or to shut down and attempt restart after a delay of 7 x t_{ON RISE}. When channel 2 is configured as a slave, this command cannot be programmed. In such a case where channel 2 is a slave, the fault response setting for channel 1 is automatically applied to channel 2. For 3-phase and 4-phase configurations, both the controllers must be programmed for the appropriate fault response.

7.3.17 Output Overvoltage/Undervoltage Protection

The TPS40428 device monitors the voltage on FB pin to provide UV and OV protection. The UV threshold is proportional to the reference voltage. The OV threshold is a fixed value in factory default setting and can be a tracking value which is proportional to the reference voltage upon PMBus program.

The UV protection scheme is the same as OC protection scheme. When UV fault is triggered, both high-side and low-side MOSFETs are turned off. The IOUT_OC_FAULT_RESPONSE setting determines the controller response to UV fault. For example, if the IOUT OC FAULT RESPONSE is set to restart the controller after OC fault, then the controller is internally also programmed to restart after a UV fault. UV protection is only detected after soft-start sequence has completed

When an OV fault is triggered, the high-side MOSFET is turned off and the low-side MOSFET remains on to discharge the output. The controller keeps the low-side MOSFET on until VDD power recycle, CNTL pin or command toggling. This behavior protects the output against an overvoltage condition. When the OV threshold is a fixed value, OV protection is active at any time. When the OV threshold is proportional to the reference voltage, OV protection is enabled only after soft-start is done. When operating in multi-phase mode, only the FB pin of the master channel is detected for output voltage UV and OV fault. Output voltage related faults are not detected on any slave channels. Refer to the MFR_SPECIFIC_07 (PCT_VOUT_FAULT_PG_LIMIT) (D7h) and (E0h) MFR SPECIFIC 16 (COMM EEPROM SPARE) sections for more information.

7.3.18 Overtemperature Fault Protection

The over-temperature fault and warning thresholds are programmable for the external temperature sensors. In the case of an over-temperature fault, the detecting channel turns off both high-side and low-side MOSFETs. When the detected temperature cools to less than the turn-off hysteresis level, the channel attempts a restart. More information can be found in the OT_FAULT_LIMIT and OT_WARN_LIMIT command descriptions.

One on-chip temperature sensor monitors the device junction temperature. If the junction temperature of the device reaches the thermal shutdown limit (160°C typical), the PWM output signals are turned off. When the junction temperature cools to the required level (140°C typical), the PWM initiates soft-start as during a normal power-up cycle.

7.3.19 Input Undervoltage Lockout (UVLO)

The input UVLO turn-on and turn-off thresholds are set through PMBus using VIN ON and VIN OFF commands. These thresholds must be set for both controllers in 3-phase and 4-phase applications.

7.3.20 Fault Communication

In the case of OC, VIN_UV, VOUT_UV, or OT fault, the FLT pin for the corresponding channel is pulled low internally. In addition, if the FLT pin of any channel is pulled low externally, that channel is shut down and both high-side and low-side MOSFETs are turned off. In 3-phase and 4-phase applications, the FLT pins of all phases of a rail must be connected together. Thus, a fault on any of the phases results in all the phases of that rail to shut down. If programmed to restart after fault, the rail restarts only after each phase on the rail has released the FLT pin.



7.3.21 Fault Protection Summary

Table 2 summarizes the fault protections and associated responses.

Table 2. Fault Protections and Associated Responses

FAULT	VIN UV	ОС	VOUT UV	VOUT OV	ОТ	OTFI
FAULI		OC .	V001 0V	V001 0V	O1	OIFI
Fault description	VDD voltage is above VIN_ON then drops below VIN_OFF	The sensed current is above OC fault threshold	FB voltage is below UV threshold.	FB voltage is above OV threshold	The sensed external temperature is above the OT threshold	The on-chip temperature is above junction shutdown threshold
Monitoring signal	VDD voltage	Voltage between CSxP and CSxN	FB voltage	FB voltage	External temperature sensed by TSNSx pin	On-chip temperature
PWM	Tri-state	Tri-state	Tri-state	Low	Tri-state	Tri-state
High-side MOSFET	OFF	OFF	OFF	OFF	OFF	OFF
Low-side MOSFET	OFF	OFF	OFF	ON	OFF	OFF
Hiccup/Latch	No	Determined by IOUT_OC_FAULT _RESPONSE	Determined by IOUT_OC_FAULT _RESPONSE	Latched	Hiccup after temperature below reset threshold	Hiccup after temperature below reset threshold
Before Soft-start	Enabled	Disabled	Disabled	Enabled at Fixed OV, Disabled at Tracking OV	Enabled	Enabled
During soft-start	Enabled	Cycle-by-cycle limit	Disabled	Enabled at Fixed OV,Disabled at Tracking OV	Enabled	Enabled
After soft-start	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled

7.4 Device Functional Modes

The TPS40428 device can be configured to operate in dual-output mode or 2-phase mode. It is also stackable up to four phases. Table 3 lists the operating modes that are supported by the TPS40428 device.

Table 3. Operation Modes

OPERATION MODE	LOCATION	CHANNEL		
Dual-output Dual-output	Within a single device	CH1 = Master, CH2 = Master		
Two-phase	Within a single device	CH1 = Master, CH2 = Slave		
Thurston	Detroces too devices	IC1	CH1 = Master, CH2 = Slave2	
Three-phase	Between two devices	IC2	CH1 = Slave1, CH2 = Independent	
Formations	Detroces too devices	IC1	CH1 = Master, CH2 = Slave2	
Four-phase	Between two devices	IC2	CH1 = Slave1, CH2 = Slave3	



The TPS40428 device uses the remote sense amplifier of master channel to compensate for the parasitic offset to provide an accurate output voltage.

NOTE

In multi-phase operation, FB pins of slave channels must be tied to the BP5 pin of the particular device. The COMP pins of all channels in the same rail are tied together, and ISH pins are tied together, to ensure current sharing between channels. FLT pins are tied together to ensure all channels in the same rail shut down in case a fault occurs on any channel. Refer to Table 4 and Table 5 for detailed information. Ensure that the MFR_SPECIFIC_22 (PWM_OSC_SELECT) (E6h) command is set correctly, to ensure phase shift between phases.

In 3-phase and 4-phase operation, the SYNC pins of two devices are tied together, and PHSET pins of two devices are tied together to ensure phase shift between phases.

7.5 Programming

Figure 19 shows a typical schematic for a 2-phase application. Table 4, Table 5, and Table 6 summarize pin configurations for different applications

During the layout design, route the ISH bus, COMP bus, SYNC bus and PHSET bus as short traces to reduce parasitic inductance and capacitance.

www.ti.com

7.5.1 Multi-Phase Applications




Figure 19. Typical 2-Phase Application Schematic



Table 4. Pin Configurations for Dual Output and 2-Phase Operation

PIN NAME	DUAL OUTPUT	2-PHASE
RT	Connecting a resistor from this pin to AGND	Connecting a resistor from this pin to AGND
SYNC	Floating or connect to external clock	Floating or connect to external clock
PHSET	Floating	Floating
FB1	Inverting input to the error amplifier 1	Inverting input to the error amplifier 1
FB2	Inverting input to the error amplifier 2	Connect to BP5
COMP1	Output of the error amplifier 1	Output of the error amplifier 1, connect to COMP bus
COMP2	Output of the error amplifier 2	Connect to COMP bus
ISH1	Floating	Connect to ISH bus
ISH2	Floating	Connect to ISH bus
FLT1	Fault inductor of CH1	Connect to FLT bus
FLT2	Fault inductor of CH2	Connect to FLT bus
PG1	Power good indicator for CH1 output voltage, connect to BP5 via a pull-up resistor	Power good indicator for 2-phase output voltage, connect to BP5 via a pull-up resistor
PG2	Power good indicator for CH2 output voltage, connect to BP5 via a pull-up resistor	Floating or connect to GND
VSENS1	Positive pin of Voltage Sense Signal for CH1	Positive pin of Voltage Sense Signal for 2-phase output
GSENS1	Negative pin of Voltage Sense Signal for CH1	Negative pin of Voltage Sense Signal for 2-phase output
VSENS2	Positive pin of Voltage Sense Signal for CH2	Connect to GND is recommended. Connect to the output voltage is also allowed.
GSENS2	Negative pin of Voltage Sense Signal for CH2	Connect to GND
CNTL1	Logic level input which starts or stops CH1	Logic level input which starts or stops both channels.
CNTL2	Logic level input which starts or stops CH2	Floating
DIFFO1	Remote Sense Amplifier Output for CH1	Remote Sense Amplifier Output for 2-phase
AVSDATA	AVS data ⁽¹⁾	AVS data for 2-phase ⁽¹⁾
AVSCLK	AVS CLOCK ⁽¹⁾	AVS CLOCK for 2-phase ⁽¹⁾

⁽¹⁾ If AVS mode is disabled in both channels, AVSDATA and AVSCLK pins can be either floating or connecting to GND. If AVS mode is enabled and AVS interface is used in either channel, AVSDATA and AVSCLK must to connected to AVS host. If AVS mode is enabled and AVS_STARTUP mode is used in either channel, AVSDATA and AVSCLD must be connected to GND or a bias voltage. Refer to the MFR_SPECIFIC_25 (AVS_CONFIG) (E9h) section for more information.



Table 5. Pin Configurations for 3-Phase and 4-Phase Operation⁽¹⁾

DE1/10E	DIN 1 1 1 1 1 1 1	0.000	4 80405	
DEVICE	PIN NAME	3-PHASE	4-PHASE	
	RT	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2	
	SYNC	Connect to SYNC bus	Connect to SYNC bus	
	PHSET	Connect to PHSET bus	Connect to PHSET bus	
	FB1	Inverting input to the error amplifier 1 of IC1	Inverting input to the error amplifier 1 of IC1	
	FB2	Connect to BP5 of IC1	Connect to BP5 of IC1	
	COMP1	Output of the error amplifier 1of IC1, connect to COMP bus	Output of the error amplifier 1 OF IC1, Connect to COMP bus	
	COMP2	Connect to COMP bus	Connect to COMP bus	
	ISH1	Connect to ISH bus	Connect to ISH bus	
	ISH2	Connect to ISH bus	Connect to ISH bus	
	FLT1	Connect to FLT bus	Connect to FLT bus	
	FLT2	Connect to FLT bus	Connect to FLT bus	
IC1 (Master)	PG1	Power good indicator for 3-phase output voltage, connect to BP5 via a pull-up resistor	Power good indicator for 4-phase output voltage, connect to BP5 via a pull-up resistor	
	PG2	Floating or connect to GND	Floating or connect to GND	
	VSENS1	Positive pin of Voltage Sense Signal for 3-phase output	Positive pin of Voltage Sense Signal for 4-phase output	
	GSENS1	Negative pin of Voltage Sense Signal for 3-phase output	Negative pin of Voltage Sense Signal for 4-phase output	
	VSENS2	Connect to GND is recommended. Connect to the output voltage is also allowed.	Connect to GND is recommended. Connect to the output voltage is also allowed.	
	GSENS2	Connect to GND	Connect to GND	
	CNTL1	Logic level input which starts or stops 3-phase	Logic level input which starts or stops 4-phase	
	CNTL2	Floating	Floating	
	DIFFO1	Remote Sense Amplifier Output for 3-phase	Remote Sense Amplifier Output for 4-phase	
	AVSDATA	AVS data for 3-phase ⁽²⁾	AVS data for 4-phase ⁽²⁾	
	AVSCLK	AVS CLOCK for 3-phase ⁽²⁾	AVS CLOCK for 4-phase ⁽²⁾	

⁽¹⁾ If one channel is not used, that channel related pins need to be connected as below table shows to avoid any damage due to noise coupling.

⁽²⁾ If AVS mode is disabled in both channels, AVSDATA and AVSCLK pins can be either floating or connecting to GND. If AVS mode is enabled and AVS interface is used in either channel, AVSDATA and AVSCLK must to connected to AVS host. If AVS mode is enabled and AVS_STARTUP mode is used in either channel, AVSDATA and AVSCLD must be connected to GND or a bias voltage. Refer to the MFR_SPECIFIC_25 (AVS_CONFIG) (E9h) section for more information.



Table 5. Pin Configurations for 3-Phase and 4-Phase Operation⁽¹⁾ (continued)

DEVICE	PIN NAME	3-PHASE	4-PHASE	
	RT	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2	
	SYNC	Connect to SYNC bus	Connect to SYNC bus	
	PHSET	Connect to PHSET bus	Connect to PHSET bus	
	FB1	Connect to BP5 of IC2	Connect to BP5 of IC2	
	FB2	Inverting input to the error amplifier 2 of IC2	Connect to BP5 of IC2	
	COMP1	Connect to COMP bus	Connect to COMP bus	
	COMP2	Output of the error amplifier 2 of IC2	Connect to COMP bus	
	ISH1	Connect to ISH bus	Connect to ISH bus	
	ISH2	Floating	Connect to ISH bus	
	FLT1	Connect to FLT bus	Connect to FLT bus	
	FLT2	Fault indicator for CH2 of IC2	Connect to FLT bus	
IC2	PG1	Floating or connect to GND	Floating or connect to GND	
(Slave)	PG2	Power good indicator for CH2 output voltage of IC2, connect to BP5 via a pull-up resistor	Floating or connect to GND	
	VSENS1	Connect to GND is recommended. Connection to the output voltage is also allowed.	Connect to GND is recommended. Connection to the output voltage is also allowed.	
	GSENS1	Connect to GND	Connect to GND	
	VSENS2	Positive pin of Voltage Sense Signal for CH2 of IC2	Connect to GND is recommended. Connect to the output voltage is also allowed.	
	GSENS2	Negative pin of Voltage Sense Signal for CH2 of IC2	Connect to GND	
	CNTL1	Connect to CNTL1 of IC1	Connect to CNTL1 of IC1	
	CNTL2	Logic level input which starts or stops CH2 of IC2	Floating	
	DIFFO1	Floating	Floating	
	AVSDATA	Can be used for CH2 of IC2. (2)	See (2)	
	AVSCLK	Can be used for CH2 of IC2. (2)	See (2)	



Table 6. Configurations of Unused Pins

PIN NAME	NON SMART-POWER MODE	SMART-POWER MODE
SYNC	Floating	Floating
PHSET	Floating	Floating
CNTLx	Connect to GND or logic high voltage whichever turns PWM off.	Connect to GND or logic high voltage whichever turns PWM off.
SMBALERT	Pull up to BP3 via 100 kΩ resistor	Pull up to BP3 via 100 kΩ resistor
PMBDATA	Pull up to BP3 via 100 kΩ resistor	Pull up to BP3 via 100 kΩ resistor
PMBCLK	Pull up to BP3 via 100 kΩ resistor	Pull up to BP3 via 100 kΩ resistor
AVSDATA	Floating or connect to GND if AVS mode is disabled. Connect to GND is recommended.	Floating or connect to GND if AVS mode is disabled. Connect to GND is recommended.
AVSCLK	Floating or connect to GND if AVS mode is disabled. Connect to GND is recommended.	Floating or connect to GND if AVS mode is disabled. Connect to GND is recommended.
VSENSx	Connect to GND is recommended. Connect to the output voltage is also allowed.	Connect to GND is recommended. Connect to the output voltage is also allowed.
GSENSx	Connect to GND	Connect to GND
COMPx	Floating	Floating
FBx	Connect to GND	Connect to GND
FLTx	Floating	Floating
CSxP	Connect to GND	Connect to CSxN only
CSxN	Connect to GND	Connect to CSxP only
TSNSx	Floating	Connect to GND
ISHx	Floating	Floating
PGx	Connect to GND	Connect to GND
PWMx	Floating	Floating
DIFFO1	Floating	Floating

7.6 Register Maps

7.6.1 PMBus General Description

Timing and electrical characteristics of the PMBus can be found in the PMB Power Management Protocol Specification, Part 1, revision 1.1 available at http://PMBus.org. The TPS40428 device supports both the 100-kHz and 400-kHz bus timing requirements. The TPS40428 device does not stretch pulses on the PMBus when communicating with the master device.

Communication over the TPS40428 device PMBus interface can support the packet error checking (PEC) scheme if desired. If the master supplies CLK pulses for the PEC byte, PEC is used. If the CLK pulses are not present before a STOP, the PEC is not used.

The TPS40428 device supports a subset of the commands in the PMBus 1.1 specification. Most of the controller parameters can be programmed using the PMBus and stored as defaults for later use. All commands that require data input or output use the literal format. The exponent of the data words is fixed at a reasonable value for the command and altering the exponent is not supported. Direct format data input or output is not supported by the TPS40428 device. See the *Supported PMBus Commands* section for specific details.

The TPS40428 device also supports the SMBALERT response protocol. The SMBALERT response protocol is a mechanism by which a slave (the TPS40428 device) can alert the bus master that it wants to talk. The master processes this event and simultaneously accesses all slaves on the bus (that support the protocol) through the alert response address. Only the slave that caused the alert acknowledges this request. The host performs a modified receive byte operation to get the slave's address. At this point, the master can use the PMBus status commands to query the slave that caused the alert. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.



Register Maps (continued)

The TPS40428 device contains non-volatile memory that is used to store configuration settings and scale factors. The settings programmed into the device are not automatically saved into this non-volatile memory though. The STORE_USER_ALL command must be used to commit the current settings to non-volatile memory as device defaults. The settings that are capable of being stored in non-volatile memory are noted in their detailed descriptions.

7.6.2 PMBus Functionality

7.6.2.1 PMBus Address

The PMBus specification requires that each device connected to the PMBus have a unique address on the bus. The TPS40428 device has 64 possible addresses (0 through 63 in decimal) that can be assigned by connecting resistors from the ADDR0 and ADDR1 pins to AGND. The address is set in the form of two octal (0-7) digits, one digit for each pin. ADDR1 is the high-order digit an ADDR0 is the low-order digit.

During PMBus communication, the PMBus address of the TPS40428 device is the concatenation of '0b'+ADDR1+ADDR0. The R/W bit of PMBus protocol is added at the end of address to make it net 8-bit wide.

The E96 series resistors suggested for each digit value are shown in Table 7.

DIGIT RESISTANCE (kΩ) 0 8.45 1 16.2 2 25.5 3 37.4 4 54.9 5 84.5 6 133 7 200

Table 7. E96 Series Resistors

The TPS40428 also detects values that are out of range on the ADDR0 and ADDR1 pins. If either pin is detected as having an out of range resistance connected to it, the device continues to respond to PMBus commands, but at address 127, which is outside of the possible programmed addresses. It is possible but not recommended to use the device in this condition, especially if other TPS40428 devices are present on the bus or if another device could possibly occupy the 127 address.

NOTE

Some addresses are reserved by SMBus specification and must not be used by or assigned to SMBus slave device. Refer to SMBus specification for more information.

7.6.2.2 PMBus Connections

The TPS40428 device supports both the 100-kHz and 400-kHz bus speeds. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 on the *System Management Bus (SMBus) Specification V2.0* for the 400-kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus website, smbus.org.

7.6.2.3 PMBus Data Format

There are three data formats supported in PMBus form commands that require representation of a literal number as their argument (commands that set thresholds, voltages or report such). A compatible device needs to only support one of these formats. The TPS40428 device supports the linear data format only for these commands. In this format, the data argument consists of two parts, a mantissa and an exponent. The number represented by this argument can be expressed as shown in Equation 5.

 $Value = Mantissa \times 2^{exponent}$ (5)



7.6.2.4 PMBus Output Voltage Adjustment

The nominal output voltage of the converter can be adjusted using the VREF_TRIM commandSee the MFR_SPECIFIC_04 (VREF_TRIM) (D4h) command description for the format of this command as used in the TPS40428 device. The adjustment range is between -20% and 10% from the nominal output voltage. The VREF_TRIM command is typically used to trim the final output voltage of the converter without relying on high-precision resistors being used in Figure 11. The resolution of the adjustment is 2 mV for each step. The nominal output for margining and VREF_TRIM remains limited to between -30% and 10%. Exceeding this range is not supported.

The TPS40428 device operates in three states that determine the actual output voltage:

- No output margin
- Margin high
- Margin low

7.6.2.4.1 No Margin Voltage

$$V_{FB} = VREF_TRIM + 0.6 \tag{6}$$

7.6.2.4.2 Margin High Voltage State

$$V_{FB} = STEP_VREF_MARGIN_HIGH + VREF_TRIM + 0.6$$
(7)

7.6.2.4.3 Margin Low State

where

- V_{FB} is the FB pin voltage
- VREF_TRIM is the offset voltage in volts to be applied to the output voltage
- VREF_MARGIN_HIGH is the requested margin high voltage
- VREF_MARGIN_LOW is the requested margin low voltage

7.6.2.5 Reading the Output Current

The average output current for the converter is readable using the READ_IOUT command. The results of this command support only positive or current sourced from the converter. If the converter is sinking current the result of this command is a reading of 0 A.

7.6.2.6 Soft-Start Time

The TPS40428 device supports several soft-start times from 600 µs to 9 ms selected by the TON_RISE PMBus command. See the command description for full details on the levels and implementation. When selecting the soft-start time, ensure that the charging current for the output capacitors is carefully considered. In some applications (for example, those with large amounts of output capacitance) this current can lead to problems with nuisance tripping of the overcurrent protection circuitry. To ensure that these problems do not happen, the output capacitor charging current should be included when considering where to set the overcurrent threshold. The output capacitor charging current can be found using Equation 9:

$$I_{CAP} = \frac{(V_{OUT} \times C_{OUT})}{t_{SS}}$$

where

- I_{CAP} is the startup charging current of the output capacitance in A
- V_{OUT} is the output voltage of the converter in V
- C_{OUT} is the total output capacitance in F
- t_{SS} is the selected soft-start time in seconds (9)

With the charging current calculated, the overcurrent threshold can then be calibrated to the sum of the maximum load current and the output capacitor charging current plus some margin. The amount of margin required depends on the individual application, but 25% is a suggested starting point. More or less may be required.



NOTE

For 3-phase and 4-phase configurations, the soft-start time of both controllers must be programmed to the same value.

7.6.2.7 Turn-On/Turn-Off Delay and Sequencing

The TPS40428 device provides many sequencing options. Using the ON_OFF_CONFIG command, each rail can be configured to start-up whenever the input is not in undervoltage lockout or to additionally require a signal on the CNTLx pin and/or receive an update to the OPERATION command over PMBus.

When the gating signal as specified by ON_OFF_CONFIG is reached for that rail, a programmable turn-on delay can be set with TON_DELAY. The rise time can be programmed with TON_RISE. When the specified signal(s) are set to turn the output off, a programmable turn-off delay set by TOFF_DELAY is used before switching is inhibited. More information can be found in the PMBus command descriptions.

When the output voltage is within the PGOOD limits after the start-up period, the PGOOD pin is asserted. This can be connected to the CNTL pin of another rail in dual-output mode or on another device to control turn-on and turn-off sequencing.

7.6.2.8 Supported PMBus Commands

The TPS40428 device supports the following commands from the PMBus 1.1 specification.



Table 8. PMBus Factory Default Setting

CODE	COMMAND NAME	WORD/BYTE	DESCRIPTION: PMBus Command	USER WRITABLE	FACTORY DEFAULT VALUE
00h	PAGE	Byte	Locates separate PMBus command lists in multiple output environments	Yes	0XXX XXX0
01h	OPERATION	Byte	Turn the unit on and off in conjunction with the input from the CONTROL pin. Set the output voltage to the upper or lower MARGIN VOLTAGES.	Yes	0X00 00XX
02h	ON_OFF_CONFIG	Byte	Configures the combination of CONTROL pin input and serial bus commands needed to turn the unit on and off. This includes how the unit responds when power is applied.	Yes	XXX1 0110
03h	CLEAR_FAULTS	Byte	Clears all fault status registers to 0x00. The "Unit is Off" bit in the status byte is not cleared when this command is issued.	Yes ⁽¹⁾	NONE
10h	WRITE_PROTECT	Byte	Prevents unwanted writes to the device.	Yes	000X XXXX
15h	STORE_USER_ALL	Byte	Saves the current configuration into the User Store. Note: This command writes to Non-Volatile Memory.	Yes ⁽¹⁾	NONE
16h	RESTORE_USER_ALL	Byte	Restores all parameters to the settings saved in the User Store.	Yes ⁽¹⁾	NONE
19h	CAPABILITY	Byte	PEC,SPD,ALRT	No	1011 0000
20h	VOUT_MODE	Byte	Read-Only Mode Indicator. The data format is linear with an exponent of -9	No	0001 0111
35h	VIN_ON	Word	Sets the value of the input voltage at which the unit should start power conversion	Yes	1111 0000 0001 0001
36h	VIN_OFF	Word	Sets the value of the input voltage at which the unit should stop power conversion.	Yes	1111 0000 0001 0000
38h	IOUT_CAL_GAIN	Word	Sets the ratio of the voltage at the current sense pins to the sensed current.	Yes	1000 0000 0010 0001
39h	IOUT_CAL_OFFSET	Word	Nulls any offsets in the output current sensing circuit.	Yes	1110 0000 0000 0000
46h	IOUT_OC_FAULT_LIMIT	Word	Sets the value of the output current, in amperes, that causes the overcurrent detector to indicate an overcurrent fault condition.	Yes	1111 1000 0101 0000
47h	IOUT_OC_FAULT_RESPONSE	Byte	Instructs the device on what action to take in response to an output overcurrent fault.	Yes	0011 1111
4Ah	IOUT_OC_WARN_LIMIT	Word	Sets the value of the output current that casues an output overcurrent warning.	Yes	1111 1000 0100 1010
4Fh	OT_FAULT_LIMIT	Word	Overtemperature fault threshold	Yes	0000 0000 1001 0001
5lh	OT_WARN_LIMIT	Word	Overtemperature warning threshold	Yes	0000 0000 0111 1101
61h	TON_RISE	Word	Target soft-start rise time	Yes	1110 0000 0010 1011
78h	STATUS_BYTE	Byte	Single byte status indicator	No	0x00 0000

⁽¹⁾ No data bytes are sent, only the command code is sent.

34



Table 8. PMBus Factory Default Setting (continued)

CODE	COMMAND NAME	WORD/BYTE	DESCRIPTION: PMBus Command	USER WRITABLE	FACTORY DEFAULT VALUE
79h	STATUS_WORD	Word	Full 2-byte status indicator	No	0000 0000 0x00 0000
7Ah	STATUS_VOUT	Byte	Output voltage fault status detail	No	0000 0000
7Bh	STATUS_IOUT	Byte	Output current fault status detail	No	0000 0000
7Dh	STATUS_TEMPERATURE	Byte	Temperature fault status detail	No	0000 0000
7Eh	STATUS_CML	Byte	Communication, memory, and logic fault status detail	No	0000 0000
80h	STATUS_MFR_SPECIFIC	Byte	Manufacturer specific fault status detail	No	0000 0000
8Bh	READ_VOUT	Word	Read output voltage	No	0000 0000 0000 0000
8Ch	READ_IOUT	Word	Read output current	No	1110 0000 0000 0000
8Eh	READ_TEMPERATURE_2	Word	Read off-chip temp sensor	No	1111 0000 0110 0100
98h	PMBUS_REVISION	Byte	PMBus Revision Information	No	0001 0001
D0h	MFR_SPECIFIC_00	Word	User scratch pad	Yes	0000 0000 0000 0000
D4h	MFR_SPECIFIC_04	Word	VREF_TRIM	Yes	0000 0000 0000 0000
D5h	MFR_SPECIFIC_05	Word	STEP_VREF_MARGIN_HIGH	Yes	0000 0000 0001 1110
D6h	MFR_SPECIFIC_06	Word	STEP_VREF_MARGIN_LOW	Yes	1111 1111 1110 0010
D7h	MFR_SPECIFIC_07	Byte	PCT_VOUT_FAULT_PG_LIMIT	Yes	XXXX XX01
D8h	MFR_SPECIFIC_08	Byte	SWQUENCE_TON_TOFF_DELAY	Yes	000X 000X
E0h	MFR_SPECIFIC_16	Word	COMM_EEPROM_SPARE	Yes	1011 0001 xxxx x011
E5h	MFR_SPECIFIC_21	Word	IC options	Yes	0111 1111 0000 0000
E6h	MFR_SPECIFIC_22	Word	PWM_OSC_SELECT	Yes	0000 0000 0000 0000
E7h	MFR_SPECIFIC_23	Word	Paged and Common MASK_SMBALERT	Yes	0000 0000 0000 0000
E9h	MFR_SPECIFIC_25	Word	AVS_CONFIG	Yes	0000 0000 0000 0010
EAh	MFR_SPECIFIC_26	Word	AVS_ADDRESS	Yes	0000 0000 0000 0101
EBh	MFR_SPECIFIC_27	Word	AVS_DAC_DEFAULT	Yes	0000 0001 1111 0100
ECh	MFR_SPECIFIC_28	Word	AVS_CLAMP_HI	Yes	0000 0010 1110 1110
EDh	MFR_SPECIFIC_29	Word	AVS_CLAMP_LO	Yes	0000 0000 1111 1010
EFh	MFR_SPECIFIC_30	Word	Temperature offset	Yes	1111 1000 0000 0000
F0h	MFR_SPECIFIC_32	Word	API options	Yes	0000 0000 0000 0000
FCh	MFR_SPECIFIC_44	Word	Device code, unique code to id part number	No	0000 0001 1110 0000



7.6.2.8.1 PAGE (00h)

Format	Unsigned binary integer
Description	The PAGE command provides the ability to configure, control, and monitor through only one physical address both channels (outputs) of the TPS40428 device.
Default	0XXX XXX0 (binary)

			PA	GE			
r/w	r	r	r	r	r	r	r/w
7	6	5	4	3	2	1	0
PA	X	X	X	X	X	X	P0
Bits	Field Name	Descriptio	Description				
7, 0	PA, P0	00: (Defaul	00: (Default) All commands address the first channel				

Bits	Field Name	Description
7, 0	PA, P0	 00: (Default) All commands address the first channel 01: All commands address the second channel 10: Illegal input - ignore this write, take no action 11: All commands address both channels If PAGE = 11, any then read commands point to PAGE0 always.
6:1	Х	X indicates writes are ignored and reads are 0. Any values written to read-only registers are ignored.

7.6.2.8.2 **OPERATION** (01h)

Format	N/A
--------	-----

Description

The OPERATION command is used to turn the device output on or off in conjunction with the input from the CNTLx pin (where x = 1 for channel 1 and x = 2 for channel 2). It is also used to set the output voltage to the upper or lower MARGIN levels.

OPERATION is a paged register. In order to access OPERATION register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access OPERATION register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default 0X0000XX (binary)

r/w	r	r/w	r/w	r/w	r/w	r	r
7	6	5	4	3	2	1	0
On	0		Mai	rgin		Χ	X

Bits	Field Name	Description
7	On	 (Format: binary) The On bit is used to enable to IC via PMBus. The necessary condition for this bit to be effective is that the cmd bit in the ON_OFF CONFIG register is set high. However, the cmd bit being high is not a sufficient condition to enable the IC via the On bit, as specified below: 0: (Default) The device output is not enabled via PMBus. 1: The device output is enabled if: a. The supply voltage VIN is greater than the VIN_UVLO threshold, the cmd bit is high, and b. The bit cpr in the ON_OFF CONFIG register is low, or c. The bit cpr is high and the CNTL_EN pin is enabled (high or low).
6	0	X: Default
5:2	Margin	(Format: binary) If Margin Low is enabled, load the value from the STEP_VREF_MARGIN_LOW command. If Margin High is enabled, load the value from the STEP_VREF_MARGIN_HIGH command. (See PMBus specification for more information) 0000: (Default) Margin Off 0101: Margin Low (Ignore Fault) 0110: Margin Low (Act On Fault) 1001: Margin High (Ignore Fault) 1010: Margin High (Act On Fault) Note: Any values written to read-only registers are ignored.



Bits	Field Name	Description
1:0	X	XX: Default X indicates writes are ignored and reads are 0. Any values written to read-only registers are ignored.

7.6.2.8.3 ON_OFF_CONFIG (02h)

N/A

Format

Description

The ON_OFF_CONFIG command configures the combination of CONTROL pin input and serial bus commands needed to turn the unit on and off.

ON_OFF_CONFIG is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

However, note that page 0 (channel 1) fault status bits (and associated smbalert state) should be capable of being cleared by toggling CNTL1 pin even if channel 1 is a slave. If channel 2 is a slave, then CNTL2 pin is disabled but toggling the CNTL1 pin should also clear page 1 (channel 2) fault status bits and related smbalert state. (The is recommendation is to tie together CNTL1 pins of both TPS40428 devices in a multi-phase configuration).

Default XXX10110 (binary)

The default power-up state can be changed using the STORE_USER_ALL command.

			r/w ^E	r/w ^E	r/w ^E	r/w ^E	r
7	6	5	4	3	2	1	0
Х	X	X	pu	cmd	cpr	pol	сра

Bits	Field Name	Description
7:5	Х	X indicates writes are ignored and reads are 0.
4	pu	(Format: binary) Sets the default to either operate any time power is present or for the on/off to be controlled by CONTROL pin and/or PMBus commands. This bit is used in conjunction with the 'cp', 'cmd', and 'on' bits to determine start up. 0: Device powers up any time power is present regardless of state of the CONTROL pin. 1: (Default) Device does not power up until commanded by the CNTL_EN pin and/or OPERATION command as programmed in bits [3:0] of the ON_OFF_CONFIG register.
3	cmd	(Format: binary) The cmd bit controls how the device responds to commands received via the serial PMBus. This bit is used in conjunction with the 'cpr', 'pu', and 'on' bits to determine start up. 0: (Default) Device ignores the on bit in the OPERATION command. 1: Device responds to the on bit in the OPERATION command, as explained above.
2	cpr	(Format: binary) Set the CNTL_EN pin response. This bit is used in conjunction with the 'cmd', 'pu', and 'on' bits to determine start up. The cpr bit being high is a necessary but not sufficient condition to enable the IC via the CNTL_EN pin: 0: Device ignores the CNTL_EN pin, i.e., on/off is controlled only by the OPERATION command 1: (Default) The device output is enabled if: a. The supply voltage VIN is greater than the VIN_UVLO threshold, and the CNTL_EN pin is active (high or low), and b. The bit cmd in the ON_OFF CONFIG register is low, or c. The bit cmd is high and the bit on in the OPERATION register is high.
1	pol	(Format: binary) Polarity of the CONTROL pin 1: (Default) CONTROL pin is active high 0: CONTROL pin is active low To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect.
0	сра	(Format: binary) Sets CONTROL pin action when commanding the unit to turn off. 0: (Default) Use the programmed turn-off delay. Note: Any values written to read-only registers are ignored on write and returns a '0' when read.



7.6.2.8.4 CLEAR_FAULTS (03h)

Format

N/A

Description

CLEAR_FAULTS is a paged command. In order to issue this command for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to issue this command for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

The CLEAR_FAULTS command is used to clear any fault bits that have been set. This command simultaneously clears all bits in all status registers in the selected PAGE. At the same time, the device negates (clears, releases) its SMB_ALERT signal output if the device is asserting the SMB_ALERT signal.

The CLEAR_FAULTS command does not cause a unit that has latched off for a fault condition to restart. If the fault is still present when the bit is cleared, the fault bit shall immediately be set again and the host notified by the usual means.

Bits	Field Name	Description
7:0		No data bytes are sent, only the command code is sent.

7.6.2.8.5 WRITE_PROTECT (10h)

Format

N/A

Description

The WRITE_PROTECT command is used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. This command is not intended to provide protection against deliberate or malicious changes to a device's configuration or operation. All supported commands may have their parameters read, regardless of the WRITE_PROTECT settings.

Note: Valid setting of WRITE_PROTECT[7:5] bits disables the RESTORE_USER_ALL command's ability to restore EEPROM data to protected PMBus Control/Status Registers (CSRs). However, an EEPROM (via the RESTORE_USER_ALL execution) restores the data to any registers the remain unprotected (either by a valid WRITE_PROTECT[7:5] setting, or by any invalid setting of these bits). No WRITE_PROTECT[7:5] bit setting affects the Reset-Restore operation. All registers having EEPROM support get updated. Likewise, STORE_USER_ALL command operation remains unaffected.

Default

000XXXXX (binary)
The default power-up state can be changed using the STORE_USER_ALL command.

r/w ^E	r/w ^E	r/w ^E					
7	6	5	4	3	2	1	0
bit7	bit6	bit5	Х	Х	Х	Х	Х

Bits	Field Name	Description
7	bit7	(Format: binary) 0: (Default) See table below. 1: Disable all writes except for the WRITE_PROTECT command. (bit5 and bit6 must be 0 to be valid data)
6	bit6	(Format: binary) 0: (Default) See table below. 1: Disable all writes except for the WRITE_PROTECT, OPERATION, and PAGE commands. (bit5 and bit7 must be 0 to be valid data)
5	bit5	(Format: binary) 0: (Default) See table below. 1: Disable all writes except for the WRITE_PROTECT, OPERATION, PAGE, and ON_OFF_CONFIG commands. (bit6 and bit7 must be 0 to be valid data)
4:0	Х	X indicates writes are ignored and reads are 0. Note: Any values written to read-only registers are ignored.

Invalid data written to WRITE_PROTECT[7:5] causes the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers to be set. INVALID DATA ALSO RESULTS IN NO WRITE PROTECTION (WRITE_PROTECT = 00h)!

Data Byte Value	Action
1000 0000	Disables all WRITES except to the WRITE_PROTECT command.
0100 0000	Disables all WRITES except to the WRITE_PROTECT, OPERATION, and PAGE commands.
0010 0000	Disables all WRITES except to the WRITE_PROTECT, OPERATION, PAGE, and ON_OFF_CONFIG commands.



7.6.2.8.6 STORE_USER_ALL (15h)

Format N/A

Description Store all of the current storable register settings in the EEPROM memory as the new defaults on power up.

It is permitted to use the STORE_USER_ALL command while the device is operating. However, the device may be unresponsive during the write operation with unpredictable memory storage results. It is recommended to turn the

device output off before issuing this command.

EEPROM programming faults set the 'cml' bit in the STATUS_BYTE and the 'oth' bit in the STATUS_CML registers.

7.6.2.8.7 RESTORE_USER_ALL (16h)

Format N/A

Description Write EEPROM data to those registers which: (1) have EEPROM support, and; (2) are unprotected according to

current setting of the WRITE_PROTECT[7:5] bits.

It is permitted to use the RESTORE_USER_ALL command while the device is operating. However, the device may be unresponsive during the copy operation with unpredictable, undesirable or even catastrophic results. It is

recommended to turn the device output off before issuing this command.

Bits	Field Name	Description
7:0		No data bytes are sent, only the command code is sent.

7.6.2.8.8 CAPABILITY (19h)

Format	N/A
Description	This command provides a way for a host system to determine some key capabilities of this PMBus device.
Default	10110000 (binary)

r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0
PEC	SPD		ALRT		Rese	erved	

Bits	Field Name	Description
7	PEC	(Format: binary) Packet Error Checking is supported. 1: Default Note: Any values written to read-only registers are ignored.
6:5	SPD	(Format: binary) Maximum supported bus speed is 400 kHz. 01: Default Note: Any values written to read-only registers are ignored.
4	ALRT	(Format: binary) This device does have a SMB_ALERT pin and does support the SMBus Alert Response Protocol. 1: Default Note: Any values written to read-only registers are ignored.
3:0	Reserved	Reserved bits. 0000: Default

7.6.2.8.9 VOUT_MODE (20h)

Format	N/A							
Description	The PMBus specification dictates that the data word for the VOUT_MODE command is one byte that consists of a 3-bit Mode and 5-bit parameter, as shown below. If a host sends a VOUT_MODE writer command, the device rejects the VOUT_MODE command, declare a communication fault for invalid data and respond as described in <i>PMBus specification II</i> section 10.2.2.							
Default	00010111	(binary)						
r	r	r	r	r	r	r	r	

r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0
Mode					Exponent		



Bits	Field Name	Description
7:5	Mode	(Format: binary) 000: (Default) Linear Format
4:0	Exponent	(Format: two's complement binary) 10111: (Default) Exponent value = −9 Note: Any values written to read-only registers are ignored.

7.6.2.8.10 VIN_ON (35h)

The VIN_ON command sets the value of the input voltage at which the unit should start power conversion assuming all other conditions are met.

Values written within the supported VIN range are mapped to the nearest supported increment.

The supported VIN_ON values are:

4.25 (default)	4.5	4.75	5	5.25	5.5	5.75
6	6.25	6.5	6.75	7	7.25	7.5
7.75	8	8.25	8.5	8.75	9	9.25
9.5	10	10.5	11	11.5	12	12.5
13	14	15	16			

Format Linear

Description Attempts to write values outside of the acceptable range are treated as invalid data — in effect, the 'cml' bit in the

STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted. Additionally, the value of VIN_ON remains unchanged. Maintaining values within "acceptable range" also indicates

that writes to VIN_ON should not attempt to set its value less than that of VIN_OFF.

Default The default setting results in a real VIN_ON of 4.25 V

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r/w ^E						
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Exponent									Mantissa	1				

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11110 (bin) −2 (dec) (equivalent LSB = 0.25 V) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the Mantissa for the linear format. Default: 000 0001 0001 (bin) 17 (dec) (equivalent VIN_ON voltage = 4.25 V) Minimum: 000 0001 0001 (bin) 17 (dec) (equivalent VIN_ON voltage = 4.25 V) Maximum: 000 0100 0000 (bin) 64 (dec) (equivalent VIN_ON voltage = 16 V) Note: Any values written to read-only registers are ignored.



7.6.2.8.11 VIN_OFF (36h)

The VIN_OFF command sets the value of the input voltage at which the unit should stop power conversion.

Values written within the supported VIN range are mapped to the nearest supported increment.

The supported VIN_ON values are:

4 (default)	4.25	4.5	4.75	5	5.25	5.5
5.75	6	6.25	6.5	6.75	7	7.25
7.5	7.75	8	8.25	8.5	8.75	9
9.25	9.75	10.25	10.75	11.25	11.75	12.25
12.75	13.75	14.75	15.75			

Format

Linear

Attempts to write values outside of the acceptable range are treated as invalid data — in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and \$\overline{\subseteq} \overline{\subseteq} \ove

Default The default setting results in a real VIN_OFF of 4 V
The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r/w ^E						
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent							Mantissa	l					

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11110 (bin) -2 (dec) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the linear format Mantissa. Default: 000 0001 0000 (bin) 16 (dec) (equivalent VIN_OFF voltage = 4 V) Minimum: 000 0001 0000 (bin) 16 (dec) (equivalent VIN_OFF voltage = 4 V) Maximum: 000 0011 1111 (bin) 63 (dec) (equivalent VIN_OFF voltage = 15.75 V) Note: Any values written to read-only registers are ignored.

7.6.2.8.12 IOUT_CAL_GAIN (38h)

Format	Linear

Description

The IOUT_CAL_GAIN is the ratio of the voltage at the current sense element to the sensed current. The units are ohms. The effective current sense element is the DCR of the inductor. The default setting is $0.5~\text{m}\Omega$. The resolution is $15.26~\mu\Omega$. The range is $0.244~\text{to}~7.747~\text{m}\Omega$.

When the TPS40428 device operates with TI power stage CSD95378B the IOUT_CAL_GAIN needs to be set to 0.5 m Ω for correct current readout.

With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE 0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

IOUT_CAL_GAIN is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE[7],[0] must be set to 00. In order to access this register for channel 2 of the TPS40428 device,

PAGE[7],[0] must be set to 01. For simultaneous access of channels 1 and 2,

PAGE[7],[0] command must be set to 11

Default The default setting result

The default setting results in a real IOUT_CAL_GAIN of 0.5035 m Ω . The default power-up state can be changed using the STORE_USER commands.



www.ti.com

r	r	r	r	r	r	r	r/w ^E								
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Exponent					Mantissa									

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 10000 (bin) -16 (dec) (15.26 $\mu\Omega$) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the linear format Mantissa. Default: 000 0010 0001 (bin) 32 (dec) (32 × 15.26 μ Ω = 0.5035 m Ω) Minimum 016 (dec) = 16 × 15.26 μ Ω = 0.244 m Ω Maximum 508 (dec) = 508 × 15.26 μ Ω = 7.747 m Ω Note: Any values written to read-only registers are ignored.

7.6.2.8.13 IOUT_CAL_OFFSET (39h)

Format

Linear

Description

The IOUT_CAL_OFFSET is used to compensate for offset errors in the READ_IOUT command, the IOUT_OC_FAULT_LIMIT command and the IOUT_OC_WARN_LIMIT command. The units are amps. The default setting is 0 A. The resolution is 62.5 mA. The range is 3.9375 A to -4 A. Values outside the valid range are not checked and become aliased into the valid range. For example, 1110 0100 0000 0001 has an expected value of -63.9375 A but results in 1110 0111 1111 0001 which is -3.9375 A. This change occurs because the read-only bits are fixed. The exponent is always -4 and the 5 msb bits of the mantissa are always equal to the sign bit. IOUT_CAL_OFFSET is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE[7],[0] must be set to 00. In order to access this register for channel 2 of the TPS40428 controller, PAGE[7],[0] must be set to 01. For simultaneous access of channels 1 and 2, PAGE[7],[0] command must be set to 11. With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (i.e. the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value are used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

Default

The default power-up state can be changed using the STORE_USER commands.

fault and triggering of SMB_ALERT.

r	r	r	r	r	r/w ^E	r [*]	r*	r [*]	r [*]	r/w ^E					
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponen	t		Mantissa										

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11100 (bin) -4 (dec) (lsb = 62.5 mA) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the linear format Mantissa. Default: 0 (bin) 0 (dec) Bits 1:0, and 7:6 changes for sign extension but are not otherwise programmable Note: Any values written to read-only registers are ignored.



7.6.2.8.14 IOUT_OC_FAULT_LIMIT (46h)

Format

Literal

Description

The IOUT_OC_FAULT_LIMIT command sets the value of the output current, in amperes, that causes the overcurrent detector to indicate an over-current fault condition. The IOUT_OC_FAULT_LIMIT should always be set to equal to or greater than the IOUT_OC_WARN_LIMIT. Writing a value to IOUT_OC_FAULT_LIMIT less than IOUT_OC_WARN_LIMIT causes the device to set the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT.

IOUT_OC_FAULT_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11

With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default

1111 1000 0101 0000 (binary)

The default setting results in a real IOUT_OC_FAULT_LIMIT of 40 A.

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r/w ^E						
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent	t							Mantissa	a				
Bit	ts	Field Na	me	De	Description										
7:	:3 Exponent (Format: two's complement) This is the exponent for the linear format. Default: 11111 (bin) -1 (dec) (0.5 A) These default settings are not programmable. Note: Any values written to read-only registers are ignored.														
2:0 7:0	(Format: two's complement) Default: 000 0101 0000 (bin) 80 (dec) (equivalent analog OC = 40 A) Minimum: 000 0000 0110 (bin) 6 (dec) (equivalent analog OC = 3 A) Maximum: 000 0110 0100 (bin) 100 (dec) (equivalent analog OC = 50 A) Note: Any values written to read-only registers are ignored.														

7.6.2.8.15 IOUT_OC_FAULT_RESPONSE (47h)

Format

Unsigned binary

Description

The IOUT_OC_FAULT_RESPONSE command instructs the device on what action to take in response to an IOUT_OC_FAULT_LIMIT or a VOUT under-voltage (UV) fault. When an OC fault is triggered, the device also:

- Sets the OCF bit in the STATUS_BYTE register
- Sets the OCFW and OCF bits in the STATUS_WORD register
- Sets the OCF and OCW bits in the STATUS_IOUT register
- Asserts SMB_ALERT, and notifies the host as described in section 10.2.2 of the *PMBus Specification*. Bits [2:0] are hard-wired to 0x7 (3'b111) to indicate the 7 × Soft-start time delay units in response to an over current or V_{out} undervoltage fault.

IOUT_OC_FAULT_RESPONSE is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device , PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 (channel 2) SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default

00111111 (binary)

The default power-up state can be changed using the STORE_USER commands.



www.ti.com

r	r	r/w ^E	r/w ^E	r/w ^E	r	r	r						
7	6	5	4	3	2	1	0						
0	0	RS[2]	RS[1]	RS[0]	1	1	1						
Bits	Field Name	Description	Description										
7:6	0		Default: XX (X indicates writes are ignored and reads are 0) Note: Any values written to read-only registers are ignored.										
5:3	RS[2:0]	000: A zero output rem 111: (Defa startup (Wa is removed Any value	or current retry set to value for the Re ains disabled unti ult) A one value fo ait → SoftStart) co or another fault o other than 000 or BYTE register and	try Setting indicated the fault is cleared the Retry Setting on tinuously, without condition causes the set of the retrieve the	ed (See section 10 g indicates that th ut limitation, until i he unit to shutdow ed, such and atter	nes not attempt to 0.7 of the PMBus see unit goes throught is commanded own. The properties of the commanded own. The properties of the commanded own. The properties of the commanded own.	spec.) Ih a normal Iff or bias power In' bit in the						
2:0	1	Default: xxx (x indicates writes are ignored and reads are 1) Note: Any values written to read-only registers are ignored.											



7.6.2.8.16 IOUT_OC_WARN_LIMIT (4Ah)

Format

Literal (5-bit two's complement exponent, 11-bit two's complement mantissa)

Description

The IOUT_OC_WARN_LIMIT command sets the value of the output current, in amperes, that causes the overcurrent detector to indicate an over-current warning condition by setting the OCW in bit-5 of the STATUS_IOUT register.

- Sets the OTHER bit in the STATUS_BYTE register
- Sets the OCFW bit in the STATUS_WORD register
- Set the OCW bit in the STATUS_IOUT register
- Notifies the host (Asserts SMB_ALERT)

IOUT_OC_WARN_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: PAGE 0 can always be written to. PAGE 1 can be written only if it is a master (in effect, you can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

The IOUT_OC_WARN_LIMIT should always be set to less than or equal to the IOUT_OC_FAULT_LIMIT. Writing a value to IOUT_OC_WARN_LIMIT greater than IOUT_OC_FAULT_LIMIT causes the device to set the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT.

Default

1111 1000 0100 1010 (binary)

The default setting results in a real IOUT_OC_WARN_LIMIT of 37 A.

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponen	t							Mantissa	ì				
Bi	ts	Field Na	me	De	scriptio	n									
7:	3	Exponen	t	Thi Det The	s is the fault: 11 ese defa		t for the l -1 (dec) gs are no) (0.5 A) ot progra	mat. mmable. registers	are igno	red.				
2: 7:	-	Mantissa	1	Thi Ou Dei Mir Ma	s is the tout ove fault: 000 imum: 0 ximum:	00 0000 000 0110	for the I retry set 010 (bin) 0100 (b 0010 (b	ting 74 (dec in) 4 (de oin) 98 (c	mat.) (analog c) (equiva lec) (equiv	llent anal valent an	og OC = alog OC	2 A)			



7.6.2.8.17 OT_FAULT_LIMIT (4Fh)

Format

Literal (5-bit two's complement exponent, 11-bit two's complement mantissa)

Description

The OT_FAULT_LIMIT command sets the value of the temperature limit, in degrees Celsius, that causes an overtemperature fault condition when the sensed temperature from the external sensor exceeds this limit. Upon triggering the over-temperature fault, the following actions are taken:

- Set the OTFW bit in the STATUS_BYTE register and STATUS_WORD register
- Set the OTF and OTW bits in the STATUS_TEMPERATURE register
- Notify the host (Asserts SMB_ALERT)
- Generate internal signal/s CHx_TSD that eventually shut down the gate drivers.

OT_FAULT_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: PAGE 0 can always be written to. PAGE 1 can be written only if it is a master (in effect, you can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

The OT_FAULT_LIMIT must always be greater than the OT_WARN_LIMIT. Writing a value to OT_FAULT_LIMIT less than or equal to OT_WARN_LIMIT causes the device to set the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT.

Default

0000 0000 1001 0001 (binary)

The default setting results in a real OT_FAULT_LIMIT of 145°C.

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent								Mantissa	l				
Bit	:s	Field Na	me	De	escription	n									
7:3	3	Exponen	t (Format: two's complement) This is the exponent for the linear format. Default: 00000 (bin) 0 (dec) (represents mantissa with steps of 1°C) These default settings are not programmable. Note: Any values written to read-only registers are ignored.												
2:0 7:0		Mantissa		Th De Mi Ma	efault: 000 nimum: 0 aximum: 0	Mantissa 0 1001 0 00 0111 000 1010	for the 001 (bin 1000 (b 0 0101 (l	linear forr) 145 (dec sin) 120 (c sin) 165 (read-only	c) (145°C lec) (120° dec) (165	°C) °C)	red.				

Table 9. OT_FAULT THRESHOLD Settings

TEMPERATURE (°C) ⁽¹⁾	OT_FAULT_THRESHOLD (°C BIN)	TEMPERATURE (°C)	OT_FAULT RESET THRESHOLD (°C BIN)
120	01111000	100	01100100
125	01111101	105	01101001
130	10000010	110	01101110
135	10000111	115	01110011
140	10001100	120	01111000
145	10010001	125	01111101
150	10010110	130	10000010
155	10011011	135	10000111
160	10100000	140	10001100
165	10100101	145	10010001

(1) Lists only multiples of 5°C; but, the actual LSB is 1°C.



7.6.2.8.18 OT_WARN_LIMIT (51h)

Format

Literal (5-bit two's complement exponent, 11-bit two's complement mantissa)

Description

The OT_WARN_LIMIT command sets the value of the temperature, in degrees Celcius, which causes an over-temperature warning condition.

- Sets the OTFW bit in the STATUS_BYTE register and STATUS_WORD register
- Sets the OTW bit in the STATUS_TEMPERATURE register
- Notifies the host (Asserts SMB_ALERT)

OT_WARN_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: PAGE 0 can always be written to. PAGE 1 can be written only if it is a master (in effect, you can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

The OT_WARN_LIMIT should always be set to less than the OT_FAULT_LIMIT. Writing a value to

OT_WARN_LIMIT greater than OT_FAULT_LIMIT causes the device to set the 'cml' bit in the STATUS_BYTE

register and the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT.

Default

0000 0000 0111 1101 (binary)

The default setting results in a real OT_WARN_LIMIT of 125°C.

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent	t							Mantissa	l				
Bit	ts	Field Na	me	De	scriptio	n									
7 :	3	Exponen	t	Ìh De Th	fault: 000 ese defa	exponen 000 (bin) ult settin	t for the 0 (dec) gs are n	linear forr	mmable.	are igno	red.				
2: 7:	-	Mantissa	ı	Th De Mi Ma	fault: 000 nimum: 0 aximum: 0	Mantissa 0 0111 1 000 0110 000 1000	for the 101 (bin 0100 (b 1100 (l	linear forr) 125 (deo bin) 100 (c bin) 140 (read-only	c) (125°C lec) (100° dec) (140	ĆC) °C)	red.				

Table 10. OT_WARN_LIMIT Settings

TEMPERATURE (°C) ⁽¹⁾	OT_WARN_LIMIT THRESHOLD (°C BIN)	TEMPERATURE (°C)	OT_WARN RESET THRESHOLD (°C BIN)
100	01100100	80	1010000
105	01101001	85	1010101
110	01101110	90	1011010
115	01110011	95	1011111
120	01111000	100	1100100
125	01111101	105	1101001
130	10000010	110	1101110
135	10000111	115	1110011
140	10001100	120	1111000

(1) Lists only multiples of 5°C; but, the actual LSB is 1°C.



7.6.2.8.19 TON_RISE (61h)

Format

Description

Linea

The TON_RISE command sets the time in ms, from when the reference VREF starts to rise until it reaches the end value. It also determines the rate of transition of the reference VREF (either due to VREF_TRIM or

STEP_VREF_MARGIN_HIGH/ STEP_VREF_MARGIN_LOW commands), when this transition is executed during the soft-start state. Values written within the supported range of TON_RISE are mapped to the nearest supported increment.

TON_RISE is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).

An attempt to write a PAGE 1 (channel 2) SLAVE channel command results in a NACK'd command and the

reporting of an IVC fault and triggering of SMB_ALERT.

Default The default setting results in TON_RISE of 2.7ms

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		Exponent	t							Mantissa	١				
Bit	s	Field Na	me	De	escriptio	n									
7:	3	Exponen	t	Ìh De Th	efault: 11 nese defa	exponen 100 (bin) ult settin	t for the -4 (dec) gs are n	linear forn (62.5 µs ot progran read-only) mmable.	are igno	red.				
2:0 7:0		Mantissa	ı	Th De Mi Ma	efault: 00 inimum: / aximum:	Mantissa 0 0010 1 Any value Any valu	for the 011 (bine equal of equ	linear forr) 43 (dec) or less tha r than 120 read-only	(equival n 12 dec 0 dec is e	is equiva equivalen	alent to th t to 9 ms)0 μs		

Allowable values for TON_RISE are shown in Table 11.

Table 11. Allowable TON_RISE Values

TON_RISE TIME (ms)	MANTISSA (BINARY)
0.6	000 0000 1010
0.9	000 0000 1110
1.2	000 0001 0011
1.8	000 0001 1101
2.7	000 0010 1011
4.2	000 0100 0011
6	000 0110 0000
9	000 1001 0000
9	000 1001 0000



7.6.2.8.20 STATUS_BYTE (78h)

Format Unsigned binary

Description The STATUS_BYTE command returns one byte of information with a summary of the most critical faults.

STATUS_BYTE is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For

simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If configured as a master, each channel indicates faults on its own channel. However, if configured as a slave, the output voltage faults - OVF, UVF, PGOOD are only be set for that slave's master (which may be in the other IC for 3-ph and 4-ph systems) while these faults for the slave are set to 0. Flags related to IOUT and TEMPERATURE (OCF, OCW, OTF, OTW) are set on PAGE 0 for channel 1 and PAGE 1 for channel 2, in all modes. The STATUS_BYTE register also reports communication faults in the Other Faults bit.

Default 0x000000 (binary)

7	6	5	4	3	2	1	0	
0	OFF	OVF	OCF	VIN_UV	OTFW	cml	oth	
Bits	Field Name	Description	1					
7	0	Default: 0						
6	OFF	(Format: bir Output is O This bit is a including si 0: Unit is or 1: Unit is of	FF sserted if the uni mply not being ei n	t is not providing p nabled.	power to the outpu	t, regardless of the	e reason,	
5	OVF	(Format: bir Output Ove Triggers SN 0: (Default)	r-Voltage Fault IB_ALERT. For a	a slave configuration	on, this bit is set to	o 0.		
4	OCF	(Format: bir Output Ove 0: (Default)	r-Current Fault	current fault has no	ot occurred.			
3	VIN_UV	This bit is d This bit is m 0: (Default)	e (VIN) under-vo efined only on Pa nasked before so	AGE0. For PAGE1 ft-start is finished. roltage fault has no				
2	OTFW	(Format: bir Over-Temp OTF or OTV 0: (Default)	erature Fault/war W input has beer An over-tempera	rning n asserted by the e ature fault or warni	external sensor for ng has not occurre ccurred.			
1	cml	(Format: bir Communica This bit is u 0: (Default)	1: An over-temperature fault or warning has occurred. (= CML in PMBus Specification) (Format: binary) Communications, memory or logic fault has occurred. This bit is used to flag communications, memory or logic faults. 0: (Default) A communications, memory or logic fault has not occurred 1: A communications, memory or logic fault has occurred					
0	oth	(= NONE OF THE ABOVE in the PMBus Specification) (Format: binary) Other Fault This bit is used to flag faults not covered with the other bit faults. In this case, UVF or OCW fau are examples of other faults not covered by the bits [7:1] in this register. 0: (Default) A fault or warning not listed in bits [7:1] has not occurred. 1: A fault or warning not listed in bits [7:1] has occurred.						



7.6.2.8.21 STATUS_WORD (79h)

Format Unsigned binary

Description The STATUS_WORD command returns two bytes of information with a summary of the device's fault/warning

conditions.

STATUS_WORD is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. If

PAGE command is set to 11, then PAGE 0 of the status register is read.

The STATUS_WORD also reports a power good fault.

If configured as a master, each channel indicates faults on its own channel. However, if configured as a slave, the output voltage faults (OVF, UVF, PGOOD) are be set only for that slave's master (which may be in the other device for 3-phase and 4-phase systems) while these faults for the slave are set to 0. Flags related to IOUT and TEMPERATURE (OCF, OCW, OTF, OTW) are set on PAGE 0 for channel 1 and PAGE 1 for channel 2, in all modes.

The STATUS_WORD also reports communication faults in the Other Faults bit.

Default 00000000x000000 (binary)

7	6	5	4	3	2	1	0	7	6	5	4	3	2	1
VF	OCFW	0	MFR	PGOOD_Z	0	0	0	0	OFF	OVF	OCF	VIN_UV	OTFW	cml
В	its	Field Na	me	Descrip	ion									
	7	VF		(Format: Voltage For slave 0: (Defa	binary) Fault = (configualt) An o	OVF + Uurations, utput vol	pecification VF) this bit is tage fault or warnir	set to 0.		ot occurre	ed.			
	6	OCFW		(Format: Output 0 0: (Defai	binary) Surrent Fult) An o	ault OR	Bus Spec Warning er-current fault or w	= (OCF + fault or w	varning h		ccurred.			
	5	0		Default:	0									
	4	MFR		(Format: Internal Thermal 0: (Defa	binary) hermal t shutdov ılt) An ir	fault (fror vn fault fo	SD has no	p)	ed.					
	3	PGOOD	Z	(Format: Power G The Pow PGOOD reflected 0: (Defai	binary) ood Fau er Good window in the n ult) A Po	ult (in effe d fault is f. If the ch naster).		r Good In ag when configure not prese	ndication the conve d as a sl	erter outp ave, this	out voltag	e rises or fa et to "0" (PC		
2	::0	0		Default:										

The STATUS_WORD low byte is the STATUS_BYTE.



7.6.2.8.22 STATUS_VOUT (7Ah)

Format Unsigned binary The STATUS_VOUT command returns one byte of information relating to the status of the converter's output Description voltage related faults. The PMBus core is notified of these fault conditions via the 2 input pins labeled OVF and UVF. The PMBus core then communicates these faults to the host through its serial communication channel. STATUS_VOUT is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11. Default 00000000 (binary) 7 6 5 4 3 2 0 **OVF** 0 UVF 0 0 0 0 **Bits Field Name** Description (= VOUT OV Fault in the PMBus Specification) 7 **OVF** (Format: binary) Output Over-Voltage Fault Set based upon the value stored in MFR_SPECIFIC_07 (D7h). If the channel is configured as a slave this bit are set to 0 (this bit is only reflected in the master). 0: (Default) An output over-voltage fault has not occurred. 1: An output over-voltage fault has occurred. 0 Default: 0 6:5 UVF (= VOUT UV Fault in the PMBus Specification) 4 (Format: binary) Output Under-Voltage Fault Set based upon the value stored in MFR_SPECIFIC_07 (D7h). If the channel is configured as a slave this bit are set to 0 (this bit is only reflected in the master). The UV fault indicates only an under-voltage condition at the FB pin and may not necessarily reflect an over-current situation. However, during an output crowbar short condition, the FB may sag below the UV threshold level before the current reaches the OC threshold, resulting in a UV fault. If the IOUT_OC_FAULT_ RESPONSE register is selected to the retry setting, and the output short is persistent, an over-

7.6.2.8.23 STATUS_IOUT (7Bh)

0

3:0

OCF

Description	The STATUS_IOUT command returns one byte of information relating to the status of the converter's output curren related faults. The PMBus core is notified of these fault conditions via the inputs OCF and OCW. STATUS_IOUT is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE
	must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. Fo simultaneous access of channels 1 and 2, PAGE command must be set to 11.

0

0

current fault are triggered for subsequent startup retry attempts.

0: (Default) An output under-voltage fault has not occurred.

1: An output under-voltage fault has occurred.

0

Default: 0

OCW

Bits	Field Name	Description
7	OCF	(= IOUT OC Fault in the PMBus Specification) (Format: binary) Output Over-Current Fault Set based upon the value stored in IOUT_OC_FAULT_LIMIT 0: (Default) An output over-current fault has not occurred. 1: An output over-current fault has occurred.
6	0	Default: 0

Product Folder Links: TPS40428

0

0

0

0



www.ti.com

OTF

5:0

0

Bits	Field Name	Description
5	ocw	(= IOUT OC Warning in the PMBus Specification) (Format: binary) Output Over-Current Warning Set based upon the value stored in IOUT_OC_WARN_LIMIT. 0: (Default) An output over-current warning has not occurred. 1: An output over-current warning has occurred.
4:0	0	Default: 0

7.6.2.8.24 STATUS_TEMPERATURE (7Dh)

OTW

0

Default: 0

Format	Unsigned b	oinary					
Description	die temper STATUS_1 device, PA	ature related fault FEMPERATURE i GE must be set to	s. s a paged registe o 0. In order to ac	r. In order to acce cess this register	information relating ess this register for for channel 2 of th SE command must	channel 1 of the Te TPS40428 devi	TPS40428
Default	00000000	(binary)					
7	6	5	4	3	2	1	0

0

0

Bits	Field Name	Description
7	OTF	(= OT Fault in the PMBus Specification) (Format: binary) Over-Temperature Fault 0: (Default) A temperature fault has not occurred. 1: A temperature fault has occurred.
6	OTW	(= OT Warning in the PMBus Specification) (Format: binary) Over-Temperature Warning 0: (Default) A temperature warning has not occurred. 1: A temperature warning has occurred.

0



7.6.2.8.25 STATUS_CML (7Eh)

Format Unsigned binary

Description The STATUS_ CML command returns one byte containing PMBus serial communication faults.

Default 00000000 (binary)

7	6	5	4	3	2	1	0
ivc	ivd	pec	mem	0	0	oth	0
Bits	Field Name	Descriptio	n				
7	ivc	(Format: bi Invalid or u 0: (Default) 1: Invalid o An attempt	nary) nsupported Comr Invalid or unsupp r unsupported Co to write an invalid	oorted Command mmand Received d PAGE 1 SLAVE	not Received.	d results in a NAC	:K'd command
6	ivd	(Format: bi Invalid or u 0: (Default)	nary) nsupported data l	oorted data not Re			
5	pec	(Format: bi Packet Erro This is a C + 1 0: (Default)	nary) or Check Failed	eck Passed	,	olemented as CRC	$S(x) = x^8 + x^2 + x^1$
4	mem	(Format: bi Memory Fa This bit ind	nary) ault Detected icates a fault with No fault detected	n the PMBus Spec the internal mem	,		
3:2	0	Default: 0					
1	oth	(Format: bi Other Com 0: (Default)	nary) munication Fault A communicatior			this table has not o	occurred.

Product Folder Links: TPS40428

0

0

Default: 0



7.6.2.8.26 STATUS_MFR_SPECIFIC (80h)

Format	Unsigned binary
Description	The STATUS_MFR_SPECIFIC command returns one byte containing manufacturer-specific faults or warnings.
Default	00000000 (binary)

7	6	5	4	3	2	1	0					
otfi	х	х	ivaddr	ch1_sps_flt	ch2_sps_flt	ch1_slave	ch2_slave					
Bits	Field Name	Descriptio	n									
7	otfi	This bit is r temperatur 0: (Default)	Over temperature fault internal. This bit is required to distinguish an over temperature fault internal to TPS40428 from an externatemperature fault. O: (Default) The internal temperature is below the fault threshold. 1: The internal temperature is above the fault threshold.									
6:5	X	Default: 0										
4	ivaddr	This bit is s	Bus address set when the PMB the device respon			ot resolve to a va	lid address. In					
3	ch1_sps_flt	Channel 1 This bit rep	(Format: binary) Channel 1 smart power-stage fault This bit reports that the smart power-stage has declared a fault (either over-current or over-temperature) on the TSNS1 pin of TPS40428. 0: (Default)									
2	ch2_sps_flt	Channel 2 This bit rep	(Format: binary) Channel 2 smart power-stage fault This bit reports that the smart power-stage has declared a fault (either over-current or over-temperature) on the TSNS2 pin of TPS40428.									
1	ch1_slave	Channel 1 This bit is s power-up).	(Format: binary) Channel 1 Slave This bit is set when channel 1 is configured as a slave channel (by pulling FB1 > 2.5 V before power-up). It is only used for internal read purposes and does not trigger SMBLERT. 0: (Default)									
0	ch2_slave		Slave set when channel It is only used for									



7.6.2.8.27 READ_VOUT (8Bh)

Forma	t	Li	Linear												
Descri	ption	TI R P	ne expon EAD_VO AGE[7],[(ent is set UT is a p	command to -9 by aged reg e set to 0 e set to 0	VOUT_I ister. In ord	MODÉ. V order to a er to acc	OUT = M access Ri ess REAI	lantissa : EAD_VO D_VOUT	 2^{Exponer} UT regist register 	er for ch for chanr	annel 1 duel 2 of th	f the TPS	S40428 d	levice,
Defaul	t	00	000h												
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
							Man	tissa							
В	its	Field Na	me	De	escription	n									
7	:0	Mantissa	1	Ìr De	(Format: unsigned binary) This is the Mantissa for the linear format. Default: 0000 0000 0000 0000 (bin) 0 (dec) Note: Any values written to read-only registers are ignored.										

7.6.2.8.28 READ_IOUT (8Ch)

Format		Lir	Linear												
Description	M No A RI PA	The READ_IOUT command returns the output current in amps for each channel. The reading from the Measurement System must be manipulated in order to convert the measured value into the desired value (IOUT). Note: only positive currents are reported. Any computed negative current (For example, 0 measured current and –4 A IOUT_CAL_OFFSET) is reported as 0 A. READ_IOUT is a paged register. In order to access READ_IOUT register for channel 1 of the TPS40428 device, PAGE[7],[0] must be set to 00. In order to access READ_IOUT register for channel 2 of the TPS40428 device, PAGE[7],[0] must be set to 01. PAGE[7],[0] register cannot be set to 11 for READ_IOUT command.													
Default		E	000h												
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
7	6	6 5 4 3 2 1 0 7 6 5 4 3 2									1	0			
		Evnononi	ponent Mantissa												

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11100 (bin) -4 (dec) (62.5 mA lsb) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 00000000 (bin) 0 (dec) Note: Any values written to read-only registers are ignored.

Format



7.6.2.8.29 READ_TEMPERATURE_2 (8Eh)

Linear

Description The READ_TEMPERATURE_2 command returns the temperature in degrees Celsius of the current channel

specified by the PAGE command.

Default F064h

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11110 (bin) –2 (dec) 0.25°C These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 0110 0100 (bin) 100 (dec) Note: Any values written to read-only registers are ignored.

7.6.2.8.30 PMBus_REVISION (98h)

Format Binary

Description The PMBus_REVISION command returns the revision of the PMBus to which TPS40428 is compliant. TPS40428 is

compliant to revision 1.1 of the PMBus specification.

Default 00010001b

| r/w ^E |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Bits	Field Name	Description	
7:0			

7.6.2.8.31 MFR_SPECIFIC_00 (D0h)

Format Unsigned binary

Description The MFR_SPECIFIC_00 register is dedicated as a user scratch pad

Default 0000h

The default power-up state can be changed using the STORE_USER commands.

| r/w ^E |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Bits	Field Name	Description	
7:0			



7.6.2.8.32 MFR_SPECIFIC_04 (VREF_TRIM) (D4h)

Format

Linear

Description

The VREF_TRIM command is used to apply a fixed offset voltage to the reference voltage.

VREF = 600 mV + (VREF_TRIM + STEP_VREF_MARGIN_x) × 2 mV

The maximum trim range is 10% / –20% of nominal VREF (600 mV) in 2-mV steps. Permissible values are from 60 mV to –120 mV. Including settings from both VREF_TRIM and STEP_VREF_MARGIN_x commands, the net permissible range of VREF is 60 mV to –180 mV.

If the commanded VREF_TRIM is outside its valid range, then that value is not accepted; it also causes the device to set the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML registers, and triggers SMB_ALERT.

If the combined VREF set by VREF_TRIM and/or STEP_VREF_MARGIN_x is outside the acceptable range, it causes the device to set the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML registers, it triggers SMB_ALERT, and the VREF are set to the highest or lowest allowed value (based on the commanded level).

The VREF transition occurs at the rate determined by the TON_RISE (61h) command if the transition is executed during soft-start. Any transition in VREF after soft-start occurs at the rate determined by the highest programmable TON_RISE of 9 ms.

The VREF_TRIM has two data bytes formatted as two's complement binary integer and can have positive and negative values.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command is ignored. (In analog, the master programmed value are used in a multi-phase system. No special action needed from digital.)

An attempt to write the SLAVE channel command, or when in AVS mode results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default

0000h (Fixed Offset Voltage = 0 V)

The default power-up state can be changed using the STORE_USER commands.

r/w ^E	r*	r*	r [*]	r [*]	r [*]	r*	r [*]	r [*]	r*	r/w ^E					
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Bit	s	Field Na	me	De	escriptio	n									
7:0)	High Byt	e	Ď∈ Mi Ma	aximum:	00 0000 111 111 0000 00	ì (bin) (s 00 (bin) (sign exter sign exte ension b	ndeď)	ot otherwis	se progra	mmable			
7:0)	Low Byte	•	Ď∈ Mi Ma	nimum: 1 aximum:	00 0000 1100 010 0001 11)Ò (bín) — 10 (bin) 3	30 (dec) ((–120 m 60 mV)	V) (sign e			npliment)		



7.6.2.8.33 MFR_SPECIFIC_05 (STEP_VREF_MARGIN_HIGH) (D5h)

Format

Linear

Description

The STEP_VREF_MARGIN_HIGH command is used to increase the value of the reference voltage by shifting the reference higher. When the OPERATION command is set to Margin High, the reference increases by the voltage (in mV) indicated by this command.

Thus, the changed reference is given by:

VREF = 600 mV + (VREF_TRIM + STEP_VREF_MARGIN_HIGH) × 2 mV

The maximum range is 0 to 10% (60 mV) of nominal VREF (600 mV) in 2-mV steps. Including settings from both VREF_TRIM and STEP_VREF_MARGIN_x commands, the net permissible range of VREF is 60 mV to -180 mV. If the commanded STEP_VREF_MARGIN_HIGH is outside its valid range, then that value is not accepted; it also causes the device to set the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML registers, and triggers SMB_ALERT.

If the combined VREF set by VREF_TRIM and/or STEP_VREF_MARGIN_x is outside the acceptable range, it causes the device to set the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML registers, it triggers SMB_ALERT, and the VREF are set to the highest or lowest allowed value (based on the commanded level).

The VREF transition occurs at the rate determined by the TON_RISE (61h) command if the transition is executed during soft-start. Any transition in VREF after soft-start occurs at the rate determined by the highest programmable TON_RISE of 9 ms.

This is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. (In analog, the master programmed value is used in a multi-phase system. No special action needed from digital.) When in AVS mode, this command is ignored.

An attempt to write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default

0000 0000 0001 1110 (binary)

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r	r	r/w ^E				
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Bi	ts	Field Na	me	De	escription	n									
7:	:0	High Byte	e	Ď€ Mi Ma	ormat: bir efault: 000 inimum: 0 aximum: 0 ote: Any v	00 0000 000 000 0000 000	0 (bin) 00 (bin)	ead-only	registers	are igno	ored.				
7:	:0	Low Byte	•	Ťh De Mi	efault: 000 inimum: 0	es a pos 01 1110 0000 000	(bin) 30 0 (bin) 0	(dec) (60 (dec) (0	e on to de mV = 10 mV) 60 mV =	% perce	ent)				



7.6.2.8.34 MFR_SPECIFIC_06 (STEP_VREF_MARGIN_LOW) (D6h)

Format

Linea

Description

The STEP_VREF_MARGIN_LOW command is used to decrease the reference voltage by shifting the reference lower. When the OPERATION command is set to Margin Low, the output decreases by the voltage indicated by this command.

Thus, the changed reference is given by: $VREF = 600 \text{ mV} + (VREF_TRIM + STEP_VOUT_MARGIN_LOW) \times 2 \text{ mV}$ The maximum range is 0 to -20% (-120 mV) of nominal VREF (600 mV) in 2-mV steps. Including settings from both VREF_TRIM and STEP_VREF_MARGIN_x commands, the net permissible range of VREF is 60 mV to -180 mV. If the commanded STEP_VREF_MARGIN_LOW is outside its valid range, then that value is not accepted; it also causes the device to set the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML registers, and triggers SMB_ALERT.

If the combined VREF set by VREF_TRIM and/or STEP_VREF_MARGIN_x is outside the acceptable range, it causes the device to set the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML registers, it triggers SMB_ALERT, and the VREF is set to the highest or lowest allowed value (based on the commanded level).

The VREF transition occurs at the rate determined by the TON_RISE (61h) command if the transition is executed during soft-start. Any transition in VREF after soft-start occurs at the rate determined by the highest programmable TON_RISE of 9 ms.

This is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. (In analog, the master programmed value is used in a multi-phase system. No special action needed from digital.)

An attempt to write the SLAVE channel command, or when in AVS mode results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.

Default

1111 1111 1110 0010 (binary)

The default power-up state can be changed using the STORE_USER commands.

r/w ^E	r*	r*	r*	r*	r*	r*	r*	r*	r*	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Bits	S	Field Na	ıme	De	escriptio	n									
7:0)	High Byt	е	Ď€ Mi Ma	ormat: bir efault: 11 inimum: 1 aximum: (ts 6:0 car	11 1111 111 111 0000 00	l 1 (bín) (s 00 (bin)	sign exter	nded)	not other	rwise pro	grammalı	ole		
7:0)	Low Byte	Э	`Tr De Mi Ma	efauİt: 11 [,] inimum: 1 aximum: (es a neg 10 0010 100 010 0000 00	gative offs (bin) -30 00 (bin) -6 00 (bin) 0	(dec) (-6 60 (dec) (0 (dec) (0	50 mV = -120 m\ mV)	default VF -10% per / = -20%	rcent) percent)		ole		



7.6.2.8.35 MFR_SPECIFIC_07 (PCT_VOUT_FAULT_PG_LIMIT) (D7h)

Format Unsigned binary integer

Description The PCT_VOUT_FAULT_PG_LIMIT is to set the PGOOD, VOUT_UV and VOUT_OV limits.

This is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. (In analog, the master programmed value is used in a multi-phase system. No special action needed from digital.)

An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an

IVC fault and triggering of SMB_ALERT.

Default: 01

Default XXXX XX01 (binary)

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r/w ^E	r/w ^E				
7	6	5	4	3	2	1	0				
Χ	X	X	X X X X PG[1:0]								
Bits	Field Name	Description	Description								
			X indicates writes are ignored and reads are 0								
7:2	Χ	X indicates	writes are ignor	ed and reads are 0							

Table 12 lists the overvoltage, undervoltage, and powergood threshold voltages. Bit [13] of MFR_SPECIFIC_16 (E0h) register determines the overvoltage setting.

Table 12. OV, UV, PGOOD Threshold Values

DC[4]	DCIO	UV_fault	PG_low	PG_high	OV_	fault	ov
PG[1]	PG[0]	(%)	(%)	(%)	(%)	(mV)	SETTING
0	0	-16.8	-12.5	12.5	16.8		
0	1	-12.0	-7.0	7.0	12.0	2/2	Tracking
1	0	-29.0	-23.0	7.0	16.8	n/a	Tracking
1	1	-29.0	-23.0	7.0	12.0		
0	0	-16.8	-12.5	12.5		800	
0	1	-12.0	-7.0	7.0	2/0	700	Fixed
1	0	-29.0	-23.0	7.0	n/a	800	rixed
1	1	-29.0	-23.0	7.0		700	



7.6.2.8.36 MFR_SPECIFIC_08 (SEQUENCE_TON_TOFF_DELAY) (D8h)

Format Unsigned binary integer

Description The SEQUENCE_TON_TOFF_DELAY command is used to set the delay for turning on the device and the delay for

turning off the device as a ratio of TON_RISE.

This is a paged register. In order to access this register for channel 1 of the TPS40428 device, PAGE must be set to 0. In order to access this register for channel 2 of the TPS40428 device, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the

SLAVE channel for this command are ignored. In such a case, internally the TON_DELAY is set to the minimum

value of 50 µs and TOFF_DELAY is set to zero (overriding any contents of EEPROM).

An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an

IVC fault and triggering of SMB_ALERT.

Default 000X 000X (binary)

The default power-up state can be changed using the STORE_USER commands.

r/w ^E	r/w ^E	r/w ^E	r	r/w ^E	r/w ^E	r/w ^E	r
7	6	5	4	3	2	1	0
	TON_DEL<2:0>		Χ		TOFF_DEL<2:0>		X
Bits	Field Name	Description					
7:5	TON_DEL<2:0>	This parame	o ' = TON_RISE of ter controls the		ON = 1 until soft-st mp without delay)	art sequence begi	ins.
4	Χ	X indicates v	vrites are ignore	d and reads are ()		
3.1	TOFE DEL 2:05	(Format: hin	any)				

TOFF_DEL<2:0> (Format: binary) Default: 000b TOFF_DELAY = TON_RISE x TOFF_DEL<2:0> This parameter controls the delay from when ON = 0 until the output is disabled. The default value is 0 ms. (Shut off the output without delay) 0 Χ X indicates writes are ignored and reads are 0

Table 13. Delay Time Ratios

TON_DEL<2:0> TOFF_DEL<2:0>	DELAY TIME RATIO (MULTIPLE OF TON_RISE)
000	0 ⁽¹⁾
001	1
010	2
011	3
100	4
101	5
110	6
111	7

(1) default (no delay)

NOTE

If the device turns off due to a turn-off delay time, any attempt to turn on the device before the turn-off delay time expires should be avoided. The device is available to be turned on only after the turn-off delay time expires and the device has been turned off,



7.6.2.8.37 (E0h) MFR_SPECIFIC_16 (COMM_EEPROM_SPARE)

Format Unsigned binary

Description This register contains EEPROM backed bits brought out to the top of the digital block IO for possible future use by

analog or digital circuits

Default 1011 0001 xxxx x011 (binary)

The default power-up state can be changed using the STORE_USER commands.

	COMM_EEPROM_SPARE										
r/w ^E	r/w ^E	r/w ^E	r/w ^E	r	r	r	r				
15	14	13	12	11	10	9	8				
PGOOD_DEL_EN	DIS_API_CNT	FIX_OVP_EN	DIS_SSPB								

			COMM_EEP	ROM_SPARE			
r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0
Bits	Field Name	Descripti	on				
15	PGOOD_DLY_EN	Default: 1 PGOOD [Delay Enable	d/write) 2-ms delay for PGC	OOD detection dur	ring startup.	
14	DIS_API_CNT	Default: 0 Disables 3 This bit, w enabled w	3-clock count for A hen high, disables	PI valley active sta the 3-clock counter alley function can re	er for API valley. V		
13	FIX_OVP_EN	Default: 1 Enable fix This bit, w voltage co	ed output voltage when high, enables omes up. When the	ŕ	OV protection is	enabled instead a	
12	DIS_SSPB	Default: 1 Disable por This bit af begins on switching	re-bias initiation affects the PWM sig ly if the COMP vol	ter soft-start seque nal only during pre tage is higher than after soft-start sequ	bias startup. Whe the PWM ramp value	n this bit is high, F alley. When this b	it is low, PWM

7.6.2.8.38 MFR_SPECIFIC_21 (OPTIONS) (E5h)

Format Unsigned binary

Description This register is used for setting user selectable options for the TPS40428 controller.

Default 0111 1111 0000 0000 (binary)

The default power-up state can be changed using the STORE_USER commands.

	Common/Shared											
r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w					
7	6	5	4	3	2	1	0					
TCO	CH2_CSGAI	N_SEL<2:0>	CH1_CSGAI	N_SEL<1:0>	en_adc_cntl	EN_TSNS_FLT	EN_SPS					
r	r	r	r	r	r	r/w ^E	r/w					
7	6	5	4	3	2	1	0					

Product Folder Links: TPS40428

SMB_OV

msps_flt



Bits	Field Name	Description
7	тсо	(Format: binary) Default: 0b Temperature compensation override 0: OCF, OCW thresholds and current measurements are temp compensated 1: Temperature compensation is "disabled" TCO is a non-paged bit. Any change on TCO bit is applied to both page 0 and page 1.
6:5	CH2_CSGAIN_SEL< 1:0>	(Format: binary) Default: 11b Ch2 current-share gain select This 2-bit bus is used to select the gain of the current-sharing circuit in channel 2. For high DCR/L ratios, the user can select lower gains for current-loop stability.
4:3	CH1_CSGAIN_SEL< 1:0>	(Format: binary) Default: 11b Ch1 current-share gain select This 2-bit bus is used to select the gain of the current-sharing circuit in channel 1. For high DCR/L ratios, the user can select lower gains for current-loop stability. 00: 50 V/V gain 01: 40 V/V gain 10: 30 V/V gain 11: 20 V/V gain
2	en_adc_ctl	(Format: binary) Default: 1b Enable ADC Control Bit. 0: Disable ADC operation. 1: Enable ADC operation.
1	EN_TSNS_FLT	(Format: binary) Default: 1b Enable fault input from TSNSx pins This bit, when high, makes the device sensitive to fault communication from the TI smart power stage, the device declares SPS_FLT (smart power stage fault) and OT fault when the TSNSx voltage is above 2.7 V. When this bit is low, the device ignores the fault indication from the smart power stage and declares an OT fault only when the TSNSx voltage is above 2.7 V. Whether this bit is high or low, the device performs over temperature protection and declares OT fault when TSNSx voltage is above the OT fault threshold.
0	EN_SPS	(Format: binary) Default: 1b Enable smart power-stage This bit, when high, allows the device to interface with TI's smart power stage module. Supported areas of compatibility are PWM interface, temperature monitoring, current sensing, and fault communication. To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect. Only a power-down event prompts this signal to reset. (A RESTORE_DEFAULT_ALL command does not change the behavior of this bit).
7:2		Note: Any values written to read-only registers are ignored.
1	SMB_OV	(Format: binary) Default: 0b Make SMBALERT an OV fault indicator. This has page 0 scope only (in effect, it is defined only or page 0; the page 1 bit is not used). 0: SMBALERT functions normally 1: SMBALERT reports only OV_FAULT
0	msps_flt	(Format: binary) Default: 0b (PAGE scope) 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_MFR_SPECIFIC[3] / STATUS_MFR_SPECIFIC[2] (corresponding to the CH1_SPS_FLT and CH2_SPS_FLT respectively).

Format



7.6.2.8.39 MFR_SPECIFIC_22 (PWM_OSC_SELECT) (E6h)

Unsigned binary

Description This register is used for setting user selectable PWM phase configuration (sync enable, direction of frequency

synchronization pulses - in or out - in a master channel and number of phases) in a multi-phase system.

synchronization pulses – in orout - in a master channel and number of phases) in a multi-phase system

Default 0000h

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
											SYNC_N	10DE<1:0>	ENSYNC	PH	ASE	
Е	Bits	Field N	Name		Descrip	otion										
	7:0 7:5				Note: A	Note: Any values written to read-only registers are ignored.										
	4:3 SYNC_MODE<1:0>				These be channel 1. To chand the 2. If chasignals a case of invalid constant 10: Extend 10: Extend 11: Extend	00b onization onits allow 1 in on ange the rebook annel 1 is on the Soot slave data – ir S_CML general cloernal	n configuent to configuent the device of several the device as a slave SYNC an channel of effect, the device of synch conficulty of the configuration of the	er to coneral open the use ice via pe, then the d PHDE 1, any a he 'cml' are set, a with int/NC pin/NC pin/	figure thrating mer must of cower do nese bits T pins rettempt to bit in the and SM remal phand extended and extended and extended so the constant of the cons	ne internodes as change to	described this value in the new value remaily force aride the in a "0" to eith US_BYTE rRT asserted witch position internal; swease signal	below. In the registe ue to take e ed to <1:1> Internal clock her one or both egister and it. It ions 1 and 3 Internal cosition on PHDET	indicating the and phase a oth bits are to the 'ivd' bit in	he EEPF at extern zero sign reated as n the ositions	al als. In s	
	2	ENSY	NC	(Format: binary) Default: 0b Synchronization enable This bit, when high, enables the synchronization drivers. 0: Synchronization is disabled 1: Synchronization is enabled												
	1:0	PHASI	E		This pai the IC. frequen 1. To ch and the 2. If cha or 4-ph bit is tre in the S 00: Inde 01: Two 10: Thre	00b of of phase of phase of phase of phase of phase of the phase of th	ses in the is is used ormation channel price value, the devise a slave can be estimated to the control of the c	to configing the use the use the use the use the use the the the the the the the the the th	gure the used insingles. If must cover do ne bit Ph. In such effect, if e set, all peration is single eveen two	number dide the lead to the le	of phases PWM oscillathis value in the new value in the n	ator to set the registe ue to take e ally forced to annel 1, any STATUS_BY	r-supply sys ne master sw r, save it to t ffect. o 1 indicating attempt to v TE register a	vitching he EEPF g that onl vrite a "0	ROM ly 3-ph " to this	

NOTE

A 120° phase shift can be achieved between three phases at 3-phase plus 1-phase configuration, the 1-phase rail has the same phase as channel 1 of the master IC.

A 90° phase shift can be achieved between all four phases at all other configurations listed in the table. SYNC pins of two devices need to be connected, and PHSET pins of two devices need to be connected.



Table 14. Phase Configurations⁽¹⁾

DUACE CONFIGURATIONS		MASTER IC		SLAVE IC				
PHASE CONFIGURATIONS	SYNC_MODE	ENSYNC	PHASE	SYNC_MODE	ENSYNC	PHASE		
3-phase + 1-phase	00	1	10	11	1	10		
4-phase	00	1	11	11	1	11		
2-phase + 2-phase	00	(2)	11	11	(2)	11		
2-phase + dual-output	00	(2)	11	11	(2)	11		
Dual-output + dual-output	00	(2)	11	11	(2)	11		

- (1) For 3-phase plus 1-phase configuration and 4-phase configuration, SYNC_MODE, ENSYNC and PHASE can be programmed, saved to EEPROM at one time and then reboot the device for the new value to take effect.
- (2) For all other configurations listed in the table, follow these steps to program two devices to avoid potential damage.
 - 1. Set ENSYNC to 0 on each device.
 - 2. Program SYNC_MODE and PHASE correctly at both devices, save to the EEPROM and then reboot the devices.
 - 3. Set ENSYNC to 1 on each device to enable synchronization between two devices. No reboot is needed.

7.6.2.8.40 MFR_SPECIFIC_23 (MASK SMBALERT) (E7h)

Format	Unsigned binary

Description The MFR SPECII

The MFR_SPECIFIC_23 (MASK SMBALERT) command may be used to prevent a warning or fault condition from asserting the SMBALERT signal. This command is unique in that it is partially paged; and partially common/shared – since some faults are channel dependent; and others are channel independent. The upper 8 bits

common/shared – since some faults are channel dependent; and others are channel independent. The upper 8 bits of this register always controls and accesses the shared/common set of faults, regardless of the (00h) PAGE setting. However, the control and access for the lower 8 bits of this register are (00h) PAGE dependent and controls or reflects the currently selected page.

TPS40428 only provides below two options for MASK_SMBALERT setting.

- When en_auto_ARA bit (auto Alert Response Address response) is enabled, all other bits in this PMBus register need to be disabled.
- When en_auto_ARA bit is disabled, any other bits in this PMBus register can be set as desired.

Default 00001

The default power-up state can be changed using the STORE_USER commands.

				PAGE0, PAGE1											
r/w	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w	r/w ^E	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
motfi	mprtcl _err	msmb _TO_e rr	mivc	mivd	mpec	mmem	en_aut o_ARA	mOTF	mOTW	mOCF	mOC W	mOVF	mUVF	mPGO OD_Z	mVIN_ UV

Bits	Field Name	Description
7	motfi	(Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_MFR_SPECIFIC[7]
6	mprtcl_err	(Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of SMB Protocol Error from the PMBus interface module. One of 2 sources is STATUS_CML[1].
5	msmb_TO_err	(Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of SMB_TIMEOUT from the PMBus interface module. One of 2 sources is STATUS_CML[1].
4	mivc	(Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_CML[7]
3	mivd	(Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_CML[6]





Bits	Field Name	Description
2	mpec	(Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_CML[5]
1	mmem	(Format: binary) Default: 0b 0: No effe <u>ct upon SMBALERT</u> 1: Masks SMBALERT assertion due to setting of STATUS_CML[4]
0	en_auto_ARA	(Format: binary) Default: 0b Enables auto Alert Response Address response. When this feature is enabled, the hardware automatically masks any fault source currently set from re-asserting SMB_ALERT when this TPS40428 device responds to an ARA on the PMBus. This prevents PMBus "bus hogging" in the case of a persistent fault in a device that consistently wins ARA arbitration due to its device address. In contrast, when this bit is cleared, immediate re-assertion of SMB_ALERT is allowed in the event of a persistent fault and the responsibility is upon the host to mask each source individually. When WRITE_PROTECT is set to 20h, 40h or 80h, en_auto_ARA is enabled automatically.
7	mOTF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_TEMPERATURE[7]
6	mOTW	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_TEMPERATURE[6]
5	mOCF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_IOUT[7]
4	mOCW	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_IOUT[5]
3	mOVF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_VOUT[7]
2	mUVF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_VOUT[4]
1	mPGOOD_Z	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_WORD[11]
0	mVIN_UV	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon SMBALERT 1: Masks SMBALERT assertion due to setting of STATUS_BYTE[3]



7.6.2.8.41 MFR_SPECIFIC_25 (AVS_CONFIG) (E9h)

Format Unsigned binary

Description This register is used for setting user selectable AVS configuration (AVS enable, double transmission check, payload

size, and VREF slew-rate).

Default 0002h

The default power-up state can be changed using the STORE_USER commands.

		- 11	ie deia	iuit pow	rei-up s	iale Ca	all be ci	lariyeu	using t	ile STORL_	USER COMMINA	ius.				
r/w ^E	r	r	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	r/w ^E	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
AVS_EN										AVS_IO	AVS_STUP	TX2	PAYLOA	D<1:0>	SLEW	
Bits	F	ield Na	ıme		Description											
7	AVS_EN (Format: binary) Default: 0b AVS mode enable This bit, when high, enables the AVS mode of operation. Otherwise, the IC operates in the r AVS mode. All other AVS commands (in effect, MFR_SPECIFIC_26, MFR_SPECIFIC_27, MFR_SPECIFIC_28, and MFR_SPECIFIC_29) are write-disabled (read-only access) in the mode. An attempt to write to any of these registers in the AVS mode results in the "oth" bit i STATUS_CML to be set and SMBALERT to be declared. (MFR_SPECIFIC_27 has a slight exception here, as it is writeable in AVS_STARTUP mode). Also, the following PMBus comr related to VREF_TRIM and MARGIN are disabled (both read and write) and NACK'd in the mode: MFR_04 (D4h) VREF_TRIM MFR_05 (D5h) STEP_VREF_MARGIN_HIGH MFR_06 (D6h) STEP_VREF_MARGIN_LOW To change this value, the user must change this value in the register, save it to the EEPROI then reboot the device via power down for the new value to take effect. 0: PMBus mode enabled 1: AVS mode enabled												7, ne AVS bit in ght ommands ne AVS			
6:0 7:6					Note: Any values written to read-only registers are ignored.											
5	А	VS_IO			(Format: binary) Default: 0b AVS I/O adjust This bit, when high, changes the internal logic level detection circuit (sensing the AVS_CLK and AVS_DATA signals at the IC pins) from 2.5 V to 1.8 V. This signal is only defined on PAGE 0 (channel 1). Since there is a single AVS interface to TPS40428, the setting here effectively applied to both channels. The corresponding bit on PAGE 1 is read-only and set to a default of 0. O: AVS CLK and DATA signals from ASIC are at 2.5-V logic 1: AVS CLK and DATA signals from ASIC are at 1.8-V logic										GE 0 ly applies	
4	A	VS_ST	'UP		Defau AVS s This b mode effect are a the-fly	startup bit whe The h it car few ke a. Whe '" by s b. Whe	mode in high AVS_S not be ey featuen in the imply clen in the	enables TARTU enableous res of the AVS of th	P moded in the he AVS mode, the standard standar	e can only be non-AVS mands S_STARTUP the user can tate of the AV TUP mode, the	S_STARTUP me enabled where ode, even if the mode: change to and S_STUP bit, whe reference vor REF is control	the char AVS_S from the vithout had	annel is in the STUP bit is e AVS_STA aving to por REF is dete	ne AVS n set high.) ARTUP m wer-cycle ermined b	node (in . There ode "on- the part y the	

c. When in the AVS_STARTUP mode, the user can change the contents of MFR_27 (EB) by PMBus to enable the control of the VREF by PMBus

o After SoftStart (this is Normal Operation), Slew rate is controlled by AVS_SLEW

d. When in the AVS_STARTUP mode, all commands on the AVS bus are ignored.

Product Folder Links: TPS40428

depending on what operating state the channel is in:

(MFR25[0]).

o While on SoftStart, Slew rate is controlled by TON_RISE.



Bits	Field Name	Description
3	TX2	(Format: binary) Default: 0b AVS Double Transmission Check Select This bit is used to force the AVS slave to require any AVS command to be issued twice before it is acted upon. 0: Every commit-write actually takes effect as indicated by the AVS Master. 1: Every commit-write attempt must be performed twice for it to take effect. This bit should not change while AVS is enabled.
2:1	PAYLOAD<1:0>	(Format: binary) Default: 01b AVS Payload Configuration This bit-field determines the number of bits that the device uses for sending "Voltage" in an AVS read frame, as well as the number of bits that the device expects in an AVS write frame. Considering that TPS40428's encoding for the DAC voltage requires 10 bits, the setting for 8 bits is not acceptable. 00: 8-bit voltage – Reserved, not to be used in TPS40428. 01: 10-bit voltage, the minimum size (and the default setting). 10: 12-bit voltage. Allowed. 11: 16-bit voltage. Allowed. This bit field should not change while AVS is enabled.
0	SLEW	(Format: binary) Default: 0b AVS Slew rate select This bit is used to select between fast (default) and slow AVS transition rates by adjusting the slew rate of the error-amplifier reference voltage VREF. 0: Fast AVS slew rate selected (200 mV / 30 μs) 1: Slow AVS rate selected (2 mV / 30 μs – slowest soft-start rate)

Table 15 summarizes the various mode transitions.

Table 15. Mode State Transitions

INITIAL MODE		NPUT DITIONS	IF THIS EVENT OCCURS	FINAL MODE
	AVS_EN	AVS_STUP	OCCURS	WIODE
AVS	Χ	X	No power-cycle	AVS
AVS	1	0	Power cycle	AVS
AVS	1	1	Power cycle	AVS_STARTUP
AVS	0	Х	Power cycle	PMBus
AVS	Х	1	No power cycle	AVS_STARTUP
AVS_STARTUP	Χ	1	No power cycle	AVS_STARTUP
AVS_STARTUP	1	0	With or without power cycle	AVS
AVS_STARTUP	1	1	Power cycle	AVS_STARTUP
AVS_STARTUP	0	X	Power cycle	PMBus
PMBus	Х	Х	No power cycle	PMBus
PMBus	0	Х	Power cycle	PMBus
PMBus	1	0	Power cycle	AVS
PMBus	1	1	Power cycle	AVS_STARTUP



7.6.2.8.42 MFR_SPECIFIC_26 (AVS_ADDRESS) (EAh)

Format Unsigned binary Description This register is used for setting the device and channel address for AVS communication purposes. This register is read-only while in AVS mode. Any attempted write access when both channels are in the AVS mode results in an ACK'ed command; but the "oth" bit in STATUS_CML is set and SMB_ALERT triggered. If only one channel is in the AVS mode, then write access is allowed. Default 0005h

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r	r	r	r/w ^E	r/w ^E	r/w ^E	r/w ^E
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_	_	_	_	_	,	AVS_add	ress<3:0	>

Bits	Field Name	Description
7:0 7:4		Note: Any values written to read-only registers are ignored.
3:0	AVS_address[3:0]	(Format: binary) Default: 0101b AVS device address This is a 4-bit device AVS address that is programmed by PMBus. This address is used to identify the TPS40428 device for communication over the AVS data/clk lines only (not for PMBus communication).

7.6.2.8.43 MFR_SPECIFIC_27 (AVS_DAC_DEFAULT) (EBh)

Format Unsigned binary

This paged register is used for setting user selectable AVS reference DAC default state for each channel. When the Description

dc-dc converter power supply system starts up in AVS mode, this 10-bit DAC default determines the initial output voltage level before any AVS command is issued by the host ASIC. The LSB is 2 mV.

This command can only be written in the non-AVS mode or AVS_STARTUP mode. In AVS mode, reads of this

command are allowed, however - any writes to this register (including from EEPROM during

RESTORE_USER_ALL) are prevented. An attempt to write to this register (not including RESTORE_USER_ALL)

results in an ACK'd command, but the event results in the "oth" bit in STATUS_CML to be set and SMBALERT to

be declared.

01F4h Default

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r/w ^E									
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
_	_	_	_	_	_				AVS	_DAC_D	EFAULT.	<9:0>			

Bits	Field Name	Description
7:2		Note: Any values written to read-only registers are ignored.
1:0 7:0	AVS_DAC_DEFAULT	(Format: binary) Default: 0000 0001 1111 0100 b (500 decimal \rightarrow 1 V) Maximum: 0000 0010 1110 1110 b (750 decimal \rightarrow 1.5 V) Minimum: 0000 0000 1111 1010 b (250 decimal \rightarrow 0.5 V) An attempt to write beyond the set of limits set by the commands (AVS_CLAMP_HI, AVS_CLAMP_LO) is treated as invalid data – in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and \$MB_ALERT\$ asserted.



7.6.2.8.44 MFR_SPECIFIC_28 (AVS_CLAMP_HI) (ECh)

Format Unsigned binary

Description This paged register is used for setting user selectable upper limit for AVS reference DAC input for each channel.

The LSB is 2 mV. An attempt to write a DAC input greater than this limit (from any source - explicit AVS command or AVS_DAC_DEFAULT) results in the actual DAC input being clamped to the setting in this register, and an ivd

fault is declared with SMBALERT being triggered.

This command can only be written in the non-AVS (PMBus) mode. In AVS or AVS_STARTUP mode, reads of this

command are allowed, however - any writes to this register (including from EEPROM during

RESTORE_USER_ALL) are prevented in the AVS mode. An attempt to write to this register (not including

RESTORE_USER_ALL) results in an ACK'd command, but the event results in the "oth" bit in STATUS_CML to be

set and SMBALERT to be declared.

Default 02FFh

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r/w ^E										
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
									A۱	/S_CLAN	/IP_HI<9:	0>				
Bi	ts	Field Na	ame	D	escriptio	n										
7.0					Note: Assembly a self-up to mand only a self-up and to be a self-u											

Bits	Field Name	Description
7:2		Note: Any values written to read-only registers are ignored.
1:0 7:0	AVS_CLAMP_HI	(Format: binary) Default: 0000 0010 1110 1110 b (750 decimal \rightarrow 1.5 V) Maximum: 0000 0010 1110 1110 b (750 decimal \rightarrow 1.5 V) Minimum: 0000 0000 1111 1010 b (250 decimal \rightarrow 0.5 V) An attempt to write beyond the above set of limits results in an ivd fault, and triggering of SMBALERT.

7.6.2.8.45 MFR_SPECIFIC_29 (AVS_CLAMP_LO) (EDh)

Format Unsigned binary

Description This paged register is used for setting user selectable lower limit for AVS reference DAC input for each channel.

The LSB is 2 mV. An attempt to write a DAC input lower than this limit (from any source - explicit AVS command or AVS_DAC_DEFAULT) results in the actual DAC input being clamped to the setting in this register, and an ivd fault

is declared with SMBALERT being triggered.

This command can only be written in the PMBus mode. In AVS or AVS_STARTUP mode, reads of this command are allowed, however - writes to this register (including from EEPROM during RESTORE_USER_ALL) are prevented in the AVS mode. An attempt to write to this register (not including RESTORE_USER_ALL) results in an ACK'd command, but the event results in the "oth" bit in STATUS_CML to be set and SMBALERT to be declared.

Default

The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r/w ^E									
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
									AV	S_CLAN	1P_LO<9	:0>			

Bits	Field Name	Description
7:2		Note: Any values written to read-only registers are ignored.
1:0 7:0	AVS_CLAMP_LO	(Format: binary) Default: 0000 0000 1111 1010 b (250 decimal \rightarrow 0.5 V) Maximum: 0000 0010 1110 1110 b (750 decimal \rightarrow 1.5 V) Minimum: 0000 0000 1111 1010 b (250 decimal \rightarrow 0.5 V) An attempt to write beyond the above set of limits results in an ivd fault, and triggering of SMBALERT.



7.6.2.8.46 MFR_SPECIFIC_30 (TEMP_OFFSET) (EEh)

Pormat
Unsigned binary

This paged register is used for setting user selectable offset in the measured temperature. The specified offset value is added to the post-math digital output. The new, post-offset, post-averaging temperature is used for READ_TEMP_2 reporting and for temperature compensation of IOUT_CAL_GAIN for both reporting READ_IOUT, and OC_FAULT_LIMIT/WARN threshold setting.

Pefault
F800h
The default power-up state can be changed using the STORE_USER commands.

r r r r r r r/w^E r r r r r r r r r r r r/w^E r/w^E r
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0

Event

Exponent Mantissa

Field Name Description

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11111 (bin) -1 (dec) (LSB = 0.5 deg) These default settings are not programmable.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 (bin) 0 (dec) (0 deg) Minimum 7F8 = -8×0.5 deg = -4 deg Maximum 006 = 6×0.5 deg = 3 deg

7.6.2.8.47 MFR_SPECIFIC_32 (API_OPTIONS) (F0h)

Format Unsigned binary

Description This paged, user-accessible register is used for setting the API comparator thresholds and other related options.

Default 0000h
The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r	r/w ^E					
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
										API VAI HIGH	API VAI FN	APL AVG	API FN	API SET	<1.0>

Bits	Field Name	Description
7:0 7:6		Note: Any values written to read-only registers are ignored.
5	API_VAL_HIGH	(Format: binary) Default: 0b API valley high threshold When this bit is high, the detection threshold for the API valley circuit is increased to approximately 100 mV from the default value of 50 mV.
4	API_VAL_EN	(Format: binary) Default: 0b API valley enable When this bit is high, API valley circuit is enabled to improve load-dump transient response. When the COMP voltage drops suddenly during load-dump and the variation of COMP voltage exceeds the threshold, the API valley function is triggered. As a result, both high-side and low-side switches are turned off to force the load current go through the body diode of low-side switch to reduce output voltage spike.
3	API_AVG	(Format: binary) Default: 0b API average mode When this bit is high, API circuit uses average value of COMP instead of peak value for threshold detection.



Bits	Field Name	Description
2	API_EN	(Format: binary) Default: 0b API enable When this bit is high, API circuit is enabled to improve load step-up transient response. When the COMP voltage goes high suddenly during load step-up and the variation of COMP voltage exceeds the threshold, the API function is triggered. As a result, additional pulses are injected to reduce output voltage dip 0: API is disabled 1: API is enabled
1:0	API_SET<1:0>	(Format: binary) Default: 00b API comparator threshold setting This is a 2-bit user setting for selecting the appropriate API comparator threshold. 00: 35 mV 01: 60 mV 10: 85 mV 11: 110 mV

7.6.2.8.48 MFR_SPECIFIC_44 (DEVICE_CODE) (FCh)

Format															
Descrip	otion		ne DEVIC ode.	CE_CODE	E comma	nd returr	ns a 12-bi	t unique	identifier	code for	the devi	ce and a	4-bit devi	ice revisi	on
Default		01	E0h												
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

Bits	Field Name	Description
7:0 7:4	Identifier Code	0000 0001 1110b : Device ID Code Identifier for TPS40428
3:0	Revision Code	0000b : Revision Code (first silicon starts at 0)

8 Applications and Implementation

8.1 Application Information

The TPS40428 device is a driverless synchronous buck controller with PMBus. it can work with a power stage device to convert a higher DC input voltage to a lower DC output voltage. The device is at smart power mode in factory default, the below design sample shows the TPS40428 device design with TI smart power stage CSD95378B in a dual-output configuration. The output voltages of channel 1 and channel 2 are set to 1.2 V and 1.8 V, respectively.

This design procedure provides steps how to select key component values, and set the appropriate behavioral options using the PMBus functionality. The design procedure is applied to channel 1 only in this section. User can apply similar calculation for channel 2.

8.2 Typical Application




Figure 20. Typical Dual-Output Application Schematic

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



8.2.1 Design Requirements

This design example uses the input parameters summarized in Table 16.

Table 16. Design Example Specifications

	PARAMETER	TEST CONDITION	MIN	TYPE	MAX	UNIT
V _{VIN}	Input voltage		7	12	14	V
V _{IN(ripple)}	Input ripple voltage	I _{OUT} = 25 A			0.4	V
V _{OUT}	Output voltage			1.2		V
	Line regulation	7 V ≤ V _{VIN} ≤ 14 V			0.5%	
	Load regulation	0 V ≤ I _{OUT} ≤ 25 A			0.5%	
V _{P-P}	Output ripple voltage	I _{OUT} = 25 A		10		mV
ΔV_{OUT}	Output voltage deviation during load transient	ΔI _{OUT} = 10 A, V _{VIN} = 12 V		60		mV
I _{OUT}	Output current	7 V ≤ V _{VIN} ≤ 14 V	0		25	Α
t _{SS}	Soft-start time			2.7		ms
I _{OC}	Output peak current overcurrent trip point			40		Α
η	Efficiency	I _{OUT} = 25 A, V _{VIN} = 12 V		87%		
f_{SW}	Switching frequency			500		kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Switching Frequency Selection

Select a switching frequency for the regulator. There is a tradeoff between higher and lower switching frequencies for buck converters. Higher switching frequencies may produce smaller solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which decrease efficiency and impact thermal performance. In this design, a moderate switching frequency of 500 kHz achieves both a small solution size and a high-efficiency operation. With the frequency selected, the timing resistor is calculated using Equation 10. The standard value $40.2 \text{ k}\Omega$ is used in the design.

$$R_{RT} = \frac{2 \times 10^{10}}{f_{SW}} = \frac{2 \times 10^{10}}{500 \text{ khZ}} = 40 \text{ k}\Omega$$
 (10)

8.2.2.2 Inductor Selection

Use Equation 11 to calculate the value of the output inductance. The coefficient K_{IND} represents the amount of inductor ripple current relative to the maximum output current. The output capacitor filters the inductor ripple current. Therefore, choosing a high inductor ripple current impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Generally, maintain the K_{IND} coefficient between 0.2 and 0.3 for balanced performance. Using this target ripple current, Equation 11 describes the required inductor size calculation.

$$L1 = \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}} \times \frac{V_{IN} - V_{OUT}}{I_{OUT(max)} \times K_{IND}} = \frac{1.2 \text{ V} \times (14 \text{ V} - 1.2 \text{ V})}{14 \text{ V} \times 500 \text{ kHz} \times 25 \times 0.25} = 351 \text{ nH}$$
(11)

With a selected K_{IND} of 0.25, the target inductance (L1) calcualtes to 351 nH. Considering the variation and derating of inductance, this application uses a 470-nH inductor (Wurth Electronics part number 744355147). Equation 12 calculates the inductor ripple current . Equation 13 calculates the PRMS current. Equation 13 calculates the peak current. Use these values to select an inductor with the approximate target inductance value, and to select current ratings that allow normal operation with some margin.

$$I_{RIPPLE} = \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}} \times \frac{V_{IN(max)} - V_{OUT}}{L1} = \frac{1.2V \times (14V - 1.2V)}{14V \times 500 \text{kHz} \times 470 \text{nH}} = 4.7 \text{ A}$$
(12)

$$I_{L(rms)} = \sqrt{\left(I_{OUT(max)}\right)^2 + \left(\frac{1}{12}\right) \times \left(I_{RIPPLE}\right)^2} = \sqrt{(25 \text{ A})^2 + \left(\frac{1}{12}\right) \times (4.7 \text{ A})^2} = 25.04 \text{ A}$$
(13)



$$I_{L(peak)} = I_{OUT} + \left(\frac{1}{2}\right) \times I_{RIPPLE} = 25 \text{ A} + \left(\frac{1}{2}\right) \times 4.7 \text{A} = 27.33 \text{ A}$$
 (14)

The WE 744355147 inductor is rated for 30 A RMS current and 50 A saturation current. Using this inductor, the ripple current $I_{RIPPLE} = 4.7$ A, the RMS inductor current $I_{L(rms)} = 25.04$ A, and peak inductor current $I_{L(peak)} = 27.33$ A.

8.2.2.3 Output Capacitor Selection

There are two primary considerations for selecting the value of the output capacitor.

- the output voltage deviation during load transient.
- the output voltage ripple

8.2.2.3.1 Output Voltage Deviation During Load Transient

The desired response to a load transient is the first criterion. The output capacitor must supply the load with the required current when not immediately provided by the regulator. When the output capacitor supplies load current, the impedance of the capacitor affects the magnitude of voltage deviation during the transient.

In order to meet the requirements for control loop stability, TPS40428 requires the addition of compensation components in the design of the error amplifier. While these compensation components provide for a stable control loop, they often also reduce the speed with which the regulator can respond to load transients. Figure 21 shows the waveforms of inductor current (I_L) and voltage deviation (ΔV_{OUT}) during a ΔI_{OUT} load step up. It also shows the response time (t_{RESP}) that inductor current changes from previous load current to the new load current.




Figure 21. Load Transient Response Time

The response time t_{RESP} can be calculated using Equation 15 and Equation 16. Usually the cross frequency f_{CO} is set to between one tenth and one fifth of the switching frequency, f_{SW} . In the design the switching frequency is 500 kHz, therefore 50 kHz is used for f_{CO} in the calculation. Equation 18 calculates the minimum required output capacitance $C_{OUT(min)}$.

$$\frac{di}{dt} = 4 \times \Delta I_{OUT} \times f_{CO} \tag{15}$$

$$t_{RESP} = \frac{\Delta I_{OUT}}{di/dt} = \frac{1}{4 \times f_{CO}}$$
 (16)

$$\Delta V_{OUT} = \frac{0.5 \times \Delta I_{OUT} \times t_{RESP}}{C_{OUT}}$$
(17)

$$C_{OUT (min)} = \frac{\Delta I_{OUT}}{8 \times f_{CO} \times \Delta V_{OUT}} = \frac{10 \text{ A}}{8 \times 50 \text{ kHz} \times 60 \text{ mV}} = 417 \text{ }\mu\text{F}$$
(18)

Product Folder Links: TPS40428

74



8.2.2.3.2 Output Voltage Ripple

The output voltage ripple is the second criterion for selecting the value of the output capacitor. Equation 19 calculates the minimum output capacitance required to meet the output voltage ripple specification.

$$C_{OUT (min)} = \frac{1}{8 \times f_{SW}} \times \frac{I_{RIPPLE}}{V_{OUT (ripple)}} = \frac{4.7A}{8 \times 500 \text{ kHz} \times 10 \text{ mV}} = 116 \,\mu\text{F}$$
(19)

In this case, the target maximum output voltage ripple is 10 mV. Under this requirement, the minimum output capacitance for ripple is 116 μ F. Because this capacitance value is smaller than the output capacitance required for the transient response, select the output capacitance value based on the transient requirement. Considering the variation and de-rating of capacitance, in this design, use ten 100- μ F low-ESR ceramic capacitors to meet the transient specification with sufficient margin. Therefore $C_{OUT} = 1000 \, \mu$ F.

Using the known target output capacitance value, Equation 20 calculates the maximum ESR the output capacitor bank allowed to meet the output voltage ripple specification. Equation 20 indicates the ESR should be less than 1.9 m Ω . Each 100- μ F ceramic capacitor contributes approximately 2 m Ω , making the effective ESR of the output capacitor bank approximately 0.2 m Ω , meeting the specification with sufficient margin.

$$ESR_{MAX} = \frac{V_{OUT (ripple)} - \left(\frac{I_{RIPPLE}}{8 \times f_{SW} \times C_{OUT}}\right)}{I_{RIPPLE}} = \frac{10 \text{ mV} - \left(\frac{4.7 \text{ A}}{8 \times 500 \text{ kHz} \times 1000 \text{ }\mu\text{F}}\right)}{4.7 \text{ A}} = 1.9 \text{ m}\Omega$$
(20)

8.2.2.4 Input Capacitor Selection

The power stage input decoupling capacitance (effective capacitance at the VIN and PGND terminals) must be sufficient to supply the high switching currents demanded when the high-side MOSFET switches on, while providing minimal input voltage ripple as a result. This effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage with derating. The capacitor must also have a ripple current rating greater than the maximum input current ripple to the device during full load. Use Equation 21 to estimate the input rms current.

$$I_{IN(rms)} = I_{OUT(max)} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}} = 25 \text{ A} \times \sqrt{\frac{1.2 \text{ V}}{7 \text{ V}}} \times \frac{(7 \text{ V} - 1.2 \text{ V})}{7 \text{ V}} = 9.42 \text{ A}$$
(21)

The minimum input capacitance and ESR values for a given input voltage ripple specification, VIN(ripple), are shown in Equation 22 and Equation 23. The input ripple is composed of a capacitive portion, $V_{RIPPLE(cap)}$, and a resistive portion, $V_{RIPPLE(esr)}$.

$$C_{\text{IN}(\text{min})} = \frac{I_{\text{OUT}(\text{max})} \times V_{\text{OUT}}}{V_{\text{RIPPLE (cap)}} \times V_{\text{IN}(\text{max})} \times f_{\text{SW}}} = \frac{25 \text{ A} \times 1.2 \text{ V}}{0.1 \text{ V} \times 14 \text{ V} \times 500 \text{ kHz}} = 42.8 \text{ }\mu\text{F}$$
(22)

$$ESR_{CIN (max)} = \frac{V_{RIPPLE (ESR)}}{I_{OUT (max)} + (\frac{1}{2}) \times I_{RIPPLE}} = \frac{0.2 \text{ V}}{25 \text{ A} + (\frac{1}{2}) \times (4.7 \text{ A})} = 7.3 \text{ m}\Omega$$
(23)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. Minimize the capacitance variations due to temperature by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature.

The input capacitor must also be selected with the DC bias taken into account. This design requires a ceramic capacitor with at least a 25-V voltage rating to support the maximum input voltage. For this design, allow 0.1-V input ripple for $V_{RIPPLE(cap)}$, and 0.2-V input ripple for $V_{RIPPLE(esr)}$. Using Equation 22 and Equation 23, the minimum input capacitance for this design is 42.8 μ F, and the maximum ESR is 7.3 m Ω . For this design example, five 22- μ F, 25-V ceramic capacitors and two additional 100- μ F, 25-V low-ESR electrolytic capacitors in parallel were selected for the power stage with sufficient margin.

A high frequency input voltage bypass capacitor is suggested to be placed close to the power stage to help with ringing reduction. Please refer to the datasheet of the power stage device for more application information of input capacitors.

8.2.2.5 VDD, BP5, BP3 Bypass Capacitor

The BP3 pin requires a minimum capacitance of 0.33 μF connected to AGND. The BP5 pin requires approximately 1 μF of capacitance connected to PGND. The VDD pin requires approximately 1 μF of capacitance connected to AGND. To filter ripple on VIN, a small value resistor is recommended to be placed between the VDD pin and the VIN pin.

In this design, a 1- μ F capacitor is used for all VDD, BP5 and BP3 pins. All bypass capacitors must be placed close to the device. Place a 1- Ω resistor between the VDD pin and the VIN pin.

8.2.2.6 R-C Snubber

An R-C snubber needs to be placed between the switching node and PGND to reduce voltage spike on switching node. The power rating of the resistor needs to be larger than the power dissipation on the resistor with sufficient margin. To balance efficiency and spike level, a 1-nF capacitor and two 10-Ω resistors are chosen in the design. Please refer to the datasheet of the power stage device for more application information.

8.2.2.7 Current and Temperature Sensor

During smart-power mode operation, the TPS40428 device receives the current and temperature signals from the smart power stage. The CSxP and CSxN pins of the TPS40428 device are connected to the IOUT and REFIN pins respectively of the power stage, . Local bypass capacitors are required for CSxN pin and REFIN pin, the recommended value of bypass capacitors is 100 nF. This design suggests that no capacitor be placed between the CSxP and CSxN pins.

The TSNSx pin of the TPS40428 device is connected to TAO pin of power stage. Local bypass capacitors are recommended for both TSNSx pin and TAO pin. The recommended value for both bypass capacitors is 470 pF. To increase the immunity of the TAO pin signal-to-noise ratio, place a 121-k Ω resistor between the TAO pin and ground.

8.2.2.8 Power Sequence Between the TPS40428 Device and Power Stage

Before soft-start operation begins to generate a PWM signal, the VDD voltage for power stage must be prepared. Without preparation, the TPS40428 outputs the PWM signal at maximum duty cycle, because the power stage is not working and output voltage is not regulated.

The supply voltage (VDD) for the power stage must be above its threshold until the TPS40428 device is turned off.

8.2.2.9 Output Voltage Setting and Frequency Compensation Selection

A feedback divider between the DIFFO pin and AGND sets the output voltage. This design selects an R1 value of 10 k Ω . Using R1 and the desired output voltage, and calculate the value of the R_{BIAS} resistor using Equation 24 to be 10 k Ω .

$$R_{BIAS} = \frac{V_{FB}}{V_{OUT} - V_{FB}} \times R1 = \frac{0.6 \text{ V}}{1.2 \text{ V} - 0.6 \text{ V}} \times 10 \text{ k}\Omega = 10 \text{ k}\Omega$$
(24)

The TPS40428 device uses voltage mode control with input feedforward at single phase dual-output configuration. See the presentation *Under the Hood of Low-Voltage DC/DC Converters* from the 2003 TI Power Supply Design Seminar for an in-depth discussion of voltage-mode feedback and control. Click SLUP206 to download a copy. Frequency compensation can be accomplished using standard techniques. TI also provides a compensation calculator tool to streamline compensation design. In the TPS40k Loop Compensation Tool, the device parameters, cross frequency and phase margin are set as below.

The device parameters entered into the loop compenation tool for this design are:

- $V_{VRAMP} = V_{VIN}/10$
- VREF = 0.6 V
- GBWP = 50 MHz
- DC Gain = 80dB
- f_{CO} = 50 kHz
- Phase Margin = 55°



The tool provides the recommended compensation components, and approximate bode plots. As a starting point, the crossover frequency should be set to $1/10~f_{SW}$, and the phase margin at crossover should be greater than 45° . The resulting plots should be reviewed for a few common considerations. The error amplifier gain should not hit the error amplifier gain bandwidth product (GBWP), and the error amplifier gain at switching frequency region is recommended to be approximately 20dB in general. Use the tool to calculate the system bode plot at different loading conditions to ensure that the phase does not drop below zero prior to crossover, as this condition is known as conditional stability.

The design tool provides the compensation network values as a starting point. It is always recommended to measure the real system bode plot after the design and adjust the compensation values accordingly.

These compensation values are from the tool calculation and optimization based on the measured data.

- R1 = 10 kΩ
- R1 = $0.28 \text{ k}\Omega$
- R3 = $5 k\Omega$
- $R_{BIAS} = 10 \text{ k}\Omega$
- C1 = 1500 pF
- C2 = 3300 pF
- C3 = 100 pF

8.2.2.10 Key PMBus Parameter Selection

The following subsections summarize some of the key design parameters for the TPS40428 device can be configured via the PMBus interface, and stored to its non-volatile memory (NVM) for future use.

8.2.2.10.1 MFR SPECIFIC 21 (OPTIONS)

The EN_SPS bit in MFR_SPECIFIC_21 register is set to 1b in factory default. It must be set to 1b to allow TPS40428 to work at smart power mode.

The default value 20 V/V is recommended for CH1_CSGAIN_SEL and CH2_CSGAIN_SEL bits for most applications.

The en_adc_ctl bit is set to 1b in factory default mode to enable ADC operation such that the output voltage, output current and temperature information can be provided by the TPS40428 device through the PMBus interface.

8.2.2.10.1.1 IOUT_CAL_GAIN

The default value $0.5035 \text{ m}\Omega$ must be used for accuracy current readout when the TPS40428 device is operating in smart power mode.

8.2.2.10.1.2 Enable and UVLO

The ON_OFF_CONFIG command is used to select the turn-on behavior of the converter. For this example, the CNTL pin was used to enable or disable the converter, regardless of the state of OPERATION, as long as input voltage is present, and above the UVLO threshold. The CNTL pin is pulled to BP5 via an internal 6 µA current source if it is floating.

8.2.2.10.1.3 Soft-Start Time

The TON_RISE command sets the soft-start time, the charging current for the output capacitors needs to be considered when selecting the soft-start time. In some applications (e.g., those with large amounts of output capacitance) this current can cause false tripping of the overcurrent protection circuitry if the soft-start time is not properly selected. To avoid false tripping, the output capacitor charging current should be included when choosing a soft-start time and overcurrent threshold. The capacitor charging current can be calculated using Equation 25.


$$I_{CAP} = \frac{V_{OUT} \times C_{OUT}}{t_{SS}} = \frac{1.2 \text{ V} \times 1000 \text{ } \mu\text{F}}{2.7 \text{ ms}} = 0.44 \text{ A}$$
(25)

8.2.2.10.1.4 Overcurrent Threshold and Response

The IOUT_OC_FAULT_LIMIT command sets the overcurrent threshold. The TPS40428 device uses inductor peak current value for overcurrent detecting. The current limit should be set to the maximum inductor peak current, plus the output capacitor charging current during start-up, plus some margin for load transients and component variation. The amount of margin required depends on the individual application, but a suggested point is between 30% and 50%. For this application, the maximum inductor peak current is 27.33 A, the output capacitor charging current is 0.44 A. This design allows some extra margin, so an overcurrent threshold of 40 A (peak current) was selected.

The IOUT OC FAULT RESPONE command sets the desired response to an overcurrent event. In this example, the converter is configured to hiccup in the event of an overcurrent. TPS40428 device can also be configured to latch in the event of an overcurrent.

8.2.3 Application Curves




Product Folder Links: TPS40428

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated





9 Power Supply Recommendations

This device is designed to operate from an input voltage supply between 4.5 V and 20 V. There is also an input voltage limitation from power stage. For power stage CSD95378B, the recommended input voltage is up to 14.5 V. The proper bypassing of input supplies is critical for noise performance. See the power stage datasheet for layout information of input capacitors.

10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. Figure 32 shows the recommended PCB layout for dualoutput application. Below are the PCB layout considerations for the TPS40428 device.

10.1.1 Layout Guidelines for TPS40428 Device

- If the analog ground (AGND) and power ground (PGND) pins are separated on the board, the power stage and related components should be terminated or bypassed to the power ground. Signal components of the TPS40428 device should be terminated or bypassed to the analog ground. Connect the thermal pad of the device to power ground plane through sufficient vias. Connect AGND and PGND pins of the device to the thermal pad directly. The connection between AGND pin and thermal pad serves as the only connection between analog ground and power ground.
- If one common ground is used on the board, the TPS40428 device and related components must be placed on a noise quiet area which is isolated from fast switching voltage and current paths.
- Maintain placement of signal components and regulator bypass capacitors local to the TPS40428 device. Place them as close as possible to the terminals to which they are connected. These components include the feedback resistors, frequency compensation, the RT resistor, ADDR0 and ADDR1 resistors, as well as bypass capacitors for BP3, BP5, and VDD.
- The VSNSx and GSNSx must be routed as a differential pair on noise guiet area.
- The CSxP and CSxN must be routed as a differential pair on noise quiet area. Place the CSxN bypass capacitor close to the TPS40428 device.

10.1.2 Layout Guidelines for the Power Stage Device

Below are the PCB layout considerations for the power stage device. Please refer to the datasheet of the chosen power stage for more layout information.

- Input bypass capacitors should be as close as physically possible to the VIN and GND terminals of power stage. Additionally, a high-frequency bypass capacitor on the power stage VIN terminals can help to reduce switching ringing.
- Minimize the SW copper area for best noise performance. Route sensitive traces away from SW, as it contain
 fast switching voltage and lend easily to capacitive coupling.
- The bypass capacitors for VDD, REFIN and TAO pins must be placed as close to the power stage as possible.



10.2 Layout Example




Figure 32. PCB Layout Recommendation



11 Device and Documentation Support

11.1 Development Support

11.1.1 Texas Instruments Fusion Digital Power Designer

The TPS40428 device is fully supported by Texas Instruments Digital Power Designer. Fusion digital Power Designer is a graphical user interface (GUI) which can be used to configure and monitor the TPS40428 device via PMBus using a Texas Instruments USB-to-GPIO adaptor.

Click this link to download the Texas Instruments Fusion Digital Power Designer software package.




Figure 33. Device Configuration with Fusion Digital Power Designer



Development Support (continued)




Figure 34. Device Monitoring with Fusion Digital Power Designer

11.1.2 TPS40k Loop Compensation Tool

At dual-output application, the TPS40428 device is a voltage mode controller; it is supported by the Texas Instruments *TPS40k Loop Compensation Tool*. The spreadsheet tool can be used to calculate frequency compensation components.

For multi-phase applications, the current information is applied to control loop to achieve current sharing between phases, the TPS40428 device is not a pure voltage mode controller any more. The compensation components value calculated in the spreadsheet tool can be used as a starting point.

Due to the component variation, PCB parasitic impedance, and layout impact, it is best to optimize the compensation components value based on measurement.

11.2 Trademarks

PMBus is a trademark of SMIF, Inc..

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS40428RHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 40428	Samples
TPS40428RHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 40428	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Feb-2015

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

7 til dillionololio aro nomina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40428RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS40428RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 4-Feb-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40428RHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
TPS40428RHAT	VQFN	RHA	40	250	210.0	185.0	35.0

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Package complies to JEDEC MO-220 variation VJJD-2.



RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-5/X 08/14

NOTES: A. All linear dimensions are in millimeters



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated