## AN12387

# Running coremark benchmark with dual CM33 cores and PowerQuad on LPC5500

Rev. 2 — 04/2020 Application Note

#### 1 Introduction

The LPC55S69 MCU has two Arm \*\*Cortex\*\*-M33 cores, each with a maximum working frequency of 100 MHz. Two additional co-processors are also integrated to strengthen the computing ability for specific use. The CASPER Crypto co-processor enables hardware acceleration for certain asymmetric cryptographic algorithms, while the PowerQuad hardware accelerator is used for DSP functions (fixed and floating-point). This application note describes the design of a benchmark demo to see the best performance of the LPC55S69 MCU. In the demo project, the two Arm Cortex-M33 cores are running the coremark standard benchmark task, while the PowerQuad is set up to execute the FFT computing task.

1 Introduction	1
2 Porting coremark benchmark project on LPC5500	1
3 Enabling dual-core projects	2
4 Enabling PowerQuad tasks	5
5 Running the project for benchmark record	7
6 Revision history	9
7 Appendix A: Purchasing LCD module used in this demo	10

Contents

## 2 Porting coremark benchmark project on LPC5500

In the original coremark template project from the offset website (www.eembc.org/coremark/index.php), the coremark standard measurement procedure is executed as a whole application project and runs only once during the whole life-cycle of the application. This usage makes sense, because users do not run other functions when wanting to measure the coremark performance.

The *LPC55xx CoreMark on Cortex-M33 Porting Guide* (document AN12284) shows how to port the coremark project onto the LPC5500 platform.

In the demo case, the coremark is run time by time in different conditions with different PowerQuad tasks. The original way of calling the coremark procedure is modified, making it a function that can be called when needed.

```
//#if MAIN HAS NOARGC
      //MAIN RETURN TYPE main (void) {
   97 pint coremark start (void) {
   98
           int argc=0;
   99
           char *argv[1];
  100
      //#else
      //MAIN RETURN TYPE main(int argc, char *argv[]) {
  101
      //void coremark start(void) {
№ 102
      //#endif
  103
  104
           ee u16 i, j=0, num algorithms=0;
           ee_s16 known_id=-1,total_errors=0;
  105
  106
           ee u16 seedcrc=0;
```

Figure 1. Changing original main() function of coremark to coremark\_start()



As seen in Figure 1, the original *main()* function name is changed to *coremark\_start()* in the *core\_main.c* source file. This function is the entry of the coremark task in the application. In the *core\_portme.c* source file, insert the "gCoreMarkDone" flag variable into the *portable\_fini()* function to indicate that the coremark task of the current cycle is done.

```
void portable_fini(core_portable *p)
{
    ...
    gCoreMarkDone = true;
}
```

In the demo project, the coremark task is called everytime as follows:

```
gCoreMarkDone = false;
coremark_start();
while (!gCoreMarkDone)
{
}
```

#### NOTE

Only CORE0 executes the coremark task time and time again. For CORE1, the coremark task is executed only once because its running condition is not changed during the whole demo with various PowerQuad tasks with CORE0.

## 3 Enabling dual-core projects

#### 3.1 Memory allocation for the best performance

To achieve the best working performance, allocate the memory blocks of code and data for both cores in a suitable way and reduce the arbitration of the accessing bus in the hardware system.

In the hardware system diagram, the memories are divided into blocks and connected to the AHB bus matrix separately. Using this design, different bus masters can access different memory blocks simultaneously, without any arbitration delay.

For the LPC55S69 MCU, the available memories are shown in Figure 2.

Running coremark benchmark with dual CM33 cores and PowerQuad on LPC5500, Rev. 2, 04/2020

AHB port	Non-secure start address	Non-secure end address	Secure start address	Secure end address	Function [1]
0	0x0000 0000	0x0009 FFFF	0x1000 0000	0x1009 FFFF	Flash memory, on CM33 code bus. The last 20 pages (10 KB) are reserved.
	0x0300 0000	0x0301 FFFF	0x1300 0000	0x1301 FFFF	Boot ROM, on CM33 code bus.
1	0x0400 0000	0x0400 7FFF	0x1400 0000	0x1400 7FFF	SRAM X on CM33 code bus, 32 KB. SRAMX_0 (0x1400 0000 to 0x1400 0FFF) and SRAMX_1 (0x1400 4000 to 0x1400 4FFF) are used for Casper (total 8 KB). If CPU retention used in power-down mode, RAMX_3 (0x1400 7000 to 0x1400 73FF) is used (total 1 KB) by default in power API and this is user configurable within RAMX_2 and RAMX_3.
2	0x2000 0000	0x2000 FFFF	0x3000 0000	0x3000 FFFF	RAM 0 on CM33 data bus, 64 KB.
3	0x2001 0000	0x2001 FFFF	0x3001 0000	0x3001 FFFF	RAM 1 on CM33 data bus, 64 KB.
4	0x2002 0000	0x2002 FFFF	0x3002 0000	0x3002 FFFF	RAM 2 on CM33 data bus, 64 KB.
5	0x2003 0000	0x2003 FFFF	0x3003 0000	0x3003 FFFF	RAM 3 on CM33 data bus, 64 KB.
6	0x2004 0000	0x2004 3FFF	0x3004 0000	0x3004 3FFF	RAM 4 on CM33 data bus, 16 KB. SRAM4_0 (0x3004 0000 to 0x3004 0FFF), SRAM4_1 (0x3004 1000 to 0x3004 1FFF), SRAM4_2 (0x3004 2000 to 0x3004 2FFF), and SRAM4_3 (0x3004 3000 to 0x3004 3FFF) are used for PowerQuad (total 16 KB).

Figure 2. LPC5500 memory map overview (part)

The following applies to the CORE0 application in this demo:

- The code is kept in the FLASH memory between 0x0000\_0000 and 0x0003\_FFFF (256 KB in total). The code runs in the FLASH memory.
- The data (including stack and heap) is kept in the RAM1 and RAM2 memories between 0x2001\_0000 and 0x2002\_FFFF (128 KB in total).

The following applies to the CORE1 application in this demo:

- The code is kept in the FLASH memory between 0x0004\_0000 and 0x0009\_7FFF, (352 KB in total). After booting up, the code is copied to the RAMX memory block and run there between 0x0400\_0000 and 0x0400\_7FFF (32 KB in total).
- The data (including stack and heap) are kept in the RAM3 memory between 0x2003\_0000 and 0x2003\_FFFF (64 KB in total).

The RAM0 memory keeps the shared data (discussed further on in this document).

The access paths are shown in Figure 3.




Figure 3 shows that no memory blocks (slaves in the AHB matrix) are owned by the two cores (masters in the AHB matrix). The only exception is the RAM0 memory, which is used to share data between the two cores.

The memory allocation is configured as the linker files of the project are made.

The linker file for CORE0 is as follows:

```
define symbol m_interrupts_start
                                                   = 0 \times 000000000; //FLASH
define symbol m_interrupts_end
                                                   = 0 \times 0000013F; //FLASH
define symbol m text start
                                                   = 0 \times 00000140; //FLASH
define symbol m text end
                                                    = 0 \times 0003 \text{FFFF}; //FLASH
define exported symbol CORE1_image_start = 0x00040000; //FLASH
define exported symbol CORE1 image end
                                                   = 0 \times 00097 \text{FFF}; //FLASH
                                                    = 0x20000000; //RAM0
define symbol m xcode start
                                                    = 0x2000FFFF; //RAM0
define symbol m xcode end
\tt define \ symbol \ m\_data\_start
                                                   = 0 \times 20010000; //RAM1-2
define symbol m_data_end
                                                    = 0 \times 2002 FFFF; //RAM1-2
```

Running coremark benchmark with dual CM33 cores and PowerQuad on LPC5500, Rev. 2, 04/2020

The linker file for CORE1 is as follows:

#### 3.2 Inter-communication between CORE0, CORE1, and PowerQuad task

CORE0, CORE1, and PowerQuad work at the same time after the chip comes out from a reset. The messages are printed by CORE0. As the main core, CORE0 synchronizes the work with another core or co-processor and collects the result marks together.

The inter-communication between CORE0 and PowerQuad uses the volatile global variable defined in the *task powerquad benchmark.c* source file:

```
volatile uint32_t gTaskPowerQuadCounter = 0u;
```

This variable increases when the PowerQuad task is executed everytime CORE0 runs the coremark task. When CORE0 finishes its coremark task, the *portable\_fini()* function in the *core\_portme.c* source file for CORE0 collects the value of "gTaskPowerQuadCounter" and prints it later.

The inter-communication between CORE0 and CORE1 uses the shared memory in RAM0. Some variables are defined at absolute addresses for both cores in the *core\_portme.c* source file:

When the CORE1 coremark task is done, it feeds its result into "CORE1\_coremark" and "CORE1\_costtime" and marks "CORE1\_finish\_flag" as "true". CORE0 waits until "CORE1\_finish\_flag" is "true", collects the values in "CORE1\_coremark" and "CORE1\_costtime", and prints them.

## 4 Enabling PowerQuad tasks

The PowerQuad task is handled inside the ISR (Interrupt Service Routine), which is defined as the *PQ\_IRQHandler()* function inside the vector table. In the demo case, there are three types of computing tasks for PowerQuad: FFT with 128 points, FFT with 256 points, and FFT with 512 points.

```
void App_PQTask_CFFT512Case(void)
{
        PQ_TransformCFFT(DEMO_POWERQUAD, 512u, inputData, cfftResult);
}

void App_PQTask_CFFT256Case(void)
{
        PQ_TransformCFFT(DEMO_POWERQUAD, 256u, inputData, cfftResult);
}

void App_PQTask_CFFT128Case(void)
{
        PQ_TransformCFFT(DEMO_POWERQUAD, 128u, inputData, cfftResult);
}
```

Application Note 5 / 11

A software callback is designed to make the ISR run a different task. Different PowerQuad tasks can be installed into the ISR before launching it.

```
/* ISR for PowerQuad*/
void PQ IRQHandler(void)
    uint32 t flags = POWERQUAD->INTRSTAT; /* PQ GetStatusFlags(). */
    /* A software workaround.
    * Use the OVERFLOW flag instead of DONE flag to detect the DONE interrupt. /
    if (POWERQUAD INTREN INTR OFLOW MASK == (POWERQUAD INTREN INTR OFLOW MASK and flags) )
        gTaskPowerQuadCounter++;
        //PQ TransformCFFT(DEMO POWERQUAD, N, inputData, cfftResult); /* start the new task. */
        if (gAppPowerQuadCallback)
            (*gAppPowerQuadCallback)();
    POWERQUAD->INTRSTAT = flags; /* PQ ClearStatusFlags(). */
void App PQInstallCallback(void (*callback) (void))
    gAppPowerQuadCallback = callback;
```

In the application, the PowerQuad tasks are triggered one by one:

```
void task_pq_fft_128(void);
void task_pq_fft_256(void);
void task_pq_fft_512(void);
void (*cAppLcdDisplayPageFunc[])(void) =
    task pq fft 512,
    task_pq_fft_256,
    task\_pq\_fft\_128 /* merge the last task into this one. */
    //task end
};
void task_pq_fft_512(void)
    PRINTF("%s\r\n", __func__);
   App_PQInstallCallback(App_PQTask_CFFT512Case);
   gCoreMarkDone = false;
   coremark start();
   while (!gCoreMarkDone)
    }
void task_pq_fft_256(void)
    PRINTF("%s\r\n", __func__);
    App PQInstallCallback(App PQTask CFFT256Case);
    gCoreMarkDone = false;
```

Running coremark benchmark with dual CM33 cores and PowerQuad on LPC5500, Rev. 2, 04/2020 **Application Note** 

```
coremark start();
    while (!gCoreMarkDone)
    {
    }
}
void task pq fft 128 (void)
    PRINTF("%s\r\n", __func__);
    App PQInstallCallback(App PQTask CFFT128Case);
    gCoreMarkDone = false;
    coremark start();
    while (!gCoreMarkDone)
    }
    . . .
int main (void)
    while (1)
        keyValue = App GetUserKeyValue();
        if (keyValue != keyValuePre)
            {\tt App\_DeinitUserKey(); /* disable detecting key when changing the lcd display. */}
            (*cAppLcdDisplayPageFunc[keyValue])(); /* switch to new page on lcd module. */
            keyValuePre = keyValue;
            App InitUserKey(); /* enable detecting key for next event. */
         WFI(); /* sleep when in idle. */
    }
```

When the PowerQuad task is launched, it runs continuously with CORE0 running the coremark task. CORE0 stops the PowerQuad task after its coremark task is done. The "qTaskPowerQuadCounter" variable is used to count the cycles that the PowerQuad task runs. At the same time, this number is counted by the CORE0 coremark task. Then it can be determined how many times the PowerQuad task runs per second, and this number can be used as the performance benchmark value in the report.


## 5 Running the project for benchmark record

To run the demo project, build the CORE1 project first and generate the image for CORE1. Then build the CORE0 project, which includes the CORE1 image. After this, one image file includes the applications for both cores.


There are two versions of the project:

- LCD display version: this version uses the LCD module to show the result (lpc5500\_coremark\_dualcore\_powerquad\_lcd\_display).
- UART terminal version: this version uses the UART terminal to output the result when there is no LCD module. It shows the same thing on the LCD when the LCD module is assembled (lpc5500\_coremark\_dualcore\_powerquad\_uart\_terminal). This version is a modification of the first one.

When the LCD display version works, the result is shown on the LCD module, as shown in Figure 4.



When the UART terminal version works, the result is shown in the UART terminal, as shown in Figure 5.



This information is summarized in Table 1.

Table 1. Benchmark summary at 96-MHz core clock

Core clock = 96 MHz	CORE 0 coremark	CORE 1 coremark	PowerQuad cycles/second
DualCore + PQ FFT512	338	372	28807
DualCore + PQ FFT256	322	372	54795
DualCore + PQ FFT128	306	372	103153

When running with 150-MHz core clock, the record is shown in .

Table 2. Benchmark summary at 150-MHz core clock

Core clock = 150 MHz	CORE 0 coremark	CORE 1 coremark	PowerQuad cycles/second
DualCore + PQ FFT512	523	582	44577
DualCore + PQ FFT256	493	582	83939
DualCore + PQ FFT128	445	582	149489

The score of CORE1 is higher than the score of CORE0, because the code of CORE1 runs in the SRMAX memory, while the code of CORE0 runs in the FLASH memory. The FFT task with fewer points runs more frequently and interrupts CORE0 to restart the task in the ISR of PowerQuad. The score of CORE0 is a little lower when the PowerQuad is run more.

## 6 Revision history

Table 3 summarizes the changes done to this document since the initial release.

Table 3. Revision history

Revision number	Date	Substantive changes
0	03/2019	Initial release

Table continues on the next page...

#### Table 3. Revision history (continued)

Revision number	Date	Substantive changes
1		Added Appendix A: Purchasing LCD module used in this demo.
2	04/2020	Modified Table 1 and Table 2.

## 7 Appendix A: Purchasing LCD module used in this demo

Purchase the LCD board at these links:

- https://www.waveshare.com/product/modules/oleds-lcds/arduino-lcd/2.8inch-tft-touch-shield.htm
- http://www.waveshare.net/shop/2.8inch-TFT-Touch-Shield.htm

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/

SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 04/2020 Document identifier: AN12387

