

# SparX-5/5i

# Hardware Design Checklist

## 1.0 INTRODUCTION

This document provides a hardware design checklist for the Microchip VSC7546, VSC7549, VSC7552, VSC7556, VSC7558, VSC7546TSN, VSC7549TSN, VSC7552TSN, VSC7556TSN, and VSC7558TSN. The checklist should be followed when utilizing the VSC part in a new design. A summary of these items is provided in Section 18.0, "Hardware Checklist Summary," on page 33. Detailed information on each subject can be found in the corresponding section:

- Section 2.0, "General Considerations"
- Section 3.0, "Power Supplies and Grounding"
- Section 4.0, "Reference Clocks"
- Section 5.0, "CPU System"
- Section 6.0, "Port Configuration"
- Section 7.0, "Serial GPIO Controller (SGPIO)"
- Section 8.0, "SGMII/XFI PHY Interface"
- Section 9.0, "Serial CPU Interface"
- Section 10.0, "UART Controllers"
- Section 11.0, "Parallel Interface Controller"
- Section 12.0, "DDR3/3L/4 Memory Controller SDRAM Interface"
- Section 13.0, "JTAG Interface"
- Section 14.0, "System Reset"
- Section 15.0, "Temperature Sensor"
- Section 16.0, "Miscellaneous"
- Section 17.0, "GPIO Usage"

## 2.0 GENERAL CONSIDERATIONS

#### 2.1 Required References

The implementer should have latest version of the following documents on hand:

- SparX-5/SparX-5i data sheets and errata found on the product page of the VSC device:
  - VSC7546: www.microchip.com/VSC7546
  - VSC7549: www.microchip.com/VSC7549
  - VSC7552: www.microchip.com/VSC7552
  - VSC7556: www.microchip.com/VSC7556
  - VSC7558: www.microchip.com/VSC7558
  - VSC7546TSN: www.microchip.com/VSC7546TSN
  - VSC7549TSN: www.microchip.com/VSC7549TSN
  - VSC7552TSN: www.microchip.com/VSC7552TSN
  - VSC7556TSN: www.microchip.com/VSC7556TSN
  - VSC7558TSN: www.microchip.com/VSC7558TSN
- Schematic
  - PCB134 FireAnt 20xSFP Refboard
  - PCB135 FireAnt 48xCu Refboard


- · Layout file
  - PCB134 with DDR4
  - PCB135 with DDR3
- User Guide
  - UG1071-RBM-VSC5640EV FireAnt 20xSFP Hardware Manual (PCB134)
  - UG1072-RBM-VSC5641EV FireAnt 48xCu Hardware Manual (PCB135)

### 2.2 Pin Check

- Check the pinout of the part against the data sheet. Ensure that all pins match the data sheet and are configured as intended input, output, or bidirectional.
- It is highly recommended to follow one of the reference design schematics as a basis and retain the reference design's use of GPIO (parallel as well as serial) whenever possible to minimize software changes. Keep a log of major changes (for example, port numbering, PHY addresses, GPIO, and SGPIO), and provide this log when there is design review or when starting software customization. The device-tree provided with the VSC Switch Application is specifically made to be used together with the reference board use of the different features located at the GPIOs.

#### 2.3 Strapping Pins

 Some of the GPIO pins are used as strapping pins at power-up for configuring the LC PLL0 reference clock frequency and for selecting CPU start-up modes. See Figure 2-1 and Table 2-1 for the description of the strapping pins and the corresponding configurations and modes. 1K-4.7K resistors are recommended for pulling the strapping high or low accordingly.



#### FIGURE 2-1: PIN STRAPPING OVERLAID WITH GPIO PINS

#### **Note:** All GPIO pins have an internal pull-up.

<b>TABLE 2-1</b> :	PIN STRAPPING DESCRIPTIONS
--------------------	----------------------------

Pin	Description
LCPLL_CONF[2:0]/LCFG[2:0] (Pin T[3:1] – GPIO_[32:30])	Configuration of VCORE reference clock frequency for LC-PLL 000: 125 MHz 001: 156.25 MHz 010: 250 MHz 011: 312.5 MHz 100: 25 MHz Other values are reserved and must not be used.
LCPLL_RSVD/LRSVD (Pin AA3 – GPIO_12)	Should be held low during reset.
VCORE_CFG[3:0]/VCFG[3:0] (Pin L[4:1] – GPIO_[63:60])	<ul> <li>1000: ARM A53 core 0 boots from SI interface.</li> <li>1101: No boot. SI client and PI client enabled.</li> <li>1110: No boot. SI client and MIIM client enabled with MIIM address 0.</li> <li>1111: No boot. SI client is enabled.</li> </ul>


**Note:** Only the Switch core REFCLK0 is selectable. The two SerDes reference clocks, REFCLK1 and REFCLK2, are fixed at 156.25 MHz.

## 3.0 POWER SUPPLIES AND GROUNDING

#### 3.1 Power Supplies

• The chip has a number of power domains that are compliant to different I/O standards.

#### FIGURE 3-1: POWER SUPPLY PINS



Pin	Voltage	Description
VDD_[112:1]	0.9V	Core supply
VDDHS_[34:1]	0.9V	SERDES10G (S13-S24) and SERDES6G (S0-S12) digital supply
VDDHV_[10:1]	0.9V	SERDES10G (S13-S24) and SERDES6G (S0-S12) analog supply
VDDHS2_[16:1]	1.0V	SERDES25G (S25-S32) digital supply
VDDHV2_[4:1]	1.0V	SERDES25G (S25-S32) analog supply
VDDIODDR_[12:1]	1.2V, 1.35V, or 1.5V	DDR3/DDR4 interface The VDD_IODDR supply can remain at ground or left floating if not used. See Note 1.
VDDPLLDDR_[4:1]	1.8V	DDR3/DDR4 PLL supply
VDDH18_[14:1]	1.8V	SerDes analog circuits
VDDIO18_[6:1]	1.8V	I/O circuits
VDDIO33_[19:1]	3.3V	GPIO and miscellaneous I/O
VSS_[328:1]	NA	Ground reference

#### TABLE 3-1: POWER SUPPLY DESCRIPTIONS

Note 1: If VDD\_IODDR is grounded, DDR\_Vref must also be grounded.

 Each power supply voltage should have both bulk and high-frequency decoupling capacitors. The recommended bulk capacitors are 10 μF. For DDR, a mix of 0.1 μF and minimum 1-2.2 μF should be used. Surface mount decoupling capacitors should be placed as close to the Switch power supply pins as possible.

• Analog supplies must be isolated from the remaining board supplies using ferrite beads.

#### 3.2 Power Supply Sequencing

- The nRESET and JTAG\_nTRST input pins must be held low until all power supply voltages have reached their recommended operating condition values.
- The overall strategy is to prevent higher powered supplies feeding lower level powered grids through the internal protection diode network. The general power sequence is thus:

 $0.9V \rightarrow 1.0V \rightarrow 1.2V \rightarrow 1.8V \rightarrow 3.3V$ 

- Constraints:
  - During power-on and power-off, VDDHS, VDDHS2, VDDHV, and VDDHV2 must never be more than 300 mV above VDD.
  - The maximum rising slope of VDDHS, VDDHS2, VDDHV, VDDHV2, and VDDH18 during power-on must be below 5 V/ms (or greater than 200 µs) to limit inrush current.
  - The SerDes macro supplies (that is, VDDHS, VDDHS2, VDDHV, and VDDHV2) must be powered, even if the associated interface is not used. These power supplies must not remain grounded or left floating.
  - VDD, VDDIODDR, and VDDPLLDDR must power on simultaneously, or in the following sequence:
     VDD > VDDIODDR > VDDPLLDDR. There is no requirement from VDD to VDDIODDR, but a maximum delay of 100 ms from VDDIODDR to VDD is recommended.
  - During power-on and power-off, VDDIO33 must never be more than 1.8V above VDDIO18.

#### 3.3 Ground

- Create at least one unbroken ground plane (GND) layer in the stack-up.
- Normally, there should be a solid ground plane beneath each of the outer layers to ensure that the signals on these layers have a good reference plane.
- Shield ground on signal layers should serve as "quiet" ground for PHY copper media signals and SFP cages. It couples capacitively to the ground planes, providing a low-impedance return path for high-frequency noise.




					GND R350	$\sqrt{\frac{0R}{0603}}$ SEN	ISE_VSS_0V9			
U	2F				U2G			U2H		
	VSC7558	VSS 1/3			VSC7558	VSS 2/3		VSC7558	VSS 3/3	
<u>C1</u>	/SS 1	VSS 120	L6		VSS_121	VSS_240	AA6 AA7 Y25 AA10	VSS 241		
C2 \	/SS_2	VSS_119	K25 K24	L10 L11	VSS_122	VSS_239 VSS_238 VSS_237 VSS_236	Y25 AA10 Y24 AA11 Y21 AA14 Y20 AA15 Y17 AA16 Y16 AA17 Y15 AA20 Y14 AA21 Y11 AA24 Y10 AA25 Y7 AB5	VSS_242		
	/SS_3	VSS_118	K24	L14	VSS_123	VSS_238	Y21 AA14	VSS_243		
C5	/SS_4	VSS_117	K20	L15	VSS_124	VSS_237	Y20 AA15	VSS_244		
CG \	/SS_5 /SS_6	VSS_116	K17	I L16	VSS_125	VSS_236	Y17 AA16	VSS_245 VSS 246		
67	/SS_0 /SS_7	VSS_115	K16	L17	VSS_126 VSS_127	VSS_236 VSS_235 VSS_234 VSS_233 VSS_232 VSS_231 VSS_230 VSS_229 VSS_229 VSS_229	Y16 AA17	VSS_246 VSS_247		
00	/SS_8	VSS_113 VSS_114 VSS_113 VSS_112 VSS_111 VSS_110 VSS_109 VSS_109	K15	L20	VSS 128	VSS 233	Y15 AA20	VSS 248		
<u>Ca</u> /	/\$5_9	VSS 112	K14	L21	VSS_129 VSS_130 VSS_131	VSS 232	Y14 AA21	VSS 249		
C10 C11	/SS_10 /SS_11 /SS_12	VSS_111	K11 K10	L24 L25	VSS_130	VSS_231	¥11 AA24	VSS_250		
C12	/SS_11	VSS_110	KTU K7	M6	VSS_131	VSS_230	Y7 AB6	VSS_251		
C13	/SS_12	VSS_109	K6	M7	VSS 132	VSS_229	Y6 AB7	VSS_252		
044	/SS_13	VSS 108	J25	I M10	VSS_133	VSS_228	W25 AB10	VSS_253		
C15	/SS_14 /SS_15	VSS_107 VSS_106	J24	I M11	VSS_134 VSS_135		W24 AB11	VSS_254		
C16	/SS_15 /SS_16	VSS_106 VSS_105	J21	I M14	VSS_135 VSS_136	VSS_226 VSS_225	W21 AB14 W20 AB15	VSS_255 VSS 256		
	/SS_10 /SS_17	VSS 104	J20	M15	VSS 137	VSS_224	W20 AB15	VSS 257		
	/SS <sup>-</sup> 18	VSS 103	J17	M16	VSS 138	VSS 223	W17 AB16	1100-050		
C22 \	/SS_19	VSS_102	J16 J15	M17	VSS_139	VSS_222	W16 AB17 W15 AB20	1100-050		
025	/SS 20	VSS_101	J13	M20 M21	VSS_140	VSS 221	W13, AB20 W14, AB21	V33_200		
C76 \	/SS_21	VSS_100	J14	M24	VSS_141	VSS_220	W11 AB21	100_201		
C27	/SS_22	VSS_99	J10	I M25	VSS_142	VSS_219	W10 AB25	VSS_202		
C20	/SS_23 /SS_24	VSS_98 VSS_97	J7	I N6	VSS_143 VSS_144	VSS_218 VSS_217	W7 AC6	VSS_263 VSS_264		
C29	/SS_24 /SS_25	VSS_97 VSS_96	J6	N7	VSS_144 VSS_145	VSS_217 VSS_216	W6 AC7	VSS_264 VSS 265		
<u>C30</u> ,	/SS_25	VSS_95	J1	I N10	VSS 145	VSS_215	V25 AC8			
DZ \	/SS 27	VSS 94	H25	N11	VSS 147	VSS 214	V24 AC9 V21 AC10	VSS 267		
	/SS 28	VSS_93	H24	N14	VSS 148	VSS 213	V21 AC10 V20 AC11	VSS 268		
	/SS_29	VSS_92	H23 H22	N15	VSS_149	VSS 212	V17 AC11	VSS_269		
D10	/SS_30	VSS_91	H21	N17	VSS_150	VSS_211	V16 AC13	V33_270		
D12	/SS_31	VSS_90 VSS_89	H20	N20	VSS_151	VSS_210				
D14 \	/SS_32 /SS_33	VSS_88	H19	I N21	VSS_152 VSS_153	VSS_209 VSS_208	V15 AC14 V14 AC15 V10 AC16 V10 AC17 V7 AC18 V6 AC19 U25 AC20 U24 AC21 U21 AC22	VSS_272	VSS_328	Ał
	/SS_34	VSS 87	H18	I N24	VSS_155		V11 AC16	VSS_274	1/00 007	A,
	/SS_35	VSS_86 VSS_85 VSS_84 VSS_83 VSS_82	H17	<u>  N25</u>	VSS_155	VSS 206	V10 AC17	VSS 275	VSS 326	A
D20 \	/SS_36	VSS_85	H16 H15	P6 P7	VSS_156	VSS_205	V/ AC18	VSS_276	VSS_325	Al Al
D24	/SS_37	VSS_84	H14	P10	VSS_157	VSS_204		VSS_277	VSS_324	A
D24 \	/SS_38	VSS_83	H13	<b>I</b> P11	VSS_158	VSS_203	U24 AC21	VSS_278	VSS_323	A
E2	/SS_39	VSS_82	H12	P14	VSS_159	VSS_202	U21 AC22	VSS_279	VSS_322	A
E4	/SS_40	VSS_81	H11	P15	VSS_160	VSS_201	U20 AC23	VSS_280	VSS_321	Ał
	/SS_41 /SS_42	VSS_80 VSS_79 VSS_78	H10	P16	VSS_161 VSS_162	VSS_207 VSS_206 VSS_205 VSS_204 VSS_204 VSS_202 VSS_201 VSS_200 VSS_199 VSS_199 VSS_188	U21 AC21 U21 AC22 U20 AC23 U17 AC24 U16 AC25 U15 AD3 U14 AD5	VSS 282	VSS_327 VSS_326 VSS_325 VSS_324 VSS_324 VSS_322 VSS_322 VSS_320 VSS_319 VSS_319 VSS_319	A
E8	/SS_42 /SS_43	VSS 78	H9	P17	VSS_162 VSS_163	VSS 198	U16 AC25	VSS 283	VSS 318	A
	/SS 44	VSS 77	H8	P20	VSS 164	V33 137	U15 AD3	VSS 284	V33 317	A
	/SS_45	VSS_76	H7 H6	<u>P21</u>	VSS_165	VSS 196			VSS_316	Al Al
E16	/SS_46	VSS_75	H5	P25	VSS_166	VSS_195	U11 AD5 U10 AD7	VSS_286	VSS_315	A
E06 \	/SS_47	VSS_74	H4	R6	VSS_167	VSS_194	U7 AD9 U6 AD11 T25 AD13 T24 AD15 T21 AD17	VSS_287	VSS_314	A
F1 \	/SS_48 /SS_49	VSS_73	H3	R7	VSS_168	VSS_193 VSS_192	U6 AD11	VSS_288	VSS_313 VSS_312	A
F2 \	/SS_49 /SS_50	VSS_72 VSS_71	H2	<mark>_ R10</mark>	VSS_169 VSS 170	VSS_192 VSS_191	T25 AD13	VSS_289	VSS_312 VSS_311	A
F3 \	/SS_50 /SS_51	VSS_71 VSS_70	G24		VSS_170 VSS_171	VSS_191 VSS_190	T24 AD15	VSS 291	VSS_310 VSS_310	A
F4 \	/SS 52	VSS_69	G22	R14	VSS_172	VSS 189	T21 AD17	VSS 292	VSS_309	A
	/SS_53	VSS 68	G20 G18	R15 R16	VSS_173	VSS_188	T20 AD19 T17 AD21	VSS_293	VSS_308	A( A(
	/SS_54	VSS 67	G18 G15	R16	VSS_174	VSS_187	T17 AD21	VSS_294	VSS_307	A
E11	/SS_55	VSS_66 VSS_65	G13	R17	VSS_175	VSS_186	T15 AD25	V33_295	VSS_306	A
E13	/SS_56	VSS_65 VSS 64	G11	R21	VSS_176	VSS_185	T14 AE1	V33_290	VSS_305	A
F15	/SS_57 /SS_58	VSS_64 VSS_63	G9	I R24	VSS_177 VSS_178	VSS_184 VSS 183	T11 AE2	VSS_297 VSS 298	VSS_304 VSS_303	AC
G2 \	/SS_58 /SS_59	VSS_63 VSS_62	G7	L R25	VSS_178 VSS_179	VSS_183 VSS_182	T10 AE3	VSS_298 VSS 299	VSS_303 VSS 302	AC
	/SS 60	VSS_02 VSS_61	G5	<u> </u>	VSS 180	VSS_182 VSS_181	T7 AF4	VSS_299	VSS_301	AC
- Ľ		01		$\leftarrow$						

## 4.0 **REFERENCE CLOCKS**

• The Switch has a number of reference clocks, which serve the different parts of the Switch.

#### FIGURE 4-1: REFERENCE CLOCKS



#### TABLE 4-1: REFERENCE CLOCK DESCRIPTION

Pin	In/Out	Description
REFCLK0_P/N (Pin AJ30/AK30)	In	This reference clock serves the System core clock. It can be 25 MHz, 125 MHz, 156.25 MHz, or 250 MHz, -100/+2000 ppm clock signal. The frequency is selected through LCPLL_CONF[2:0] as described in Table 2-1. PLL status can be found on GPIO 0 (or 62) in Alternate mode. See Note 1.
REFCLK1_P/N (Pin AG5/AH5)		Each reference clock serves the Ethernet SerDes macros placed at either North or South of the device. See Note 2.
REFCLK2_P/N (Pin H1/G1)	In	If the SerDes macros at either North or South is unused, the respective refer- ence clock input can be floating or pulled to VDDIO18_A. The reference clock is fixed at 156.25 MHz ±100 ppm. A quality oscillator is then recommended. Check P/N must be AC-coupled.
REFCLK3_P/N (Pin AJ30/AK30)	In	PCle <sup>®</sup> SerDes reference clock If unused, the clock input can be floating or pulled to VDDIO18. The reference clock is fixed at 100 MHz ±300 ppm. A quality oscillator is then recommended. Check P/N must be AC-coupled.

**Note 1:** GPIO 0 default is PLL status until the Switch is being set up.

2: REFCLK1 covers South-side SerDes macros S[0-16]. REFCLK2 covers North-side SerDes macros S[17-32].

**Note:** The data sheet requirements for maximum clock jitter must be accounted for in the board design when selecting clock source (oscillator) and clock distribution (buffer) components.


#### 4.1 Differential Clock Input

- All four reference clocks are CML type and are best compatible with a Low Voltage Differential Signaling (LVDS). Each P/N pin of the clock input has an internal 50R termination to the common-mode voltage input, which results in a 100Ω differential termination from P to N.
- The System core reference clock, REFCLK0, common-mode input voltage is 0.7V, inherently biased to 0.39\*VDDIO18. The data sheet prescribes an upper voltage limit on singled-ended input of 1800 mV (it must not exceed VDDIO18) and 1600 mV differential peak-to-peak.
- The SerDes reference clocks, REFCLK1-3, common-mode input voltage is 0.9V. The upper voltage limit on the single-ended input is 1100 mV and 1600 mV differential peak-to-peak.
- Some Low Voltage Positive Emitter-Couple Logic (LVPECL) might have a larger differential swing, so it should be attenuated using resistor dividers to meet the input specification for voltage swing. AC coupling is recommended to meet the reference clock input specification on common-mode input voltage using the internal termination as biasing.

## 4.2 Single-Ended Clock Input

- Although the SparX-5/5i reference clock input is differential, it is possible to use it with a single-ended clock source. This can be done by setting one differential input to the common-mode voltage and shaping the singleended signal driving the other differential input, so that it toggles around this common-mode voltage with a voltage swing comparable to LVDS. The reference clock differential input buffer will see this as a valid differential signal.
- An external resistor network is required. The resistor network limits the amplitude and adjusts the center of the swing. Figure 4-2 shows the recommended circuit when using a 3.3V-powered single-ended oscillator as reference clock.

## FIGURE 4-2: RESISTOR NETWORK FOR 3.3V CMOS SINGLE-ENDED CLOCK



- The differential input buffer has internal 100R termination. This is achieved by having one 50R from REFCLK\_P to Vcm (0.39\*VDD18 = 0.7V) and one 50R from REFCLK\_N to Vcm. Setting the REFCLK\_N input to the commonmode voltage is achieved with a decoupling capacitor to ground (this ensures a 0.7V level on the REFCLK\_N input).
- Shaping the single-ended clock signal from an LVCMOS33 clock source to the levels required by the REFCLK\_P input is achieved through a resistor divider.
- **Note:** Because of the internal termination resistors in the reference clock input buffer, the 270R/430R external resistors proposed for dividing the clock signal do not decrease the voltage level on the REFCLK\_P input to nominally 3.3V\*430R/(270R + 430R) = 2.0V. Instead, the voltage level on the REFCLK\_P input when voltage V is applied to the input of the resistor divider can be calculated as:

$$V_{ref} = (R_{bot}*R_{int}*V + R_{top}*R_{bot}*0.7V)/(R_{top}*R_{bot}+R_{bot}*R_{int}+R_{top}*R_{int})$$

- With R<sub>top</sub> = 270R, R<sub>bot</sub> = 430R, and R<sub>int</sub> = 50R, then for V = 3.3V, the voltage level on the REFCLK\_P input is calculated as 1.00V, and for V = 0V, the voltage level on the REFCLK\_P input is calculated as 0.44V, so a swing of approximately ±250 mV is around the common-mode voltage of 0.7V.
- The voltage on any of the REFCLK0 pins should never exceed VDDIO18, as that would trigger the ESD protection diodes of input buffers.
  - **Note:** Differences in clock source output voltage levels, clock source output impedance, routing, and so on may induce changes to the external voltage divider. The value of the dividing resistors is not important per se, but the resulting signal as seen by the REFCLK\_P input. The resulting signal should be toggling around the 0.7V with a 'swing' as high as possible. A swing of ±2-400 mV around the 0.7V common-mode voltage is safe in terms of ESD protection diode induced limits and is also high enough to offer reasonable noise margin.
- Rise time of the signal presented to the REFCLK\_P input is important. A decrease in rise time will result in less jitter seen by the REFCLK\_P input. Refer to the device data sheet for details and exact limits on rise time.

#### 4.3 Recovered Output Clocks

The SparX-5/5i supports up to four recovered clock outputs coming from any of the SerDes interfaces. The recovered clocks, RECO\_CLK[3:0], share the clock output pins overlaid on GPIOs and are shared with the VCORE\_CFG strapping. For SyncE applications, the recovered clock output pins are typically connected to the inputs of an external digital phase locked loop (DPLL) for jitter cleanup. A DPLL output is then looped back to the SerDes reference clock inputs of the Switch. Make sure the DPLL outputs the correct clock frequency of 156.25 MHz to REFCLK1 and 2.

**Note:** The VCORE\_CFG strapping can also be controlled through a connector on the reference board. To eliminate stubs caused by the external VCORE\_CFG strapping, a single buffer with three-state output is being used.

#### TABLE 4-2: RECOVERED CLOCK I/O

	••••••••••			
RECO_CLK	0	1	2	3
GPIO	60	61	62	63

#### 4.4 PTP Engine - Input/Output Clocks

The SparX-5/5i offers input or output clocking for four of its five PTP engines, which are overlaid on GPIO pins. The PTP engines can be configured as 1PPS input or output, or they can be configured to output a programmable clock signal up to 125 MHz.

#### TABLE 4-3: PTP ENGINE I/O

PTP Engine	0	1	2	3
GPIO	8	9	24 or 54	25 or 55

The Switch has three Time-of-day (ToD) counters. UART2 is normally being used to send or receive ToD frames.

## 5.0 CPU SYSTEM

The Switch can be managed by either the internal VCORE CPU or an external CPU. The selection between internal or external CPU is made on the VCORE CFG[3:0] strapping pins described in Section 2.3, "Strapping Pins".

The internal VCORE CPU system is based on a 1 GHz dual ARM A53 microprocessor. Core 0 can be enabled and boots from a Serial Peripheral Interface (SPI) NOR Flash when VCORE\_CFG[3:0] strapping is configured to 1000. When VCORE\_CFG[3:0] strapping is configured to 1101, 1110, or 1111, the internal CPU is disabled.

#### 5.1 Internal CPU Auto Boot Mode

The Switch supports four SPI chip-select pins, but only SI\_nCS0 can be used for the internal CPU to boot from Flash. The Flash memory can be organized as 'NOR only', 'NOR/NAND', or 'NOR/eMMC'. In all cases, a NOR Flash is required because the Switch boot host starts from address 0. NAND/eMMC is organized as a file system. The boot loader (UBoot) stored in NOR knows how to address these. For 'NOR only' the minimum size of NOR Flash is 128 MB. For combination of Flash devices, the NOR Flash minimum size is 2 to 4 MB to store UBoot.

A Flash programming header can be used to support on-PCB Flash programming. It is important to have the Switch held in Reset during external Flash programming in order not to have both Switch and Programmer driving the SPI signals.

The SI\_nCS0 and SI\_CLK signals have internal pull-up. The two signals will be high when the Switch is not driving them.

#### 5.2 External CPU Mode

Some of the VCORE\_CFG strapping options (see Table 2-1) disable the internal CPU and allow an external CPU to control the Switch through either the SPI client interface or the MIIM client interface. The MIIM client address is 0.

#### 5.2.1 SPI CLIENT INTERFACE

The SPI client interface is enabled when VCORE\_CFG[3:0] is 1101, 1110 or 1111. The SPI client interface shares the same pins as the SPI boot controller interface (see Table 9-1). Among the chip selection signals, only SI\_nCS0 supports Client mode.

When the external CPU uses the SPI client interface to read the Switch registers, the Switch must prepare read data after receiving the last address bit. The access time of the register that is read must be satisfied before shifting out the first bit of read data, so there must be a delay between the last address bit and the first data bit. The following are some ways to satisfy the needed delay:

- Use SI\_CLK with a period of minimum twice the access time for the register target. For example, for normal switch core targets: 1/(2\*1 μs) = 500 kHz (maximum).
- Pause the SI\_CLK between shifting of serial address bit 0 and the first data bit with enough time to satisfy the access time for the register target.
- Configure the device to send out padding bytes before transmitting the read data to satisfy the access time for the register target. For example, 1 dummy byte allows enough read time for the SI clock to run up to 6 MHz in a single Host system. More dummy bytes can be used to increase speed and decrease the overall access time. Note that dummy bytes are not used on writes.

See Section 9.1, "SPI Boot and Primary QSPI Host Controller" for a description of the SPI client interface signals.

#### 5.2.2 MIIM CLIENT INTERFACE

The MIIM client interface is enabled when VCORE\_CFG[3:0] is 1110. The MIIM client pins on the device are overlaid functions on the GPIO interface (GPIO 52-54, respectively MIIM\_SLV\_MDC, MIIM\_SLV\_MDIO, and MIIM\_SLV\_ADDR). The MIIM client interface can be configured to answer on one of two different PHY addresses using the MIIM\_SLV\_ADDR pin. Setting the MIIM\_SLV\_ADDR pin to 0 configures the MIIM client to use PHY address 0, and setting it to 1 configures the MIIM client to use PHY address 31.

MIIM\_SLV\_MDIO is recommended to be pulled high through a 1.5 k $\Omega$  resistor.

#### 5.2.3 PCIE<sup>®</sup> INTERFACE

The PCIe interface can also be used for an external CPU to read or write Switch registers. However, the PCIe interface can only be enabled by firmware or by using the SPI/MIIM client interface. AC coupling is recommended on the PCIe link between Switch and the external CPU.

The PCIe client interface supports a PCIe\_wake signal on GPIO 19/55 as input interrupt instead of traditional beacon.

## 6.0 PORT CONFIGURATION

#### 6.1 SerDes Interface

The Switch uses two different SerDes types: 25G (last 8) and 10G (all others). The data sheet operates with a third SerDes type, which is an additional 5G SerDes macro. This is only to reflect the maximum port speed of the possible devices that can be multiplexed to the SerDes macro.

REFCLK1 serves the lower 17 SerDes macros S[0-16], whereas REFCLK2 serves the upper 16 SerDes macros, S[17-32]. If one group is not populated (floating), then the corresponding REFCLK1/2 can be avoided from being populated.

All SparX-5/5i skews can use all SerDes macros, and all logical front ports or devices are available. It is only the maximum bridging bandwidth that is a limiting factor.

TABLE 6-1: SERDES MACROS

Macro Type	VSC7546	VSC7549	VSC7552	VSC7556	VSC7558
SerDes5G (NPI)/S0	1	1	1	1	1
SerDes5G/S1-S12	12	12	12	12	12
SerDes10G/S13-S24	12	12	12	12	12
SerDes25G/S25-S32	8	8	8	8	8


The SerDes macros have  $100\Omega$  internal termination and biasing. Check the use of AC coupling for DC-level adjustment and EMI suppression.

## 6.2 Port Mapping

Internally, the Switch can operate up to 65 logical front ports, called device D0-D64. A calendar is used for port scheduling and is controlling (and guaranteeing) the bandwidth given to each logical port.

Only, D64 is fixed allocated to SerDes5G\_0 (S0). The remaining 64 ports can, with various I/O multiplexing, be connected to the remaining 32 SerDes, either by having a 1:1 mapping between the device and SerDes or by using QSGMII, USGMII, or USXGMII extenders to have multiple devices sharing a single SerDes.





The 65 logical front ports are split up into the following blocks:


- 32 x 2G5 ports (D16-D47) only available through multiplexing
- 13 x 5G ports (D0-D11, D64)
- 12 x 10G ports (D12-D15, D48-D55)
- 8 x 25G ports (D56-D63)

Additionally, the higher speed ports have a 'shadow' 2G5 device. See Figure 6-2.

• 32 x 2G5 ports (D0-D15, D48-D64)

Each logical front port supports different line speeds, and depending on the speeds supported, different device modules (MAC+PCS) are needed. A port supporting 5 Gbps, 10 Gbps, or 25 Gbps as maximum line speed will have a DEV5G, DEV10G, or DEV25G module. Also, it will have a shadow DEV2G5 port module to support lower speeds (10/100/1000/ 2500 Mbps). See Figure 6-2.

#### FIGURE 6-2: EXAMPLE OF 10G DEVICE AND SHADOW 2G5 DEVICE SHARING SERDES



To support 2G5, the IEEE 802.3 specified 1G device is timing closed to run 2G5 and is then being over-clocked by the SerDes macro. The same goes with the IEEE 802.3ae Specification for 10G device to support 25G.

**Note:** 100BASE-FX is only supported on S1-S24 for the associated direct port (that is, 100BASE-FX is not supported on the 25G SerDes macros, S25-S32).

Check that the customer application is not exceeding the maximum numbers for the Switch derivative used. The maximum numbers are given in Table 6-2.

Port Mapping	VSC7546	VSC7549	VSC7552	VSC7556	VSC7558
Maximum bandwidth [Gbps]	64	90	128	160	200
Maximum number of ports	64	64	64	64	64
Max number of 1G ports	64	64	64	64	64
Max number of 1G SGMII ports	32	32	32	32	32
Max number of 100FX ports (Note 1)	24	24	24	24	24
Max number of 2.5G ports	24	36	48	64	64
Max number of 5G ports	12	18	24	32	32
Max number of 10G ports	6	9	12	16	20
Max number of 25G ports (Note 2)	0	0	4	6	8
NPI port (5G)	1	1	1	1	1

Note 1: Only on S1-S24.

2: 25G is not supported on VSC7546 and VSC7549 due to internal clock speed.

*The default port mapping 1:1*, where the device module matches the SerDes macro speed is similar to Figure 6-3. Note that D64 is fixed allocated to S0 and, therefore, not shown.

#### FIGURE 6-3: 1:1 PORT MAPPING

SerDes	S1	S2	S3	S4	S5 S	6 S7	S8	S9	S10	S11	S12	S13	S S1	4 \$	S15	S16
Speed	5G	5G	5G	5G	5G 5	G 50	5G	5G	5G	5G	5G	100	<b>5</b> 10	G ·	10G	10G
Device	D0	D1	D2	D3	D4 [	05 D6	5 D7	D8	D9	D10	D11	D12	2 D1	2 1	714	
DEVICE	00	וט	D2	03	D4 L	5 00	יט א	Do	D9	010	ווט	012	2 01	5 1	D14	D15
Device	00	וט	DZ	D3	U4 L	5 DC		Do	D9	DIU	DII			5 1	J14	D15
	S17		S19										S29	S 1		S32
SerDes			S19	S20	S21	S22									S31	S32
SerDes Speed	S17	S18	S19	S20	S21	S22	S23	S24	S25	S26	S27	S28	S29	S30	S31	S32

The use of QSGMII, USGMII, or USXGMII extenders may give conflicts, so a specific device may be used multiple times, if mixing the different mapping modes. Check that the devices are not represented more than one time.

QSGMII is supported on S13-S24, whereas S13 connects to Q0, S14 to Q1, and so on. Figure 6-4 shows the attached devices to each QSGMII multiplex.

#### FIGURE 6-4: QSGMII (1G) MULTIPLEX

SerDes	S13	S14	S15	S16	S17	S18	S19	S20	S21	S22	S23	S24
Speed	10G											
QSGMII	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10	Q11
Device	D0	D4	D8	D12	D16	D20	D24	D28	D32	D36	D40	D44
Device	D1	D5	D9	D13	D17	D21	D25	D29	D33	D37	D41	D45
Device	D2	D6	D10	D14	D18	D22	D26	D30	D34	D38	D42	D46
Device	D3	D7	D11	D15	D19	D23	D27	D31	D35	D39	D43	D47

10G USGMII is supported on S17-S22, whereas S17 connects to X0, S18 to X1, and so on. Figure 6-5 shows the attached devices to each 10G USGMII multiplex.

#### FIGURE 6-5: 10G USGMII (1G) MULTIPLEX

SerDes	S17	S18	S19	S20	S21	S22
Speed	10G	10G	10G	10G	10G	10G
USGMII	X0	X1	X2	X3	X4	X5
Device	D0	D8	D16	D24	D32	D40
Device	D1	D9	D17	D25	D33	D41
Device	D2	D10	D18	D26	D34	D42
Device	D3	D11	D19	D27	D35	D43
Device	D4	D12	D20	D28	D36	D44
Device	D5	D13	D21	D29	D37	D45
Device	D6	D14	D22	D30	D38	D46
Device	D7	D15	D23	D31	D39	D47

5G USXGMII is supported on S1-S32, whereas S1 connects to F0, S2 to F1, and so on. Figure 6-6 shows the attached devices to each 5G USXGMII multiplex.

SerDes	S1	S2	<b>S</b> 3	<b>S</b> 4	<b>S</b> 5	<b>S</b> 6	<b>S</b> 7	<b>S</b> 8	<b>S</b> 9	S10	S11	S12	S13	S14	S15	S16
Speed	5G	10G	10G	10G	10G											
USXGMII	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15
Device	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
Device	D32	D33	D34	D35	D36	D37	D38	D39	D40	D41	D42	D43	D44	D45	D46	D47
SerDes	S17	S18	S19	S20	S21	S22	S23	S24	S25	S26	S27	S28	S29	S30	<b>S</b> 31	S32
SerDes Speed	S17 10G	S18 10G	S19 10G	S20 10G	S21 10G	S22 10G	S23 10G	S24 10G	S25 25G	S26 25G	S27 25G	S28 25G	S29 25G	S30 25G	S31 25G	S32 25G
Speed	10G	25G	25G													

#### FIGURE 6-6: 5G USXGMII (1G OR 2G5) MULTIPLEX

10G QSXGMII is supported on S17-S32, whereas S17 connects to R0, S18 to R1, and so on. Figure 6-7 shows the attached devices to each 10G QSXGMII multiplex.

#### FIGURE 6-7: 10G QSXGMII (1G OR 2G5) MULTIPLEX

SerDes	S17	S18	S19	S20	S21	S22	S23	S24	S25	S26	S27	S28	S29	S30	S31	S32
Speed	10G	25G														
USXGMII	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15
Device	D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
Device	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
Device	D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31
Device	D32	D33	D34	D35	D36	D37	D38	D39	D40	D41	D42	D43	D44	D45	D46	D47

10G DXGMII is supported on S17-S32, whereas S17 connects to U0, S18 to U1, and so on. Figure 6-8 shows the attached devices to each 10G DXGMII multiplex.

#### FIGURE 6-8: 10G DXGMII (5G) MULTIPLEX

SerDes	S17	S18	S19	S20	S21	S22	S23	S24	S25	S26	S27	S28	S29	S30	S31	S32
Speed	10G	25G														
DXGMII	U0	U1	U2	U3	U4	U5	U6	U7	U8	U9	U10	U11	U12	U13	U14	U15
Device	D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
Device	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15

#### 6.3 MAC-to-MAC Connections

The SerDes macros have  $100\Omega$  internal termination and biasing. *Check the use of AC coupling for DC-level adjustment and EMI suppression.* Make sure that the signal direction and polarity are correct. The SerDes macros can invert P and N to ease the layout.

It is highly recommended to simulate all 10G/25G traces, and to route them on top or bottom layer in order to avoid reflections from stubs when using vias and connectors. Trace bends of 90 degrees should not be made.

Signal detection can be omitted since MAC-to-MAC or backplane connection is always connected.

Unused SerDes interfaces must be left floating.

#### 6.4 SFP Ports

It is important to track the individual SFP signals required by the SFP MSA. Not all must be controlled by the Switch, but must all be pulled up to 3V3. All SFP modules have built-in AC capacitors required by the SFP MSA.

SFP Pin	SFP In/Out	Remark			
RX	Out	No AC-coupling as it is built into the module.			
ТХ	In	No 100 $\Omega$ differential termination across P and N.			
SCL	In	Should have pull-up			
SDA	In/Out	Should have pull-up			
TX_FAULT	Out	4.7 k $\Omega$ pull-up to 3V3			
TX_DISABLE In		Should have pull-up, but some users prefer that the module emitting LED is powered. Normally, additional circuitry is required (like an inverter) to prevent the LED powered during reset.			
MODULE_DETECT	Out	4.7 k $\Omega$ pull-up to 3V3			
RATE_SEL1	In	Should have pull-up			
RATE_SEL2	In	Should have pull-up			
RX_LOS	Out	4.7 k $\Omega$ pull-up to 3V3			

#### TABLE 6-3: SFP SIGNALS PRESENT ON SFP CASING

The Switch Application depends on the use of **MODULE\_DETECT** to initiate  $l^2C$  reading of the SFP MSA ROM to automatically determine the SFP module type and speed.

Most SFP modules do not squelch the Rx signal when they lose signal from link partner. Therefore, the Rx signal will still be active and prevent the Switch internal Signal Detect circuitry to denote loss of signal to the PCS layer. It is crucial to route the SFP **RX\_LOS** signal to the Switch. The Switch has several ways to internally route **RX\_LOS** to the PCS layer, either as a GPIO input (parallel) or as an SGPIO input (serial).

The GPIO controller has 32 programmable parallel Signal Detect inputs **SFP0\_SD** to **SFP31\_SD**. These inputs take an SFP **RX\_LOS** signal and direct it to a specific port PCS. The GPIOs operate in an Alternate mode.

All three SGPIOs can be used. It is easiest to map the **RX\_LOS** signal to the PCS layer, if **RX\_LOS** is the first signal in each boundary being clocked in. Otherwise, a more complicated bit mapping must take place.

## 6.5 TWI/I<sup>2</sup>C Interface

The two-wire serial interface (TWI) is compatible with  $I^2C$ . It uses two pins that are overlaid on the GPIO pins. The controller supports standard speed of 100 kbps and fast speed of 400 kbps. Multiple bus hosts, as well as both 7-bit and 10-bit addressing, are also supported.

TABLE 6-4:	I <sup>2</sup> C CONTROLLER SIGNALS
------------	-------------------------------------

Signal	TWI	TWI_2	TWI_3
TWI_SCL	GPIO 14	GPIO 28	GPIO 48 or 50
TWI_SDA	GPIO 15	GPIO 29	GPIO 49 or 51

Note 1: TWI\_SCL and TWI\_SDA are recommended to be pulled high.

#### 6.5.1 I<sup>2</sup>C CLOCK MULTIPLEXING


The Switch has built-in support for connecting to multiple  $I^2C$  devices that use the same  $I^2C$  address (for example, SFP modules). This is done using multiplexed clock outputs, TWI\_SCL\_GATE[31:0].

Depending on which device it needs to communicate, the software can enable or disable the various clocks. TWI\_SCL\_GATE[31:0] are overlaid GPIO pins and *only available for the first TWI controller*.

Note: Clock stretching is not supported on TWI\_SCL\_GATE[22] and TWI\_SCL\_GATE[23].

To preserve the GPIO usage or to provide it for the two other TWI Controllers, clock multiplexing can also be done externally on the PCB using fewer GPIOs for enabling and selecting signals. Figure 6-9 illustrates how to do this.

#### FIGURE 6-9: I<sup>2</sup>C CLOCK MULTIPLEXING



## 7.0 SERIAL GPIO CONTROLLER (SGPIO)

### 7.1 SGPIO Signals

Three serial GPIO controllers are available. Each serial GPIO controller uses a 4-pin serial interface to extend the number of available general purpose I/O pins. The 4-pin serial interface pins are overlaid on the GPIOs.


	SGPIO_0	SGPIO_1	SGPIO_2
Devices handled	D0-D31	D32-D63	D64, D1-D15, D48-D63
SGx_CLK (Note 1)	GPIO 0	GPIO 4	GPIO 30
SGx_DO	GPIO 1	GPIO 5	GPIO 32
SGx_DI	GPIO 2	GPIO 13	GPIO 33
SGx_LD	GPIO 3	GPIO 12	GPIO 31

#### TABLE 7-1:SERIAL GPIO CONTROLLER SIGNALS

**Note 1:** It is recommended to have footprint for a split end-termination on the CLK.

Figure 7-1 shows the I/O timing of the serial GPIO controller. Serial data are output on the SG\_DO pin clocked by SG\_CLK in bursts. After each burst, there is an assertion of the SG\_LD signal. At the same time as shifting out serial outputs on SG\_DO, the serial GPIO controller also samples the SG\_DI input. The values sampled on SG\_DI are made available to the software.

#### FIGURE 7-1: SGPIO TIMING



The maximum length of a burst is 128 bits data cycles organized by 32 ports with 4-bit port width. However, each port can be enabled or disabled individually, and the port width (number of bits per port) is also centrally configurable. All enabled ports have the same port width.

Note: The configuration of port enabling and port width applies to both serial input and output.

SG\_LD can be used to ensure that outputs are stable when serial data are being shifted through the shift registers (for example, the TX\_DIS output signals for the SFP modules). This can be done using the SG\_LD signal to load the serial data onto shift registers parallel output pins after the burst has completed. 74HC595 is one of the shift registers that supports load input. If the serial GPIO controller is used for serial LED output, then SG\_LD is optional because it is usually not detectable by the eye when serial data are updated (shift through the chain). In that case, 74HC164 can also be used, which does not have the load input.

## 7.2 SGPIO Constraints

When a serial output bit is configured to support link/activity LED, it must know which Switch port status to display on which SGPIO bit. The SGPIO controller uses a 1:1 mapping, which means SGPIO port 0 display link/activity for switch port 0, SGPIO port 1 display link/activity for switch port 1, and so on.

The serial input function of the SGPIO controller can automatically route Signal Detection (RX\_LOS) to the internal PCS block of a certain port. Per default, the Signal Detection function also uses 1:1 mapping between the Switch port number and the SGPIO port number, so that bit 0 of each SGPIO port can be enabled for RX\_LOS input.

There might be more serial output bits than serial input bits in a typical design especially when serial LED is supported. Since the port enabling and port width configuration are shared by the SGPIO output and input, the same number of serial bits in the output and input streams is present, which means the same number of external shift registers is required for both output and input chain. Hence, some shift registers are wasted on the serial input chain. To save the shift registers for the unused SGPIO input bits, the serial input bits can be looped; the SG\_DI input signal is also connected to the serial input pins of the last shift register to create a loop, so that the bits in that loop can be duplicated and the length of the whole serial stream is expanded.

Note: The SGPIO2\_CLK/GPIO 30 is also used for the LCPLL strapping, which must be low during reset. So if the SGPIO2\_CLK is being used, it must either be buffered or AC-coupled, as the clock is not bursty.

## 8.0 SGMII/XFI PHY INTERFACE

When the SerDes interfaces are used to connect to an external PHY, then AC coupling is recommended between the Switch and the external PHY.

Take caution in naming the Rx and Tx pairs on the Switch and PHY. Normally, Rx is the output pair and Tx is the input pair on a PHY. This is different from how they are named on a Switch. Make sure that the output pair from the Switch is connected to the input pair of the PHY and vice versa.

#### 8.1 MII Management Host Interfaces

In order for the software to access the external PHY registers, the MIIM interface should be connected from the Switch to the external PHY. The MIIM controller supports both Clause 22 and Clause 45. Maximum clock frequency is 25 MHz.

Apart from one hard-strapped MIIM interface, the Switch supports additional three overlaid on the GPIOs.

Signal	MIIM_0	MIIM_1	MIIM_2	MIIM_3
MDC	MDC_0	GPIO 56	GPIO 58	GPIO 52 (Note 1)
MDIO	MDIO_0	GPIO 57	GPIO 59	GPIO 53 (Note 1)

TABLE 8-1: MIIM CONTROLLER SIGNALS


**Note 1:** The GPIOs used by the MIIM3 controller are shared with the MIIM\_SLAVE register access functionality.

The MDIO signal is changed or sampled on the falling edge of the MDC clock by the controller. The **MDIO** pin is tristated between access and when expecting read data from the PHY.

Because MDIO is an open drain output, MDIO should be pulled high with a resistor around 1.5 k $\Omega$ . When connecting MDC/MDIO to multiple PHYs, the layout scheme in Figure 8-1 with split end termination on MDC is recommended.

The actual split-end termination resistor value used (for example,  $330\Omega$ ) must be simulated.

#### FIGURE 8-1: CONNECTING MDC/MDIO TO MULTIPLE PHYS



The MIIM controller uses PHY addresses to select each of the external PHYs, so the PHY addresses must be configured differently for each PHY on the same MIIM interface (on each interface up to 32 (0-31) addresses are supported per IEEE).

**Note:** Sharing the Management interface between Clause 22 and Clause 45 PHYs is doable. However, some of the legacy VSC CuPHYs do respond to Clause 45 readings. This can be avoided by having the Clause 45 PHY addresses below 0x8 (b'00xxx) and the VSC CuPHY Clause 22 addresses starting at 0x10 or above (b'1xxxx). Normally, Clause 22 and Clause 45 PHYs would be on their own Management interface due to differences in their I/O level.

## 9.0 SERIAL CPU INTERFACE

#### 9.1 SPI Boot and Primary QSPI Host Controller

The SPI Boot Controller shares the same I/Os as the primary QSPI Host Controller, except the D2 and D3 data signals. The SPI Boot Controller allows the Switch internal CPU to boot from a NOR Flash hooked up to the serial interface.

The SPI Boot Controller is operating in 24-bit address mode by default. In this mode, there are four programmable chipselect pins, which can each address up to 16 MB of memory. (In 32-bit mode, the entire SI region of 256 MB is addressed only via chip select 0.)

Although the Switch supports four SPI chip-select pins, only  $SI_nCS0$  is used by the internal CPU to perform the initial boot from a NOR Flash.

The Switch can only perform initial boot from a NOR Flash, but the Flash memory can be organized as 'NOR only', or combined 'NOR/NAND' or 'NOR/eMMC'. If the NOR Flash is greater than 16 MB, check that the nRESET\_FLASH is controlled by the Switch GPIO in order to reset the NOR Flash back to page 0 on a soft reboot.

SPI Pin	In/Out	Remarks
SI_CLK	Out	Clock output using dedicated pin
SI_DO	Out	Data out (MOSI) using dedicated pin
SI_DI	In	Data in (MISO) using dedicated pin
SPI_D2	In/Out	Data found on overlaid GPIO 58
SPI_D3	In/Out	Data found on overlaid GPIO 59
SI_nCS0	In/Out	Active low chip-select using dedicated pin, but is also found on GPIO 51. Used as input by SI Client Controller.
SPI_nCS[3:1]	Out	Active low chip-selects overlaid on GPIO 16-18
SPI_nCS[15:4]	Out	Active low chip-selects overlaid on GPIO 25-33, 44-45, and 48

TABLE 9-1: SPI BOOT AND PRIMARY QSPI CONTROLLER SIGNALS

Depending on the topology, it is recommended to have SI\_CLK pulled up to 3V3 or to use split end-termination. The SI\_CLK is by default operating at approximately 8.1 MHz. All used SPI\_nCSx must be pulled up to 3V3 using a 10 k $\Omega$  resistor.


#### 9.1.1 SPI CHIP SELECTS

The Switch implements a total of 16 SPI chip-select I/Os, SPI\_nCS[15:0], which are overlaid on GPIOs. The chip-select pins can be shared among the SI Client Controller, the SI Boot Controller, and the SI Host Controller. It is the programmer's responsibility to map the chip-select to the various drivers.

#### 9.1.2 SPI FLASH PROGRAMMING HEADER

A Flash programming header in the Microchip reference design is used to support on-PCB Flash programming.

#### FIGURE 9-1: SPI FLASH PROGRAMMING HEADER (VSC STANDARD LAYOUT)



Pin 8 of the SPI programming header connects to nSYSRESETin, which is an input to the on-board Reset generator. The purpose of this signal is to make nSYSRESET output low during Flash programming, so that the Switch is held in reset and does not drive the SPI signals. Otherwise, both Switch and the Flash programmer drives the SPI signals, causing Flash programming failures. The nRESET\_FLASH is used to enable the Flash for programming.

#### 9.2 Secondary QSPI Host Controllers

The two secondary QSPI Host Controllers are used for accessing external SPI client devices, such as programming the serially attached Flash device on the SPI boot interface or using the SPI2 interface, which is typically connected to additional Flash memories like a Serial NAND Flash. The primary SPI signals can be found in Table 9-1, and the secondary SPI2 signals are shown in Table 9-2.

SPI Pin	In/Out	Remarks				
SPI2_SCK	Out	Clock output found on overlaid GPIO 39 (or 19)				
SPI2_D0	In/Out	Data found on overlaid GPIO 40 (or 20)				
SPI2_D1	In/Out	Data found on overlaid GPIO 41 (or 21)				
SPI2_D2	In/Out	Data found on overlaid GPIO 42				
SPI2_D3	In/Out	Data found on overlaid GPIO 43				
SI_nCS[15:0]	Out	Active low chip-select found on GPIO 25-33, 44, 45, and 48				

 TABLE 9-2:
 SECONDARY QSPI CONTROLLER SIGNALS

Note: The reference boards are using MX35LF2GE4AB-MI NAND.

## 9.3 Sub-CPU SPI Host Controllers

The two Sub-CPU/M3 SPI Host Controllers, SPI3 and SPI4, are mapped to alternate GPIO pins. The clock frequency is programmable up to 100 MHz and only one chip-select is supported – mapped from one of SI\_nCS[7:5]. The SPI3 and SPI4 signals are shown in Table 9-3.

TABLE 9-3:SUB-CPU SPI CONTROLLER SIGNALS

SPI Pin	In/Out	Remarks
SPI3_SCK	Out	Clock output found on GPIO 22
SPI3_DO	Out	Data out (MOSI) found on GPIO 23
SPI3_DI	In	Data in (MISO) found on GPIO 24
SPI4_SCK	Out	Clock output found on GPIO 55
SPI4_DO	Out	Data out (MOSI) found on GPIO 56
SPI4_DI	In	Data in (MISO) found on GPIO 57
SI_nCS[7:5]	Out	Active low chip-select found on GPIO 26-28

#### 9.4 SD/eMMC Storage Host Controller

The Storage Host Controller supports bus width of 1, 4, or 8, and frequencies of 25, 50, and 100 MHz. Table 9-4 shows the typical use for eMMC Flash interface.

Host Pin	In/Out	Remarks	
EMMC_nRST	Out	Active low Reset overlaid on GPIO 34	
EMMC_CMD	Out	Command overlaid on GPIO 38	
EMMC_CK	Out	Clock overlaid on GPIO 39	
EMMC_D0	In/Out	Data bit 0 overlaid on GPIO 40	
EMMC_D1	In/Out	Data bit 1 overlaid on GPIO 41	
EMMC_D2	In/Out	Data bit 2 overlaid on GPIO 42	
EMMC_D3	In/Out	Data bit 3 overlaid on GPIO 43	
EMMC_D4	In/Out	Data bit 4 overlaid on GPIO 44	
EMMC_D5	In/Out	Data bit 5 overlaid on GPIO 45	
EMMC_D6	In/Out	Data bit 6 overlaid on GPIO 46	
EMMC_D7	In/Out	Data bit 7 overlaid on GPIO 47	

TABLE 9-4: EMMC HOST CONTROLLER SIGNALS

**Note:** The reference boards are using IS21ES04G-JCLI as eMMC.

Additionally, signals specific for SD card handling can be found on the following GPIOs:

#### TABLE 9-5: ADDITIONAL SD CARD SIGNALS

Host Pin	In/Out	Remarks
CARD_nDETECT	In	Active low detect signal overlaid on GPIO 35
CARD_WP	In	Write protect signal overlaid on GPIO 36
CARD_LED	Out	LED signal overlaid on GPIO 37

## 10.0 UART CONTROLLERS

The Switch supports three UART interfaces. The UART is functionally based on the industry-standard 16550 UART (RS232 protocol). This implementation features a 16-byte receive and a 16-byte transmit FIFO.

The first UART interface is required by the Switch Application for CLI management through either RS-232 or USB. The second UART2 interface is normally used for TOD interface through RS-422.

The third UART3 is located in the Sub-CPU/M3 system.

TABLE 10-1: UART CONTROLLER INTERFACES

UART Pin	In/Out	Remarks	
UART_RxD	In	Data in overlaid on GPIO 10	
UART_TxD	Out	Data out overlaid on GPIO 11	
UART2_RxD	In	Data in overlaid on GPIO 26	
UART2_TxD	Out	Data out overlaid on GPIO 27	
UART3_RxD	In	Data in overlaid on GPIO 24/49	
UART3_TxD	Out	Data out overlaid on GPIO 23/48	

## 11.0 PARALLEL INTERFACE CONTROLLER

#### 11.1 PI Host Interface

The PI Controller in Host mode is pin-wise reduced to be dedicated to support parallel NAND devices only. When the PI Controller is in Host mode (for example, connected to a NAND device), PI\_nCS/GPIO\_34 and PI\_nDONE/GPIO\_37 are unused and cannot be used as ordinary GPIOs. The PI interface is shown for legacy reasons.

PI Host	In/Out	Remarks
PI_nWR	Out	Active low write, active high read, overlaid on GPIO 35
PI_nOE	Out	Active low output enabled, overlaid on GPIO 36
PI_ADDR2	Out	Connects to ALE. Address. Overlaid on GPIO 38.
PI_ADDR3	Out	Connects to CLE. Command. Overlaid on GPIO 39.
PI_DATA[7:0]	In/Out	Data overlaid on GPIO 40-47

Note: NAND nCS should be pulled low at all times.

#### 11.2 PI Client Interface

The PI Controller in Client mode allows an external CPU to do read and write to the 32-bit Switch registers. Table 11-2 lists the pins used for a Parallel Client interface.

PI Client i/f on Switch	In/Out	Remarks
PI_nCS	In	Chip-select overlaid on GPIO 34
PI_ADDR[1:0]	N/A	Unused, when auto (sub-word) addressing is enabled.
PI_ADDR2	In	Address signal overlaid on GPIO 38
PI_ADDR3	In	Address signal overlaid on GPIO 39
PI_SLV_PG_ADDR[3:0]	In	Client page access, overlaid on GPIO 48-51 (and 33)
PI_nWR	In	Active low write signal, overlaid on GPIO 35
PI_nOE	In	Active low output enabled, overlaid on GPIO 36
PI_DATA[7:0]	In/Out	Data overlaid on GPIO 40-47
PI_nDONE	Out/Z	An external CPU can use this signal to detect, when transfer is done, and hereby optimize the speed transfer. Overlaid on GPIO 37. Unused with NAND.

 TABLE 11-2:
 PI CLIENT CONTROLLER INTERFACES

PI\_DATA is driven by the Switch when PI\_nCS and PI\_nOE are both asserted. PI\_nDone is driven when PI\_nCS is asserted. The drive of PI\_nDone is extended a short period after PI\_nCS is deasserted, which gives time to tri-state the PI\_nDone signal as inactive before it is released.

To access the Switch registers, the full 32-bit read and write must be performed. Because the PI width is 8-bit, four sequential accesses are required to read or write to a register. By default, the PI Client Controller automatically keeps track of outstanding accesses and aligns current PI\_DATA appropriately. This feature is called auto (sub-word) addressing, which makes PI\_ADDR[1:0] not needed.

### 11.3 Using Paged Access To Get Fixed PI Timing

By enabling paged access, all parallel accesses to the Switch have timing, as if they are directly accessing the fast targets on the register ring. This means that an external CPU can have a fixed I/O timing. Specific page registers are used for this purpose.

## 12.0 DDR3/3L/4 MEMORY CONTROLLER – SDRAM INTERFACE

The Memory Controller operates at maximum 625 MHz to support the speed of 2500 MT/s on the DDR interface. It supports 5-byte lanes (32-bit data bus, along with 8-bit sideband ECC). The Memory Controller supports SDRAM with data width = x8 or x16. It also supports half data-bus width operation, where it uses the lower 16-bit of the total 32-bit data bus.

The Memory Controller supports up to 18-bit address bus. The maximum amount of physical memory that can be attached to the controller (per byte lane) is 2 GB and therefore a total of 8 GB.

Note: Currently the maximum speed verified is 2000 MT/s for DDR3 and 1417 MT/s for DDR4.

DDR Interface	In/Out	Remarks
DDR_A[15:0]	Out	Address bus
DDR_BA[2:0], DDR_BG1	Out	Bank address
DDR_Ck_t/c, DDR_CKE[1:0]	Out	DDR_CK_t/c must be routed as $100\Omega$ differential pair
DDR_3WE_n/DDR_3CAS_n/ DDR_3RAS_n	Out	—
DDR_DQ[7:0], DDR_DM0	In/Out	Data bus. Max skew 1 mm.
DDR_DQ[15:8], DDR_DM1	In/Out	On-die termination of DQ signals should be used as applica-
DDR_DQ[23:16], DDR_DM2	In/Out	ble. Bit swizzling is allowed for all bits within a byte lane. Byte
DDR_DQ[31:24], DDR_DM3	In/Out	lanes may be swapped freely. However, depending on the
DDR_DQ[39:32], DDR_DM4, ECC	In/Out	RAM, DQ0 may need to be connected directly if the design requires write leveling.
DDR_DQS[4:0]_t/c	Out	DDR_DQSx_t/c must be routed as $100\Omega$ differential pairs.
DDR_CS_n[1:0]	Out	—
DDR_ODT[1:0]	Out	-
DDR_PAR	Out	—
DDR_ALERT_n	Out	Pulled to VDD
DDR_RESET_n	Out	-
DDR_RZQ	Out	Bias: 240Ω to VSS
DDR_ZCTRL	Out	-
DDR_VREFOCA, DDR_VREFODQ (Note 1)	Out	The reference voltage is generated internally, and is output to these pins. If buffered, this voltage can be used as reference voltage for the attached RAM. This is not currently supported, and the pin should be left floating.
DDR_VTT		Externally generated

#### TABLE 12-1: DDR CONTROLLER INTERFACES


**Note 1:** The internally generated references are available on these pins: one for Command/Address and one for Data. If only one RAM device is used (16-/32-bit wide), these can be connected directly to the RAM reference pins. In the current design using multiple RAMs, DDR\_VREFOCA and DDR\_VREFODQ cannot drive the RAM input reference without being buffered. The reference design shows how to use a resistor divider as the reference instead, or how to use a Sink/Source DDR Termination Regulator to buffer the DDR\_VREF voltage.

Command lane signals must use midpoint termination at the end of the trace. The trace lengths between each DDR RAM must also match in length. Maximum skew is 1 mm.

Trace impedance for the DDR traces should be in the range of  $40\Omega$  to  $80\Omega$ .

Termination resistors may not be needed if the DDR RAM are placed close enough to the Switch, so trace lengths become 35 mm maximum. This is more or less only possible when using a single 16-/32-bit DDR device.

The original design uses 100 nF capacitors on the supply pins of the DDR devices. It has been identified that this is not enough, so verify that some of the capacitors are changed to higher capacity (2.2  $\mu$ F for example).



## FIGURE 12-1: ADDITIONAL BULK CAPACITORS ON EACH DDR DEVICE

It is highly recommended to use the same DDR device as the reference designs use or to ensure that the substitute is fully compliant, that is, because the driver settings are currently hard-coded into UBoot. In case of using another DDR device than the two already provided, the VSC SW team does not provide any support – due to the lack of testing possibilities.

PCB134 uses 5x512MB DDR4, MT40A512M8RH-083E. PCB135 uses 5x512MB DDR3, IS43TR85120AL-107.

It is strongly recommended for customers to perform simulations on the DDR interface for the specific application and topology. Check also that the Switch DDR supply, Vdd\_IODDR, matches the DDR RAM used: 1.5V on DDR3, 1.35 on DDR3L, and 1.2V on DDR4.

## 13.0 JTAG INTERFACE

The Switch incorporates multiple JTAG controllers sharing a single JTAG interface. The ownership of the JTAG interface is controlled through strapping.

#### TABLE 13-1: JTAG MODES

JTAG_SEL[1:0]	Mode
00	DDR interface
01	ICE ARM53
10	ICE ARM M3
11	JTAG boundary scan

The Switch JTAG interface has the following JTAG signals (see Table 13-2). Check that the required resistor pulls are fulfilled.

<b>TABLE 13-2</b> :	JTAG SIGNALS	


JTAG Signals (Note 1)	In/Out	Remarks
JTAG_SEL[1:0]	Input - IPU/IPD	JTAG multiplex selector. Without pull resistors – default mode is '10' ARM M3.
JTAG_nTRST (Note 2)	Input	Asynchronous initialization of JTAG. 10 k $\Omega$ pull-up required for normal operation.
JTAG_TMS	Input	Test mode select. Controls JTAG operation. Source termination and 10K pull-up.
JTAG_TCK	Input - IPU	Provides the clock for JTAG logic, 10 k $\Omega$ pull-down and footprint for pull-up
JTAG_TDI	Input - IPU	Data input provides serial instructions and data to the JTAG logic. 10 k $\Omega$ pull-up.
JTAG_TDO	Output	Provides serial data out from the JTAG logic. Source termination and 10K pull-up.
JTAG_CPU_nRST	Input - IPU	Internal pull-up

Note 1: The JTAG signals are not 5V tolerant.

**2:** JTAG\_nTRST should be held low, until all power supply voltages are up and running.

A standard legacy ARM 20-pin (0.1") header or 10-pin (0.05") header is normally used for boundary scan and ICE.

#### FIGURE 13-1: JTAG CONNECTOR



The legacy header is kept for access to JTAG\_nTRST. Likewise, JTAG\_RTCK, Return Test Clock Input is found in the legacy header.

## 14.0 SYSTEM RESET

The **nRESET** and **JTAG\_nTRST** inputs must be held low until all power supply voltages have reached their recommended operating condition values. When the JTAG interface is not used, JTAG\_nTRST is recommended to be pulled high.


nRESET (active low) must be deasserted no less than 20 ms after the power supply voltages have all reached their recommended values and the core reference clock is stable. For this reason, a reset generator with Power-on Reset (POR) delay circuit must be used on the **nRESET** pin. The MIC6315 can be used to provide the POR delay after valid power supplies and clock.


It is also recommended to use a reset generator with a manual input, so that the Switch can be put into reset during on-PCB Flash programming. While the reset signal resets the Switch, it also resets the Flash memory, external PHYs, shift registers for SGPIO, and other parts that must be put in known state.

## 15.0 TEMPERATURE SENSOR

The Switch includes an on-die diode and internal circuitry for monitoring die temperature (junction temperature). The operation and accuracy of the diode is not guaranteed and should only be used as a reference.

The on-die thermal diode requires an external thermal sensor located on the board or in a stand-alone measurement kit. Temperature measurement using a thermal diode is very sensitive to noise. The following illustration shows a generic application design.





## 16.0 MISCELLANEOUS

#### **16.1 GPIO Mapped Interrupts**

It is possible to map the internal interrupt source to an output overlaid on the GPIO pins. It is possible to drive the output pin permanently or emulate an open-collector output. Likewise, external interrupts from PHYs can be made an input source. If input interrupt is being used, 10 k $\Omega$  pull-up to 3V3 is required. Polarity can be changed on the register level.

#### TABLE 16-1: INTERRUPT I/O

Interrupt	IRQ_0_IN	IRQ_1_IN	IRQ_0_OUT	IRQ_1_OUT
GPIO	6	7	6, 20, or 22	7 or 21

#### **16.2 GPIO Mapped Fan Controller**

The Switch includes a fan controller that can be used to control and monitor a system fan. A pulse-width-modulation (PWM) output regulates the fan speed. The fan speed is monitored using a TACHO input. The fan controller is especially powerful when combined with the internal temperature sensor.

TABLE 16-2: FAN I/O

Fan Signal	TACHO_IN	PWM_OUT
GPIO	21 or 22	23 or 30

The reference design demonstrates a PWM circuit connection to the fan(s) using a technique called ground-chopping.

#### 16.3 Reserved Pins

There are a number of reserved pins that are crucial to be correctly handled.

#### TABLE 16-3: RESERVED I/O

Reserved	Pull	Remarks
0	Pull-up	LVCMOS
1	Pull-down	—
2	Leave floating	Analog
3	Leave floating	SSTL
4	Leave floating	SSTL
5	Leave floating	Analog
6	Leave floating	Analog
7	Leave floating	—
8	Leave floating	—
9	Leave floating	—
10	Leave floating	Analog

## 17.0 GPIO USAGE

Table 13-2 should be checked to avoid overlapping functions.

GPIO	ALT '01'	$\checkmark$	ALT '10'	$\checkmark$	ALT '11'	$\checkmark$	Interface Mode	Χ
0	SG0_CLK		PLL_STAT0		_		_	
1	SG0_DO		—		_		—	
2	SG0_DI		—		_		—	
3	SG0_LD		—		_		—	
4	SG1_CLK		—		_		—	
5	SG1_DO		—		_		—	
6	IRQ0_IN		IRQ0_OUT		SFP15_SD		—	
7	IRQ1_IN		IRQ1_OUT		SFP16_SD		—	
8	PTP_0		—		SFP17_SD		—	
9	PTP_1		SFP6_SD		TWI_SCL_GATE15		—	
10	UART_RxD		—		—		—	
11	UART_TxD		—		—		—	
12	SG1_LD		—		—		—	
13	SG1_DI		—		—		—	
14	TWI_SCL		TWI_SCL_GATE0		—		—	
15	TWI_SDA		—		—		—	
16	SPI_nCS1		TWI_SCL_GATE1		SFP18_SD		—	
17	SPI_nCS2		TWI_SCL_GATE2		SFP19_SD		—	
18	SPI_nCS3		TWI_SCL_GATE3		SFP20_SD		—	
19	PCI_wake		TWI_SCL_GATE4		SFP21_SD		SPI2_SCK	
20	IRQ0_OUT		TWI_SCL_GATE5		SFP22_SD		SPI2_D0	
21	IRQ1_OUT		TACHO		SFP23_SD		SPI2_D1	
22	ТАСНО		IRQ0_OUT		TWI_SCL_GATE16		SPI3_SCK	
23	PWM		UART3_TxD		TWI_SCL_GATE17		SPI3_DO	
24	PTP_2		UART3_RxD		TWI_SCL_GATE18		SPI3_DI	
25	PTP_3		SPI_nCS4		TWI_SCL_GATE19		—	
26	UART2_RxD		SPI_nCS5		TWI_SCL_GATE20		SPI_nCS5	
27	UART2_TxD		SPI_nCS6		TWI_SCL_GATE21		SPI_nCS6	
28	TWI2_SCL		SPI_nCS7		SFP24_SD		SPI_nCS7	
29	TWI2_SDA		SPI_nCS8		SFP25_SD		SPI_nCS8	
30	SG2_CLK		SPI_nCS9		PWM		—	
31	SG2_LD		SPI_nCS10		TWI_SCL_ GATE22_AD		_	
32	SG2_DO		SPI_nCS11		TWI_SCL_ GATE23_AD		_	
33	SG2_DI		SPI_nCS12		SFP26_SD		—	
34	—		TWI_SCL_GATE6		EMMC_nRST		PI_nCS	
35	SFP27_SD		TWI_SCL_GATE7		CARD_nDETECT		PI_nWR	
36	SFP28_SD		TWI_SCL_GATE8		CARD_WP		PI_nOE	
37	SFP29_SD		—		CARD_LED		PI_nDONE	
38	—		TWI_SCL_GATE9		EMMC_CMD		PI_ADDR2	
39	SPI2_SCK		TWI_SCL_GATE10		EMMC_CK		PI_ADDR3	

## TABLE 17-1: GENERAL PURPOSE I/O USAGE

GPIO	ALT '01'	 ALT '10'	 ALT '11'	$\checkmark$	Interface Mode	X
40	SPI2_D0	TWI_SCL_GATE11	EMMC_D0		PI_DATA0	
41	SPI2_D1	TWI_SCL_GATE12	EMMC_D1		PI_DATA1	
42	SPI2_D2	TWI_SCL_GATE13	EMMC_D2		PI_DATA2	
43	SPI2_D3	TWI_SCL_GATE14	EMMC_D3		PI_DATA3	
44	SPI_nCS14	SFP7_SD	EMMC_D4		PI_DATA4	
45	SPI_nCS15	SFP8_SD	EMMC_D5		PI_DATA5	
46	—	SFP9_SD	EMMC_D6		PI_DATA6	
47	—	SFP10_SD	EMMC_D7		PI_DATA7	
48	TWI3_SCL	SPI_nCS13	SFP30_SD		UART3_TxD	
49	TWI3_SDA	—	SFP31_SD		UART3_RxD	
50	SFP0_SD	—	TWI_SCL_GATE24		TWI3_SCL	
51	SFP1_SD	SPI_nCS0	TWI_SCL_GATE25		TWI3_SDA	
52	SFP2_SD	MIIM3_MDC	TWI_SCL_GATE26		MIIM_SLV_MDC	
53	SFP3_SD	MIIM3_MDIO	TWI_SCL_GATE27		MIIM_SLV_MDIO	
54	SFP4_SD	PTP_2	TWI_SCL_GATE28		MIIM_SLV_ADDR	
55	SFP5_SD	PTP_3	PCI_Wake		SPI4_SCK	
56	MIIM1_MDC	SFP11_SD	TWI_SCL_GATE29		SPI4_DO	
57	MIIM1_MDIO	SFP12_SD	TWI_SCL_GATE30		SPI4_DI	
58	MIIM2_MDC	SFP13_SD	TWI_SCL_GATE31		SPI_D2	
59	MIIM2_MDIO	SFP14_SD	—		SPI_D3	
60	RECO_CLK0	_	_		_	
61	RECO_CLK1	_	_		—	
62	RECO_CLK2	PLL_STAT0	_		_	
63	RECO_CLK3	_	_		_	

TABLE 17-1: GENERAL PURPOSE I/O USAGE (CONTINUED)

NOTES:

## 18.0 HARDWARE CHECKLIST SUMMARY

#### TABLE 18-1: HARDWARE DESIGN CHECKLIST

Section	Check	Explanation	$\checkmark$	Notes
Section 2.0, "General Considerations"	Section 2.1, "Required References"	All necessary documents are on hand.		
	Section 2.2, "Pin Check"	The pins match the data sheet.		
	Section 2.3, "Strapping Pins"	The strapping pins are according to Table 2-1.		
Section 3.0, "Power Supplies and Grounding"	Section 3.1, "Power Supplies"	The individual power supplies are according to Table 3-1.		
	Section 3.2, "Power Supply Sequencing"	Check power-up (and power-down) sequence.		
	Section 3.3, "Ground"	Check for proper grounding and shielding on connectors.		
Section 4.0, "Reference Clocks"	Section 4.0, "Reference Clocks"	Check the individual clocks are according to Table 4-1.		
	Section 4.1, "Differential Clock Input"	Verify each reference clock is according to the differential or single-		
	Section 4.2, "Single-Ended Clock Input"	ended input sections, and the data sheet specified jitter requirements.		
	Section 4.3, "Recovered Output Clocks"	Verify the use of the recovered clocks.		
	Section 4.4, "PTP Engine - Input/Output Clocks"	Verify the use of the PTP clocks.		
Section 5.0, "CPU System"	Section 5.1, "Internal CPU Auto Boot Mode"	Verify the use of SPI NOR Flash and Programming header.		
	Section 5.2, "External CPU Mode"	Verify the use of SPI or MIIM Client interface access.		
Section 6.0, "Port Configura- tion"	Section 6.1, "SerDes Interface"	Check connection and possible AC-coupling.		
	Section 6.2, "Port Mapping"	If multiplexing is being used, verify that ports are not represented mul- tiple times.		
	Section 6.3, "MAC-to-MAC Connections"	Check connection and possible AC-coupling.		
	Section 6.4, "SFP Ports"	Verify each SFP signal.		
	Section 6.5, "TWI/I <sup>2</sup> C Interface"	Check the use of I <sup>2</sup> C controllers and clock multiplexing.		
Section 7.0, "Serial GPIO Controller (SGPIO)"	Section 7.1, "SGPIO Signals"	Verify SGPIO signals.		
	Section 7.2, "SGPIO Constraints"	Verify the use of RX_LOS and buffering SGPIO2_CLK.		
Section 8.0, "SGMII/XFI PHY Interface"	Section 8.1, "MII Management Host Inter- faces"	Verify each Management interface being used.		

SparX-5/5i

## TABLE 18-1: HARDWARE DESIGN CHECKLIST (CONTINUED)

Section	Check	Explanation		Notes
			,	1003
Section 9.0, "Serial CPU Inter- face"	Section 9.1, "SPI Boot and Primary QSPI Host Controller"	Verify the Flash model, programming header, proper pull-up, and clock termination.		
	Section 9.2, "Secondary QSPI Host Con- trollers"	Verify proper pull-up and clock termination.		
	Section 9.3, "Sub-CPU SPI Host Control- lers"	Verify Chip Select mapping, proper pull-up, and clock termination.		
	Section 9.4, "SD/eMMC Storage Host Controller"	Verify memory signals.		
Section 10.0, "UART Control- lers"	Section 10.0, "UART Controllers"	Verify the use of UART controllers.		
Section 11.0, "Parallel Inter- face Controller"	Section 11.1, "PI Host Interface"	Verify the connection to Parallel NAND. GPIO 34 and 37 cannot be used.		
	Section 11.2, "PI Client Interface"	Verify the connection to Host CPU.		
Section 12.0, "DDR3/3L/4 Memory Controller – SDRAM Interface"	Section 12.0, "DDR3/3L/4 Memory Con- troller – SDRAM Interface"	Verify the connection to the DDR devices.		
Section 13.0, "JTAG Interface"	Section 13.0, "JTAG Interface"	Verify JTAG signals.		
Section 14.0, "System Reset"	Section 14.0, "System Reset"	Verify Reset circuitry.		
Section 15.0, "Temperature Sensor"	Section 15.0, "Temperature Sensor"	Verify Temperature Monitor circuitry.		
Section 16.0, "Miscellaneous"	Section 16.1, "GPIO Mapped Interrupts"	Verify interrupt circuitry.		
	Section 16.2, "GPIO Mapped Fan Con- troller"	Verify fan circuitry.		
	Section 16.3, "Reserved Pins"	Verify Reserved pins.		
Section 17.0, "GPIO Usage"	Section 17.0, "GPIO Usage"	Verify GPIO usage. Customer should make it as close to the reference design as possible to lower the software effort when bringing up the customer board.		

## APPENDIX A: REVISION HISTORY

#### TABLE A-1:

Revision Level & Date	Section/Figure/Entry	Correction
DS00003911A (04-13-21)	Initial release	

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

#### Technical support is available through the web site at: http://microchip.com/support

#### Note the following details of the code protection feature on Microchip devices:

Microchip products meet the specifications contained in their particular Microchip Data Sheet.

- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we
  are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously
  improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital
  Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for
  relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICRO-CHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkil, PlCtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8081-5

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Fax: 43-7242-2244-393

**Denmark - Copenhagen** 

Germany - Garching Tel: 49-8931-9700 Germany - Haan

Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820