
QML flow, its importance, and obtaining lot information


TEXAS INSTRUMENTS

Qualifying and manufacturing a space or military part is an important step in verifying that the device will withstand the harsh environment and/or radiation in space, and will also operate as intended over the duration of a mission. Texas Instruments is a certified manufacturer on the Defense Logistics Agency Land and Maritime (DLA) list of Qualified Manufacturers List (QML) for both QML Class V (space) and QML Class Q (military) microcircuits. This QML manufacturing flow is a single controlled baseline that follows military standard MIL-PRF-38535 in accordance with MIL-STD-883 as a means to ensure product quality and reliability, from design to fabrication. QML lots ship with a Certificate of Conformance per MIL-PRF-38535, a Processing Conformance Report (PCR) summarizing traceability and testing performed, and with Quality Conformance Inspection (QCI) reports available (see <u>Appendix I</u>). For examples of various QCI reports, see <u>Appendix II</u>. (For more information regarding TI's optimization of certain QML processes per MIL-PRF-38535, refer to <u>QML Process</u> <u>Optimizations</u>.) With over 50% of Texas Instruments' fabs QML Class V certified, TI is a trusted partner to deliver high quality, reliable products for all space and military application needs.



The QML flow is outlined below with Class V in the blue on the left and Class Q on the right in red.

¹ Bond pull and die shear is an inline process monitor for both Class V and Class Q



² Method 2010 Condition A is an internal visual test to check internal materials, construction, and workmanship of microcircuits per MIL-STD-883


³ Method 2010 Condition B is an internal visual test to check internal materials, construction, and workmanship of microcircuits per MIL-STD-883 ⁴ [45/0] means 45 samples tested with 0 fails

⁵ CSAM can be used as an alternative to X-ray on some devices

⁶ X-ray for ceramic lids is an <u>optimization</u>; otherwise it is required at 100%

⁷ Method 1015 is a burn-in test performed to screen out marginal devices per MIL-STD-883

⁸ Method 1015 paragraph 3.2 states post burn-in measurement must be completed within 96 hours after removal of the devices from the specified burnin test condition and must consist of all 25°C DC parameter measurements per MIL-STD-883



⁹ PDA includes both parametric and DC functional reject fails after burn-in; if there is >5% total reject fails, the entire lot is scrapped

¹⁰ For Class V, the lot is scrapped if there is >5% total reject fails and/or if there is >3% functional reject fails; in addition, failure analysis will be performed on burn-in screen failures to a degree sufficient to establish failure mode

¹¹ Method 1014 is a test designed to determine the hermeticity of the seal of the microelectronic device per MIL-STD-883

¹² Method 2009 is a test method to verify workmanship of packaged devices per MIL-STD-883

¹³ Method 1005 paragraph 3.3 states the test must be completed with 96 hours of removal from burn-in oven; if measurements cannot be completed

within 96 hours, devices must return to burn-in oven for 24 hours to establish a new 96 hour electrical test window per MIL-STD-883

¹⁴ For Class V devices, the Radiation Lot Accept test occurs for each qualification; for Class V RHA devices, the Radiation Lot Accept test occurs for each wafer lot

¹⁵ Depending on the device, the hot solder dip can be done at different places in the flow

Appendix I

Texas Instruments provides Certificate of Conformance documents for all QML lots. Additionally, TI automatically ships QCI Summary Reports with all Class V lots and may be ordered for Class Q lots. All PCR and QCI documents may be downloaded from the TI website, <u>https://qci.ext.ti.com/</u>.

Document	Class V	Class Q
Certificate of Conformance per MIL-PRF-38535	Yes	Yes
 Processing Conformance Report (example): a) Assembly lot traceability b) Wafer lot traceability c) 100% screen performed d) QCI Group A testing e) QCI Group B testing f) QCI Group C testing g) QCI Group E testing (QMLV RHA only) h) QCI WLA testing (QMLV only) 	Yes	Yes
QCI Group B Summary Report (example)	Yes	Upon request
QCI Group C Summary Report (example)	Yes	Upon request
QCI Group D Summary Report (example)	Yes	Upon request
QCI Group E Summary Report (example)	RHA only	N/A
QCI WLA Summary Report (example)	Yes	N/A

To obtain copies of QML lot specific documents, follow the instructions below.

- Log on to <u>https://qci.ext.ti.com/</u> using a MYTI account. For first time users, an additional twofactor authorization is required. (For any difficulties in logging on, please contact <u>qci_2fa@list.ti.com</u>.)
- 2. To download a QCI Summary Report (Groups B, C, D, E, or WLA):
 - a. Under 'Reports' tab, highlight 'Lot Test Summary,' and click on desired report
 - b. Enter either the 'PCR Lot Number' (listed as Q.C. Reference number in PCR report) or the 'Group Lot Number' (listed as QA Lot Number in Certificate of Conformance) into the corresponding box
 - c. Click 'Show Report'
- 3. There is an additional Radiation Hardness Assured (RHA) Lot Acceptance Report option for RHA lots.
 - a. At bottom of screen, scroll to 'File Attachment' to access the report
- 4. To download the PCR:
 - a. Under 'Reports' tab, click on 'PCR Listing'
 - b. Enter the 'PCR Lot Number' and click 'Show Report'
- 5. For assistance, click 'Help' in upper right corner of screen

Appendix II

The following QCI Summary Report examples refer to part number TPS7A4501-RHA with PCR Lot Number <u>4015079</u>. Reports pulled from <u>https://qci.ext.ti.com/</u> will look like these.

							Texas Instruments Incorporated Military Products Department Military High Reliability Integrated Cir Processing Conformance Report	cuits
	Device Type: 5962R1222403	vxc			PC	R Lot Number: 41	015079	
	SMD: 5962R1222403 Processing Type: RHA	vxc			De	vice Description:		
	Assembly Location: MMT	Assembly	Date Co	de Year: 2014	Week: 45	Lot Window: #	(
	Wafer Lot #: 3305886 Wafer #: 8	Wafer Lot	t Date Co	de Year: 2013	Qtr: 4Q	Die Rev: D	W/F Code: S	
1	Integrated Circuits referenced above have receive	d the following processing p	er recorde	d lot history.				
	SCREEN	METHOD		(MIL-STD-883)				
	INTERNAL VISUAL PRECAP	2010		CONDITION A (10	(X 0			
	INTERNAL VISUAL PRECAP	2010		CONDITION A (40	(X)			
~	INTERNAL VISUAL PRECAP	2010		CONDITION A (L	(A)			
	Wafer Number(s) used in Production:	8						
~	TEMPERATURE CYCLING	1010		CONDITION C				
	CENTRIFUGE	2001		CONDITION E,Y 1	PLANE			
	PIND TEST	2020		CONDITION A				
	RADIOGRAPHY	2012		MONITOR O	R 🔲 100%			
	INTERIMELECTRICAL TEST			25e DC / FUNCTIO				
	BURN IN	1015		TEMP (°C)125		TIME (Hrs)2	40	
	FINAL ELECTRICAL TEST TEMP	✔ 25c ✔ 125c	✓ -55c	🗆 N/A		🗆 N/A		
	TESTPROGRAM#(s)	EF5560R01		EF5560R01	EF	5560R01		
-	HERMETICITY	1014						
	FINE LEAK	1014		CONDITION A OF	R			
	GROSSLEAK			CONDITION C				
	EXTERNAL VISUAL	2009		(100%)				
	EXTERNAL VISUAL	2009		(L/A)				
	QUALITY CONFORMANCE ATTRIBUTE DA		ť.					
	SUBGROUP	TEST & TEMP	-	SAMPLE SIZE				
	A-1/4/7	DC ELECTRICAL - AN						
	A-2/5/8	DCELECTRICAL - M						
	A-3/6/8	DCELECTRICAL - MI						
	A-9	ACELECTRICAL - AN						
	A-10	ACELECTRICAL - M						
1	A-11	AC ELECTRICAL - MI	NIMUM	116 OR 100%				
	Device Lead-Finish complies with MIL-PRF-38 elements shall conform to either A.3.5.6.3.2 or A The tin content of solder shall not exceed 97 per	3.5.6.3.3 as applicable. The u	se ofpure	tin, as an underplate	or final finish, is 1			
	SOLDER PROCESSING DATE (IF APPLICAE	LE): NIA						
	NOTE: The following documents MUSTbe pull (A copy to be placed in each box) 1) PROCESS CONFORMANCE REPORT 2) GENERIC GROUP B QCI SUMMARY REP 3) GENERIC GROUP D QCI SUMMARY REP 4) WAFER LOT ACCEPTANCE REPORTFOR	ed and sent with each lot. ORT ORT	N THIS A	SSEMBLY LOT.				
	Product has passed Group E RHA QCI in accord							
		01/19/2015						
Q	CI Group B - Lot # 4015101	Date Code: 14451	в		Pkg Type	164HFG	Lead Finish: A	
	CI Group C - Lot # 4005420	Date Code: 1420			MCG:		Wafer Lot Date Code: 3D	
	CI Group D - Lot # 4005420	Date Code: 1420			Pkg Type		Lead Finish NIAU	
	QCI Group E - Lot # 3305886	Wafer Lot #: 33058			D - 1 Pe.			
4		Wald Lot #. 33050	000					
Vet	r Lot Accept - Lot # 4005420	Wafer Lot #: 33058	385					

Example – Processing Conformance Report

Example – QCI Group B Summary Report

roup B Summary Repo	rt					
Copy Print Excel Sha	re via Email					
Lot Number: 40151	01	Device Na	me: SMJ320VC33HF0	GM150		
Date Code: 2014-45-B Test Start: 11/11/2014		Assembly S	ite: MMT			
		Test Complete: 11/12/2014			Lead Finish: A	
Pin: 164		Package: HFG			Package Family: GROUP 8	
66666 Sub-Group	Tes	t	Method	Sample Size	Rejects / Data	Notes
2	RESISTANCE TO SOL	VENTS	TM2015	3	0	1
3	SOLDERABILITY		TM2003	3	0	1
5	BOND STRENGTH		2011	4	0	1
5	DIE ATTACH STRENG	ТН	2019 OR 2027	4	0	
lotes: .Resistance to solvents to . 22 leads / 3 packages n . 15 wires / 4 units mimir	ninimum. Not required for		r paints as a marking	medium.		
omments:						

Group C Summary Report Copy Print Excel Share via Email Lot Number: 4005420 Device Name: 5962R1222403VXC Assembly Site: MMT Wafer Lot Number: 3305886 Lot Date Code: 2014-20-A Wafer Lot Date Code: 2013-4Q-D-S Parent Die: STLADJC1963DVS Window: 4Q 2013 to 4Q 2014 Die Attach: QMI Pin: 10 Package: HKU MCG: 52 Test Start: 07/04/2014 Test Complete: 08/20/2014 Sub-Group Tes Method Sample Size Rejects / Data Notes C1 Steady-state life test 1005 0 1 0 C1 Endpoint Electrical Test 45 2 Notes: 1,000 hours/125C or equivalent. (If greater than 1,000 hours/125C enter actual conditions into comments below) Endpoint electrical testing in accordance with device test specification. Comments: 46/0 TESTED Prepared By: Vut Kangkamanee Prepared By Email: x0194988@ti.com Prepare Date: 08/22/2014

Example – QCI Group C Summary Report

Example – QCI Group D Summary Report

opy Print Excel	Share via Email				
Lot Number: 4	005420	Device Name: 5962R122	2403VXC		
Date Code: 2	014-20-A	Assembly Site: MMT			
Test Start: 0	5/26/2014	Test Complete: 07/10/201	4	Lead Finish: NIA	U
Pin: 1	n	Package: HKU		Package Family: GR	OUP 8
		Package. The		Fackage Failing. On	001 0
Window: 2	0 2014 to 04 2015				
66666 Sub-Gro	up Test	Method	Sample Size	Rejects / Data	Notes
	Physical Dimensions	2016	15	0	10000
	Lead Integrity	2004 and 2028	45	0	1
	Seal (Fine and Gross)	1014		0	
	Thermal Shock	1011	15	0	2
	Temperature Cycle	1010		0	3
3	Moisture Resistance	1004		0	
:	Visual Examination	1004 and 1010		0	
3	Seal (Fine and Gross)	1014		0	
3	End-point electrical test			0	4
1	Mechanical Shock	2002	15	0	5
ļ.	Vibration, Variable Freq	2007		0	6
Ļ	Constant acceleration	2001		0	7
ŀ	Seal (Fine and Gross)	1014		0	
ŧ.	Visual Examination	1010 and 1011		0	
ļ	End-point electrical test			0	4
5	Salt Atmosphere	1009	15	0	10
5	Visual Inspection	1009		0	
5	Seal (Fine and Gross)	1014		0	
5	Internal water vapor	1018	3 (5)	0(1)	8
7	Adhesion of lead finish	2025	15	0	9
3	Lid Torque	2024	5	0	11

2. Condition B, 15 cycles.

3. Condition C, 100 cycles.

Endpoint electrical testing in accordance with device test specification.
 Condition B.

Condition A.
 Condition E (20KG) Y1 axis only.

4. Endpoint electrical testing in accordance with device test specification.

Condition A.
 Condition A.
 Souo PPM and 100C. Sample size is 3/0 or 5/1.
 15 leads, not performed for LCCC. Any deviations to test methods or conditions, such as centrifuge, will be specificed in the device travler.
 Glass Frit Seal Only - N/A for MMT Assembly.

Comments:

Performed D3 and D4

File Attachment

Filename No Files Uploaded

Prepared By: Vut Kangkamanee

Prepared By Email: x0194988@ti.com

Prepare Date: 07/17/2014

Example – QCI Group E Summary Report

Group E Sum	mary Report					
•	Excel Share via Email					
	Lot Number: 3305886	Device Name:	5962R1222403	3VXC		
Wafer Lo	t Date Code: 2013-4Q-D-S	Wafer #:	8.9.10		Parent Die: STLADJC	1963DVS
						19000000
	Test Start: 08/20/2014	Test Complete:	01/19/2015	Wafer	Lot Number: 3305886	
	Pin: 10	Package:	HKU		MCG: 52	
Sub-Gro			Method	Sample Size	Rejects / Data	Notes
E2	RHA LOT ACCEPTANCE REPO	ORT			0	
E2	Total Ionizing Dose		1019			1
E2	Dose Rate mrad(Si)/sec				10	
E2	-or-					
E2	Dose Rate rad(Si)/sec				N/A	
E2	Total Dose krad (Si)				100	
E2	Electrical Test					2
E2	Total Grp E Sample Size				22	
E2	Rejects				0	
 Dose Rate 2. 25C; Maxii 3. Endpoint e 	ny.ti.com users may download the R and Total Dose per TI RHA QM Plar mum supply voltage electrical testing in accordance with o d my.ti.com users may download the com)	n device test specificatior	1.		case of difficulty contact	
Comments:						
The part exhi -883, TM 101	bits low dose rate sensitivity but ren 9.	nains within the pre-iri	adiation electric	al limits at 100krad To	otal Dose Level, as allowe	ed by MIL-STD
File Attachme	ent					
Filename						
	RHA DLA Report.pdf					
	· · · .					
F	Prepared By: a0461373	Prepared By Email:		P	Prepare Date: 01/19/20	15

To download the full RHA DLA report, click the link under 'Filename.'

Example – QCI Wafer Lot Acceptance Summary Report

Copy Print Exc	cel Share via Email				
Lo	ot Number: 4005420	Device Name:	5962R1222403VXC		
Wafer Lot	Date Code: 2013-4Q-D-S	Wafer Lot Number:	3305886		
1	Parent Die: STLADJC1963DVS	Lead Finish:	NIAU	MCG: 52	2
	Test Start: 08/28/2014	Test Complete:	08/28/2014		
Sub-Group	Test	Method	Sample Size	Rejects / Data	Notes
VLA-1	Wafer Thickness	5007	2 wafers/lot	0	1
VLA-2	Metallization Thickness	5007	1 wafer/lot	0	2
VLA-3	Thermal Stablility	5007	1 wafer/lot	0	2,3
VLA-4	SEM Inspection Lot Acceptance	2018	2 wafers/lot	0	2
VLA-4	Lab Performing Analysis:			TI	
VLA-5	Glassivation Thickness	5007	1 wafer/lot	0	2
VLA-6	Gold Backing Thickness	5007	1 wafer/lot	0	2,4
VLA-7	Steady-state life test	1005		0	5
VLA-7	Endpoint Electrical Test	1005	45	0	6
 In-line monitor Applicable to all Gold backed was 1,000 hours/12 	required when the finished wafer desi data for this wafer lot may be used. I linear, all MOS, all bipolar digital opera fers only. 25C or equivalent ical testing in accordance with device to	ting at 10V or more. (VFB/	2		
omments:					
Pr	epared By: Vut Kangkamanee	Prepared By Email:	x0194988@ti.com	Prepare Date: 08	3/27/2014

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated