

















LMG5200 SNOSCY4D - MARCH 2015 - REVISED MARCH 2017

LMG5200 80-V, 10-A GaN Half-Bridge Power Stage

Features

- Integrated 15-m Ω GaN FETs and Driver
- 80-V Continuous, 100-V Pulsed Voltage Rating
- Package Optimized for Easy PCB Layout. Eliminating Need for Underfill, Creepage, and Clearance Requirements
- Very Low Common Source Inductance to Ensure High Slew Rate Switching Without Causing Excessive Ringing in Hard-Switched Topologies
- Ideal for Isolated and Non-isolated Applications
- Gate Driver Capable of up to 10 MHz Switching
- Internal Bootstrap Supply Voltage Clamping to Prevent GaN FET Overdrive
- Supply Rail Undervoltage Lockout Protection
- Excellent Propagation Delay (29.5 ns Typical) and Matching (2 ns Typical)
- Low Power Consumption

Applications

- Wide V_{IN} Multi-MHz Synchronous Buck Converters
- Class D Amplifiers for Audio
- 48-V Point-of-Load (POL) Converters for Telecom, Industrial, and Enterprise Computing
- High Power Density Single- and Three-Phase Motor Drive

3 Description

The LMG5200 device, an 80-V, 10-A driver plus GaN half-bridge power stage, provides an integrated power stage solution using enhancement-mode Gallium Nitride (GaN) FETs. The device consists of two 80-V GaN FETs driven by one high-frequency GaN FET driver in a half-bridge configuration.

GaN FETs provide significant advantages for power conversion as they have near zero reverse recovery and very small input capacitance C_{ISS}. All the devices are mounted on a completely bond-wire free package platform with minimized package parasitic elements. The LMG5200 device is available in a 6 mm x 8 mm x 2 mm lead-free package and can be easily mounted on PCBs.

The TTL logic compatible inputs can withstand input voltages up to 12 V regardless of the VCC voltage. The proprietary bootstrap voltage clamping technique ensures the gate voltages of the enhancement mode GaN FETs are within a safe operating range.

The device extends advantages of discrete GaN FETs by offering a more user-friendly interface. It is an ideal solution for applications requiring highfrequency, high-efficiency operation in a small form factor. When used with the TPS53632G controller, the LMG5200 enables direct conversion from 48-V to point-of-load voltages (0.5-1.5 V).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMG5200	QFM (9)	6.00 mm × 8.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Block Diagram






Table of Contents


1	Features 1		8.4 Device Functional Modes	12
2	Applications 1	9	Application and Implementation	12
3	Description 1		9.1 Application Information	12
4	Revision History2		9.2 Typical Application	12
5	Pin Configuration and Functions	10	Power Supply Recommendations	15
6	Specifications4	11	Layout	16
-	6.1 Absolute Maximum Ratings		11.1 Layout Guidelines	16
	6.2 ESD Ratings		11.2 Layout Examples	16
	6.3 Recommended Operating Conditions	12	Device and Documentation Support	20
	6.4 Thermal Information5		12.1 Device Support	20
	6.5 Electrical Characteristics5		12.2 Documentation Support	20
	6.6 Typical Characteristics		12.3 Receiving Notification of Documentation Updates	20
7	Parameter Measurement Information 8		12.4 Community Resources	20
	7.1 Propagation Delay and Mismatch Measurement 8		12.5 Trademarks	20
8	Detailed Description 9		12.6 Electrostatic Discharge Caution	20
	8.1 Overview		12.7 Glossary	20
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	
	8.3 Feature Description		Information	20
	Total Document To		13.1 Package Information	21

4 Revision History

Changes from Revision C (December 2016) to Revision D	Pag
general editorial global authoring and SDS updates	
Changed Thermal Information table	
Changes from Revision B (January 2016) to Revision C	Pag
Changed from GaN Technology Preview to Production Data	
Added Device Functional Modes Section	
Added Typical Application Section	
Updated Power Supply Recommendations Section	
Added Links in Development Support Section	21
Changes from Revision A (March 2015) to Revision B	Pag
Changed part number typographical error in Figure 14	
Changes from Original (March 2015) to Revision A	Pag
Corrected typographical error in Simplified Block Diagram	
Corrected typographical error in Figure 5	
Corrected typographical error in Figure 10	
Corrected typographical error in Figure 11.	



5 Pin Configuration and Functions



Pin Functions

PIN		VO ⁽¹⁾	DESCRIPTION		
NAME	NO.	1/0(1)	DESCRIPTION		
AGND	7	G	Analog ground. Ground of driver device.		
НВ	2	Р	High-side gate driver bootstrap rail.		
HI	4	I	High-side gate driver control input		
HS	3	Р	High-side GaN FET source connection		
LI	5	I	Low-side driver control input		
PGND	9	G	Power ground. Low-side GaN FET source. Electrically shorted to AGND pin.		
SW	8	Р	Switching node. Electrically shorted to HS pin. Ensure low capacitance at this node on PCB.		
VCC	6	Р	5-V positive gate drive supply		
VIN	1	Р	Input voltage pin. Electrically connected to high-side GaN FET drain.		

(1) I = Input, O = Output, G = Ground, P = Power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER	MIN	MAX	UNIT
VIN to PGND	0	80	V
VIN to PGND (pulsed, 100-ms maximum duration) (2)		100	V
HB to AGND	-0.3	86	V
HS to AGND	-5	80	V
HI to AGND	-0.3	12	V
LI to AGND	-0.3	12	V
VCC to AGND	-0.3	6	V
HB to HS	-0.3	6	V
HB to VCC	0	80	V
SW to PGND	-5	80	V
IOUT from SW pin		10	Α
Junction temperature, T _J	-40	125	°C
Storage temperature, T _{stq}	-40	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
VCC	4.75	5 5.25	V
LI or HI Input	0	12	V
VIN	0	80	V
HS, SW	– 5	80	V
НВ	V _{HS} + 4	V _{HS} + 5.25	V
HS, SW slew rate ⁽¹⁾		50	V/ns
Junction temperature, T _J	-40	125	°C

(1) This parameter is ensured by design. Not tested in production.

⁽²⁾ Device can withstand 1000 pulses up to 100 V of 100-ms duration and less than 1% duty cycle over its lifetime.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		LMG5200	
	THERMAL METRIC (1) (2)	MOF (QFM)	UNIT
		9 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	35	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	18	°C/W
R _{θJB}	Junction-to-board thermal resistance	16	°C/W
Ψ ЈТ	Junction-to-top characterization parameter	1.8	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	16	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted) (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENTS					
I _{CC}	VCC quiescent current	LI = HI = 0 V, VCC = 5 V, HB-HS = 4.6 V		0.08	0.125	mA
Icco	Total VCC operating current	f = 500 kHz		3	5	mA
I _{HB}	HB quiescent current	LI = HI = 0 V, VCC = 5 V, HB-HS = 4.6 V		0.09	0.15	mA
I _{HBO}	HB operating current	f = 500 kHz, 50% Duty cycle, V _{DD} = 5 V		1.5	2.5	mA
INPUT PI	NS					
V _{IH}	High-level input voltage threshold	Rising edge	1.87	2.06	2.22	V
V _{IL}	Low-level input voltage threshold	Falling edge	1.48	1.66	1.76	V
V _{HYS}	Hysteresis between rising and falling threshold			400		mV
R _I	Input pulldown resistance		100	200	300	kΩ
UNDERV	OLTAGE PROTECTION					
V _{CCR}	V _{CC} Rising edge threshold	Rising	3.2	3.8	4.5	V
V _{CC(hyst)}	V _{CC} UVLO threshold hysteresis			200		mV
V_{HBR}	HB Rising edge threshold	Rising	2.5	3.2	3.9	V
V _{HB(hyst)}	HB UVLO threshold hysteresis			200		mV
воотѕт	RAP DIODE					
V_{DL}	Low-current forward voltage	$I_{VDD-HB} = 100 \mu A$		0.45	0.65	V
V_{DH}	High current forward voltage	$I_{VDD-HB} = 100 \text{ mA}$		0.9	1.0	V
R_D	Dynamic resistance	I _{VDD-HB} = 100 mA		1.85	2.8	Ω
	HB-HS clamp	Regulation Voltage	4.65	5	5.2	V
t _{BS}	Bootstrap diode reverse recovery time	I _F = 100 mA, IR = 100 mA		40		ns
Q_{RR}	Bootstrap diode reverse recovery charge	V _{VIN} = 50 V		2		nC

⁽¹⁾ Parameters that show only a typical value are ensured by design and may not be tested in production.

⁽²⁾ For thermal estimates of this device based on PCB copper area, see the *TI PCB Thermal Calculator*.



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
POWER S	STAGE				
R _{DS(ON)H} s	High-side GaN FET on- resistance	LI = 0 V, HI = VCC=5 V, HB-HS = 5 V, VIN-SW = 10 A, T _J = 25°C	15	20	mΩ
R _{DS(ON)LS}	Low-side GaN FET on- resistance	LI = VCC = 5V, HI = 0 V, HB-HS = 5 V, SW-PGND = 10 A, T _J = 25°C	15	20	mΩ
V_{SD}	GaN 3rd quadrant conduction drop	I_{SD} = 500 mA, V_{IN} floating, V_{VCC} = 5 V, HI = LI = 0 V	2		V
I _{L-VIN-SW}	Leakage from VIN to SW when the high-side GaN FET and low- side GaN FET are off	VIN = 80 V, HI = LI = 0 V, V _{VCC} = 5 V, T _J = 25°C	25	150	μΑ
I _{L-SW-GND}	Leakage from SW to GND when the high-side GaN FET and low- side GaN FET are off	SW = 80 V, HI = LI = 0 V, V _{VCC} = 5V, T _J = 25°C	25	150	μΑ
C _{OSS}	Output capacitance of high-side GaN FET and low-side GaN FET	V _{DS} =40 V, V _{GS} = 0V (HI = LI = 0 V)	266		pF
Q_{G}	Total gate charge	V_{DS} =40 V, I_{D} = 10A, V_{GS} = 5 V	3.8	i	nC
Q _{OSS}	Output charge	V _{DS} =40 V, I _D = 10 A	21		nC
Q_{RR}	Source-to-drain reverse recovery charge	Not including internal driver bootstrap diode	0		nC
t _{HIPLH}	Propagation delay: HI rising (2)	LI = 0 V, VCC = 5 V, HB-HS = 5 V, VIN = 30 V	29.5	50	ns
t _{HIPHL}	Propagation delay: HI falling ⁽²⁾	LI = 0 V, VCC = 5 V, HB-HS = 5 V, VIN = 30 V	29.5	50	ns
t _{LPLH}	Propagation delay: LI rising (2)	HI = 0 V, VCC = 5 V, HB-HS = 5 V, VIN = 30 V	29.5	50	ns
t _{LPHL}	Propagation delay: LI falling (2)	HI = 0 V, VCC = 5 V, HB-HS = 5 V, VIN = 30 V	29.5	50	ns
t _{MON}	Delay matching: LI high and HI low (2)		2	8	ns
t _{MOFF}	Delay matching: LI low and HI high (2)		2	8	ns
t _{PW}	Minimum input pulse width that changes the output		10		ns


⁽²⁾ See Propagation Delay and Mismatch Measurement.



6.6 Typical Characteristics

All the curves are based on measurements made on a PCB design with dimensions of 3.2 inches (W) \times 2.7 inches (L) \times 0.062 inch (T) and 4 layers of 2 oz copper.

The safe operating area (SOA) curves displays the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. A buck converter is used for measuring the SOA. Figure 2 outlines the temperature and airflow conditions required for a given load current. The area under the curve dictates the SOA for different airflow conditions.





7 Parameter Measurement Information

7.1 Propagation Delay and Mismatch Measurement

Figure 5 shows the typical test setup used to measure the propagation mismatch. As the gate drives are not accessible, pullup and pulldown resistors in this test circuit are used to indicate when the low-side GaN FET turns ON and the high-side GaN FET turns OFF and vice versa to measure the t_{MON} and t_{MOFF} parameters. Resistance values used in this circuit for the pullup and pulldown resistors are in the order of 1 k Ω ; the current sources used are 2 A.

Figure 6 through Figure 9 show propagation delay measurement waveforms. For turnon propagation delay measurements, the current sources are not used. For turnoff time measurements, the current sources are set to 2 A, and a voltage clamp limit is also set, referred to as $VIN_{(CLAMP)}$. When measuring the high-side component turnoff delay, the current source across the high-side FET is turned on, the current source across the low-side FET is off, HI transitions from high-to-low, and output voltage transitions from V_{IN} to $V_{IN(CLAMP)}$. Similarly, for low-side component turnoff propagation delay measurements, the high-side component current source is turned off, and the low-side component current source is turned on, LI transitions from high to low and the output transitions from GND potential to $V_{IN(CLAMP)}$. The time between the transition of LI and the output change is the propagation delay time.





Figure 5. Propagation Delay and Propagation Mismatch Measurement

Submit Documentation Feedback



Propagation Delay and Mismatch Measurement (continued)



8 Detailed Description

8.1 Overview

Figure 10 shows the LMG5200, half-bridge, GaN power stage with highly integrated high-side and low-side gate drivers, which includes built-in UVLO protection circuitry and an overvoltage clamp circuitry. The clamp circuitry limits the bootstrap refresh operation to ensure that the high-side gate driver overdrive does not exceed 5.4 V. The device integrates two, 15-m Ω GaN FETs in a half-bridge configuration. The device can be used in many isolated and non-isolated topologies allowing very simple integration. The package is designed to minimize the loop inductance while keeping the PCB design simple. The drive strengths for turnon and turnoff are optimized to ensure high voltage slew rates without causing any excessive ringing on the gate or power loop.

8.2 Functional Block Diagram

Figure 10 shows the functional block diagram of the LMG5200 device with integrated high-side and low-side GaN FETs.




Figure 10. Functional Block Diagram

8.3 Feature Description

The LMG5200 device brings ease of designing high power density boards without the need for underfill while maintaining creepage and clearance requirements. The propagation delays between the high-side gate driver and low-side gate driver are matched to allow very tight control of dead time. Controlling the dead time is critical in GaN-based applications to maintain high efficiency. HI and LI can be independently controlled to minimize the third quadrant conduction of the low-side FET for hard switched buck converters. A very small propagation mismatch between the HI and LI to the drivers for both the falling and rising thresholds ensures dead times of < 10 ns. Co-packaging the GaN FET half-bridge with the driver ensures minimized common source inductance. This minimized inductance has a significant performance impact on hard-switched topologies.

The built-in bootstrap circuit with clamp prevents the high-side gate drive from exceeding the GaN FETs maximum gate-to-source voltage (Vgs) without any additional external circuitry. The built-in driver has an undervoltage lockout (UVLO) on the VDD and bootstrap (HB-HS) rails. When the voltage is below the UVLO threshold voltage, the device ignores both the HI and LI signals to prevent the GaN FETs from being partially turned on. Below UVLO, if there is sufficient voltage ($V_{VCC} > 2.5 \text{ V}$), the driver actively pulls the high-side and low-side gate driver output low. The UVLO threshold hysteresis of 200 mV prevents chattering and unwanted turnon due to voltage spikes. Use an external VCC bypass capacitor with a value of 0.1 μ F or higher. TI recommends a size of 0402 to minimize trace length to the pin. Place the bypass and bootstrap capacitors as close as possible to the device to minimize parasitic inductance.

8.3.1 Control Inputs

The LMG5200's inputs pins are independently controlled with TTL input thresholds and can withstand voltages up to 12V regardless of the VDD voltage. This allows the inputs to be directly connected to the outputs of an analog PWM controller with up to 12V power supply, eliminating the need for a buffer stage.

In order to allow flexibility to optimize deadtime according to design needs, the LMG5200 does not implement an overlap protection functionality. If both HI and LI are asserted, both the high-side and low-side GaN FETs are turned on. Careful consideration must be applied to the control inputs in order to avoid a shoot-through condition.



Feature Description (continued)

8.3.2 Start-up and UVLO

The LMG5200 has an UVLO on both the V_{CC} and HB (bootstrap) supplies. When the V_{CC} voltage is below the threshold voltage of 3.8 V, both the HI and LI inputs are ignored, to prevent the GaN FETs from being partially turned on. Also, if there is insufficient V_{CC} voltage, the UVLO actively pulls the high- and low-side GaN FET gates low. When the HB to HS bootstrap voltage is below the UVLO threshold of 3.2 V, only the high-side GaN FET gate is pulled low. Both UVLO threshold voltages have 200 mV of hysteresis to avoid chattering.

Table 1. V_{CC} UVLO Feature Logic Operation

CONDITION (V _{HB-HS} > V _{HBR} for all cases below)	HI	LI	sw
V _{CC} - V _{SS} < V _{CCR} during device start-up	Н	L	Hi-Z
V _{CC} - V _{SS} < V _{CCR} during device start-up	L	Н	Hi-Z
V _{CC} - V _{SS} < V _{CCR} during device start-up	Н	Н	Hi-Z
V _{CC} - V _{SS} < V _{CCR} during device start-up	L	L	Hi-Z
V _{CC} - V _{SS} < V _{CCR} - V _{CC(hyst)} after device start-up	Н	L	Hi-Z
V _{CC} - V _{SS} < V _{CCR} - V _{CC(hyst)} after device start-up	L	Н	Hi-Z
V _{CC} - V _{SS} < V _{CCR} - V _{CC(hyst)} after device start-up	Н	Н	Hi-Z
V _{CC} - V _{SS} < V _{CCR} - V _{CC(hyst)} after device start-up	L	L	Hi-Z

Table 2. V_{HB-HS} UVLO Feature Logic Operation

CONDITION (V _{CC} > V _{CCR} for all cases below)	н	LI	SW
V _{HB-HS} < V _{HBR} during device start-up	Н	L	Hi-Z
V _{HB-HS} < V _{HBR} during device start-up	L	Н	PGND
V _{HB-HS} < V _{HBR} during device start-up	Н	Н	PGND
V _{HB-HS} < V _{HBR} during device start-up	L	L	Hi-Z
V _{HB-HS} < V _{HBR} - V _{HB(hyst)} after device start-up	Н	L	Hi-Z
V _{HB-HS} < V _{HBR} - V _{HB(hyst)} after device start-up	L	Н	PGND
V _{HB-HS} < V _{HBR} - V _{HB(hyst)} after device start-up	Н	Н	PGND
V _{HB-HS} < V _{HBR} - V _{HB(hyst)} after device start-up	L	L	Hi-Z

8.3.3 Bootstrap Supply Voltage Clamping

The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5 V (typical). This clamp prevents the gate voltage from exceeding the maximum gate-source voltage rating of the enhancement-mode GaN FETs.

8.3.4 Level Shift

The level-shift circuit is the interface from the high-side input HI to the high-side driver stage, which is referenced to the switch node (HS). The level shift allows control of the high-side GaN FET gate driver output, which is referenced to the HS pin and provides excellent delay matching with the low-side driver.



8.4 Device Functional Modes

The LMG5200 operates in normal mode and UVLO mode. See *Start-up and UVLO* for information on UVLO operation mode. In the normal mode, the output state is dependent on the states of the HI and LI pins. Table 3 lists the output states for different input pin combinations. Note that when both HI and LI are asserted, both GaN FETs in the power stage are turned on. Careful consideration must be applied to the control inputs in order to avoid this state, as it will result in a shoot-through condition, which can permanently damage the device.

Table 3. Truth Table

HI	LI	HIGH-SIDE GaN FET	LOW-SIDE GaN FET	SW
L	L	OFF	OFF	Hi-Z
L	Н	OFF	ON	PGND
Н	L	ON	OFF	VIN
Н	Н	ON	ON	

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMG5200 GaN power stage is a versatile building block for various types of high-frequency, switch-mode power applications. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the GaN FETs. The device design is highly optimized for synchronous buck converters and other half-bridge configurations.

9.2 Typical Application

Figure 11 shows a synchronous buck converter application with V_{CC} connected to a 5-V supply. It is critical to optimize the power loop (loop impedance from VIN capacitor to PGND). Having a high power loop inductance causes significant ringing in the SW node and also causes the associated power loss. Refer to the *Layout Guidelines* section for information on how to minimize this power loop.




Figure 11. Typical Connection Diagram For a Synchronous Buck Converter



Typical Application (continued)

9.2.1 Design Requirements

When designing a synchronous buck converter application that incorporates the LMG5200 power stage, some design considerations must be evaluated first to make the most appropriate selection. Among these considerations are the input voltages, passive components, operating frequency, and controller selection. *Table 4* shows some sample values for a typical application. See *Power Supply Recommendations*, *Layout*, and *Power Dissipation* for other key design considerations for the LMG5200.

PARAMETER SAMPLE VALUE Half-bridge input supply voltage, VIN 48 V 12 V Output voltage, VOUT Output current 8 A V_{HB-HS} bootstrap capacitor 0.1 uF, X5R Switching frequency 1 MHz Dead time 8 ns Inductor 4.7 µH TPS40400 Controller

Table 4. Design Parameters

9.2.2 Detailed Design Procedure

This procedure outlines the design considerations of LMG5200 in a synchronous buck converter. For additional design help, see *Related Documentation*.

9.2.2.1 V_{CC} Bypass Capacitor

The V_{CC} bypass capacitor provides the gate charge for the low-side and high-side transistors and to absorb the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with Equation 1.

$$C_{VCC} = (Q_{gH} + Q_{gL} + Q_{rr}) / \Delta V$$
 (1)

 Q_{gH} and Q_{gL} are the gate charge of the high-side and low-side transistors, respectively. Q_{rr} is the reverse recovery charge of the bootstrap diode. ΔV is the maximum allowable voltage drop across the bypass capacitor. A 0.1- μF or larger value, good-quality, ceramic capacitor is recommended. Place the bypass capacitor as close as possible to the V_{CC} and AGND pins of the device to minimize the parasitic inductance.

9.2.2.2 Bootstrap Capacitor

The bootstrap capacitor provides the gate charge for the high-side gate drive, dc bias power for HB UVLO circuit, and the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated using Equation 2.

$$C_{BST} = (Q_{gH} + Q_{rr} + I_{HB} * t_{ON(max)}) / \Delta V$$

where

- I_{HB} is the quiescent current of the high-side gate driver (150 μA, maximum)
- t_{ON}(maximum) is the maximum on-time period of the high-side gate driver
- Q_{rr} is the reverse recovery charge of the bootstrap diode
- · Q_{oH} is the gate charge of the high-side GaN FET
- ΔV is the permissible ripple in the bootstrap capacitor (< 100 mV, typical)

A 0.1-μF, 16-V, 0402 ceramic capacitor is suitable for most applications. Place the bootstrap capacitor as close as possible to the HB and HS pins.



9.2.2.3 Power Dissipation

Ensure that the power loss in the driver and the GaN FETs is maintained below the maximum power dissipation limit of the package at the operating temperature. The smaller the power loss in the driver and the GaN FETs, the higher the maximum operating frequency that can be achieved in the application. The total power dissipation of the LMG5200 device is the sum of the gate driver losses, the bootstrap diode power loss and the switching and conduction losses in the FETs.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated using Equation 3.

$$P = (2 \times Q_a) \times V_{DD} \times f_{SW}$$

where

- Q_a is the gate charge
- V_{DD} is the bias supply
- f_{SW} is the switching frequency

(3)

(5)

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the outputs. Figure 1 shows the measured gate driver power dissipation versus frequency and load capacitance. Use this graph to approximate the power losses due to the gate drivers.

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Because each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Higher input voltages (V_{IN}) to the half bridge also result in higher reverse recovery losses.

The power losses due to the GaN FETs can be divided into conduction losses and switching losses. Conduction losses are resistive losses and can be calculated using Equation 4.

$$P_{COND} = \left[\left(I_{RMS(HS)} \right)^2 \ \times \ RDS_{(on)HS} \right] + \left[\left(I_{RMS(LS)} \right)^2 \ \times \ RDS_{(on)LS} \right]$$

where

- R_{DS(on)HS} is the high-side GaN FET on-resistance
- R_{DS(on)LS} is the low-side GaN FET on-resistance
- I_{RMS(HS)} is the high-side GaN FET RMS current
- I_{RMS(LS)} and low-side GaN FET RMS current (4)

The switching losses can be computed to a first order using Equation 5.

$$P_{SW} = V_{IN} \times I_{OUT} \times f_{SW} \times t_{TR}$$

where

t_{TR} is the switch transition time from ON to OFF and from OFF to ON


Note that the low-side FET does not suffer from this loss. The third quadrant loss in the low-side device is ignored in this first order loss calculation.

As described previously, switching frequency has a direct effect on device power dissipation. Although the gate driver of the LMG5200 device is capable of driving the GaN FETs at frequencies up to 10 MHz, careful consideration must be applied to ensure that the running conditions for the device meet the recommended operating temperature specification. Specifically, hard-switched topologies tend to generate more losses and self-heating than soft-switched applications.

The sum of the driver loss, the bootstrap diode loss, and the switching and conduction losses in the GaN FETs is the total power loss of the device. Careful board layout with an adequate amount of thermal vias close to the power pads (VIN and PGND) allows optimum power dissipation from the package. A top-side mounted heat sink with airflow can also improve the package power dissipation.



9.2.3 Application Curves



10 Power Supply Recommendations

The recommended bias supply voltage range for LMG5200 is from 4.75 V to 5.25 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the V_{CC} supply circuit. The upper end of this range is driven by the 6 V absolute maximum voltage rating of V_{CC} . Note that the gate voltage of the low-side GaN FET is not clamped internally. Hence, it is important to keep the V_{CC} bias supply within the recommended operating range to prevent exceeding the low-side GaN transistor gate breakdown voltage.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the V_{CC} voltage drops, the device continues to operate in normal mode as far as the voltage drop does not exceeds the hysteresis specification, $V_{CC(hyst)}$. If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 4.5 V range, the voltage ripple on the auxiliary power supply output must be smaller than the hysteresis specification of LMG5200 to avoid triggering device-shutdown.

Place a local bypass capacitor between the VDD and VSS pins. This capacitor must be located as close as possible to the device. A low ESR, ceramic surface-mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100 nF ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220 nF to 10 μ F, for IC bias requirements.



11 Layout


11.1 Layout Guidelines

To maximize the efficiency benefits of fast switching, it is extremely important to optimize the board layout such that the power loop impedance is minimal. When using a multilayer board (more than 2 layers), power loop parasitic impedance is minimized by having the return path to the input capacitor (between VIN and PGND). small and directly underneath the first layer as shown in Figure 14 and Figure 15. Loop inductance is reduced due to flux cancellation as the return current is directly underneath and flowing in the opposite direction. It is also critical that the VCC capacitors and the bootstrap capacitors are as close as possible to the device and in the first layer. Carefully consider the AGND connection of LMG5200 device. It must NOT be directly connected to PGND so that PGND noise does not directly shift AGND and cause spurious switching events due to noise injected in HI and LI signals.

11.2 Layout Examples

Placements shown in Figure 14 and in the cross section of Figure 15 show the suggested placement of the device with respect to sensitive passive components, such as VIN, bootstrap capacitors (HS and HB) and VSS capacitors. Use appropriate spacing in the layout to reduce creepage and maintain clearance requirements in accordance with the application pollution level. Inner layers if present can be more closely spaced due to negligible pollution.

The layout must be designed to minimize the capacitance at the SW node. Use as small an area of copper as possible to connect the device SW pin to the inductor, or transformer, or other output load. Furthermore, ensure that the ground plane or any other copper plane has a cutout so that there is no overlap with the SW node, as this would effectively form a capacitor on the printed circuit board. Additional capacitance on this node reduces the advantages of the advanced packaging approach of the LMG5200 and may result in reduced performance. Figure 16, Figure 17, Figure 18, and Figure 19 show an example of how to design for minimal SW node capacitance on a four-layer board. In these figures, U1 is the LMG5200 device.



Metal 1 Metal 2 (PGND)

Figure 14. External Component Placement (Single Layer)



Layout Examples (continued)




Figure 15. Four-Layer Board Cross Section With Return Path Directly Underneath for Power Loop




Figure 16. Top Layer

Figure 17. Ground Plane



Layout Examples (continued)




Figure 18. Middle Layer

Figure 19. Bottom Layer




Figure 20. External Component Placement (Double Layer PCB)



Layout Examples (continued)




Figure 21. Two-Layer Board Cross Section With Return Path

Two-layer boards are not recommended for use with LMG5200 device due to the larger power loop inductance. However, if design considerations allow only two board layers, place the input decoupling capacitors immediately behind the device on the back-side of the board to minimize loop inductance. Figure 20 and Figure 21 show a layout example for two-layer boards.



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

LMG5200 PSpice Transient Model

LMG5200 TINA-TI Transient Reference Design

LMG5200 TINA-TI Transient Spice Model

12.2 Documentation Support

12.2.1 Related Documentation

Layout Guidelines for LMG5200 GaN Power Stage Module

Using the LMG5200: GaN Half-Bridge Power Module Evaluation Module

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



13.1 Package Information

The LMG5200 device package is rated as an MSL3 package (Moisture Sensitivity Level 3). Refer to application report *AN-2029 Handling and Process Recommendations* for specific handling and process recommendations of an MSL3 package.



PACKAGE OPTION ADDENDUM

24-Jul-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMG5200MOFR	ACTIVE	QFM	MOF	9	2000	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	LMG5200 513B	Samples
LMG5200MOFT	ACTIVE	QFM	MOF	9	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	LMG5200 513B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Jul-2018

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2018

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	1,00					W1 (mm)	()	, ,	, ,	()	, ,	_,
LMG5200MOFR	QFM	MOF	9	2000	330.0	16.4	6.3	8.3	2.2	12.0	16.0	Q1
LMG5200MOFT	QFM	MOF	9	250	180.0	16.4	6.3	8.3	2.2	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2018




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMG5200MOFR	QFM	MOF	9	2000	336.6	336.6	28.6
LMG5200MOFT	QFM	MOF	9	250	213.0	191.0	55.0



QUAD FLAT MODULE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



QUAD FLAT MODULE




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



QUAD FLAT MODULE



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.