



MCIMX8QM-CPU MEK Platform

Information in this schematic is provided as a courtesy to customers and is provided on an "as is" basis. NXP's warranty on products sold will not be expanded, and no obligation or liability will arise, due to technical advice, data, or other information provided herein or that NXP may otherwise provide in connection with this schematic.

ICAP Classification:		CP:	IUC:	PUBI:	X
Drawing Title:					
i.MX 8QM CPU CARD					
Page Title:					
FRONT PAGE					
Size	Document Number	SOURCE: SCH-29420, PDF: SPF-29420			Rev
A2					C4
Date:	Friday, January 24, 2020	Sheet	1	of	32

Content	
Page No	Sheet Name
01	FRONT PAGE
02	TITLE PAGE
03	BLOCK DIAGRAM
04	BLOCK DIAGRAM-POWER
05	BLOCK DIAGRAM-RESET
06	I2C TABLE
07	POWER SUPPLY
08	PMIC 1
09	PMIC 2
10	MX8QM POWER
11	MX8QM GND
12	MX8QM SECTIONS_1
13	MX8QM SECTIONS_2
14	LPDDR4_DRAM_1
15	LPDDR4_DRAM_2
16	eMMC & SD CARD
17	BOOT CONFIGURATIONS & SPI FLASH
18	RESET & LEDs & JTAG
19	DEBUG UART TO USB
20	USB3.x TYPE C
21	PCIe & SATA
22	HDMI TX & RX
23	ETHERNET PHY
24	AUDIO CODEC WM8960
25	WIFI & BLUETOOTH
26	SENSORS
27	LVDS CONNECTORS
28	MIPI CSI CONNECTORS
29	MIPI DSI CONNECTORS
30	BOARD TO BOARD CONNECTORS
31	LEVEL TRANSLATORS & DRIVERS
32	MISCELLANEOUS

i.MX 8QM CPU Card

Part Number: MCIMX8QM-CPU

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass production design. For an added resource, refer to Hardware Development Guide document.

Consumer devices were utilized in this design when lead time for equivalent automotive-grade devices conflicted with production schedules. NXP suggests consulting component suppliers for equivalent automotive-grade device information.

DNP appearing near a component signifies "do not populate."
These parts are not installed

REV	Revision Notes	Date
C1	1. Sheet No. 8 : Pull-Up Resistors removed from PMIC pin 1. Pin 44 tied to Pin 41, to minimize quiescent current 2. Sheet No. 17 : SATA Boot Option removed from the boot mode list 3. Sheet No. 22 :1uF Capacitor is added in series with HDMI_RX0_ARC_P (For fixing HDMI RX side issues) 4. Sheet Nos. 9 & 16: Changed R383 from 1K to 100E, SD Card Power Changed from VCC_PER_3V3 to VCC_EXT_3V3 and Discharge Circuit for EXT_1V8 Added (For fixing power discharge issues while Processor reset) 5. Sheet No. 24 : Changed Headphone Jack Pinout to AHJ (Pins 1 & 4 Swapped) and added AHJ Graphic (Headphone Jack reconfiguration) 6. Sheet No. 19 : FTDI Chip updated to FT4232H 7. Sheet No. 30 : Connector J20 symbol updated 8. Sheet Nos.12 & 19 : Option provided for connecting SCU UART signals to FTDI Chip for debug 9. Sheet No . 21 : PCIe clock selection (internal / external) option provided 10. Sheet No 9 : PMIC2 WDI disconnected as per PMIC errata ER023 (R113 Unmounted) 11. Sheet Nos 14 & 15 : DDR_CH0_RST_B & DDR_CH1_RST_B Pulldown to Ground with 10K (Added R1481 & R1482) 12. Sheet Nos 12: Added R1483 & R1484 for ANA_TEST_OUT 0 and 1	08-08-2018
C2	1. Processor part number updated to "PIMX8QM6AVUFFAB"	17-09-2018
C3	C3 is internal release, not used for layout update. 1. PMIC_1 (U10) P/N updated to MC33PF8100EPES PMIC_2 (U23) P/N updated to MC33PF8100EQES 2. Following obsolete P/N updated: DA1,DA2 - BAV99LT1G (ON SEMICONDUCTOR) J1,J6 - 47659-1100 (MOLEX) U17,U18 - MT53E768M32D4DT-053 AIT-E (MICRON)	22-Nov-2019
C4	No electrical changes. 1. Classification changed to Public Information. 2. Note updates. 3. U15 Processor and U10/U23 PMICs updated to production part numbers. 4. Following P/N updated back to: DA1,DA2 - BAV99 (FAIRCHILD) J1,J6 - 47659-1000 (MOLEX)	24-Jan-2020

LVDS TO HDMI Daughter Card

Schematic SCH-29680
Part No. IMX-LVDS-HDMI

MIPI TO HDMI Daughter Card

Schematic SCH-29678
Part No. IMX-MIPI-HDMI

i.MX 8QXP CPU Card

Schematic SCH-29683
Part No. MCIMX8QXP-CPU

i.MX 8QM CPU Card

Schematic SCH-29420
Part No. MCIMX8QM-CPU

Common Base Board

Schematic SCH-29918
Part No. MCIMX8-8X-BB


ENET Daughter Cards


Audio IO Card

Schematic SCH-29941
Part No. IMX-AUD-IO


Additional information on compatible daughter cards, cameras, etc. is provided on the nxp.com website.

i.MX 8QM CPU BOARD BLOCK_DIAGRAM





BLOCK DIAGRAM - RESET




i.MX 8QM CPU CARD I2C TABLE

DEVICE	Location	Speed (kbps)	8-bit write addresses	DEVICE ADDRESS	I2C	IO LEVEL
PMIC1	CPU	3400		0x08	PMIC I2C	1.8V
PMIC2	CPU	3400		0x09	PMIC I2C	1.8V
FXOS8700CQ	CPU	400	0x1E	0x1E	I2C0	3.3V
MPL3115A2	CPU	400	0xC0	0x60	I2C0	3.3V
FXAS21002CQR1	CPU	400	0x40	0x20	I2C0	3.3V
PTN5110	CPU	400	0xA2	0x51	I2C0	3.3V
ARDUINO/MIKROBUS	BASE				I2C0	3.3V
ENET CONN	BASE				I2C0	3.3V
MLB	BASE			0x40	I2C0	3.3V
AUDIO IN/OUT	BASE			0x90	M41.I2C	1.8V
WM8960	CPU			0x34	I2C1	1.8V
AUX I2C	BASE			0x20	I2C4	3.3V


POWER SUPPLY

12V DC INPUT DIN CONNECTOR





Note: Regulator will be enabled once the VCC_12V0 is above 9V

12V TO 5V




FAN CONNECTOR




12V TO 3.3V


Note: Regulator will be enabled once the VCC_12V0 is above 9V



LDO FOR 1V2:VDD_USB_HSIC0_1P2




POWER LEDS












Note: Regulator will be enabled once the VCC_1V8 is UP

12V TO 1.8V











ICAP Classification:		CP: _____	I/O: _____	PUBI: <u>X</u>
Drawing Title:				
I.MX 8QM CPU CARD				
Page Title:				
POWER SUPPLY				
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420		
				Rev C4
Date:	Friday, January 24, 2020	Sheet	7	of 32


POWER SUPPLY - PMIC 1




POWER SUPPLY - PMIC 2




LOAD SWITCH FOR 3V3 PERIPHERALS



LOAD SWITCH FOR 5V0 PERIPHERALS




DISCHARGE CIRCUIT FOR EXT_1V8




ICAP Classification:		CP: _____	IJO: _____	PUBL: <u>X</u>
Drawing Title: I.MX 8QM CPU CARD				
Page Title: PMIC 2				
Size A2	Document Number SOURCE: SCH-29420, PDF: SPF-29420			Rev C4
Date:	Friday, January 24, 2020		Sheet 9	of 32

IMX8QM POWER







CAP Classification:		CP: _____	IJO: _____	PUBI: <u>X</u>
Drawing Title:				
I.MX 8QM CPU CARD				
Page Title:				
IMX8QM POWER				
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420		Rev C4
Date: Friday, January 24, 2020		Sheet	10	of 32

IMX8QM GND SECTIONS




IMX8 SECTIONS 1





IMX8 SECTIONS_2


I/O VOLTAGE :3.3V



I/O VOLTAGE :1.8V






I/O VOLTAGE :3.3V




I/O VOLTAGE :1.8V



Total System DRAM = 6 Gbyte




The processor requires x16 for each chip inside the DRAM package. The x8 configuration is not compatible.




LPDDR4 DRAM 2 OF 2


Total System DRAM = 6 Gbyte






Pullup ODT_CA A/B on LPDDR4 memory.
Do not connect this pin to the i.MX8QM





The processor requires x16 for each chip inside the DRAM package.
The x8 configuration is not compatible.




eMMC




SD CARD INTERFACE



SDXC Power Control



BOOT CONFIGURATIONS




BOOT MODE						
MODE	5	4	3	2	1	0
=====						
FUSE	0	0	0	0	0	0
SERIAL BOOT	0	0	0	1	0	0
eMMC0	0	0	1	0	0	0
SD1	0	0	1	1	0	0
Octal SPI	0	1	1	0	0	0



OCTAL/XSPI/QSPI FLASH

I/O VOLTAGE :1.8V


I/O VOLTAGE :3.3V




B2B CONNECTOR




RESET GENERATION




SYSTEM ON/OFF



LED INDICATIONS









JTAG




MX8QM On-Chip 50 kohm Pulls

JTAG_TMS = PU
JTAG_TCK = PD
JTAG_TDI = PU
JTAG_TRST_B = PU
TEST_MODE_SELECT = PD

DEBUG UART-USB




U15K		MIMX8QM6AVUFFAB	
	USB_HSIC0_STROBE USB_HSIC0_DATA	F28 USB_HSIC0_STROBE H26 USB_HSIC0_DATA	
	USB_OTG1_VBUS USB_OTG1_ID USB_OTG1_DP USB_OTG1_DN	A39 OTG1_VBUS A37 OTG1_ID B40 USB_OTG1_P C39 USB_OTG1_N	
USB_OTG2_REXT	USB_OTG2_VBUS USB_OTG2_ID USB_OTG2_DP USB_OTG2_DN	A35 USB_OTG2_VBUS F30 USB_OTG2_ID B38 USB_OTG2_DP C37 USB_OTG2_DN	
USB_SS3_REXT	USB_SS3_TX_P USB_SS3_TX_N USB_SS3_RX_P USB_SS3_RX_N	A33 USB3_MUX_TX_P B32 USB3_MUX_TX_N C35 USB3_MUX_RX_P B34 USB3_MUX_RX_N	
VDD_USB_SS3_TC_3p3	USB_SS3_TC0 USB_SS3_TC1 USB_SS3_TC2 USB_SS3_TC3	J9 L9 F8 H10	



The schematic diagram illustrates the internal circuitry of the NX5P32 module. It features the NX5P3290 IC, which is a 5V-to-3.3V level shifter. The input side (VIN1, VIN2) is connected to the 5V_SRC_ILIM pin through a 100K resistor (R370). The output side (VOUT1, VOUT2) is connected to the 3.3V_VBUS pin through a 52.3K resistor (R368). The IC is powered by a 5V supply (VCC_PER_5V0) and a 3.3V supply (VCC_VBUS). Various capacitors (C542, C543, C544, C545, C549) and resistors (R369, R370) are used for decoupling and signal conditioning. The diagram also shows the connection to the 5V_SRC_ILIM pin, which is a 5V input with a 100K resistor (R370) to ground.

52.3K = 1.1A ILIM
45.3K//52.3k = 2.3A ILIM

DIFFERENTIAL CHANNEL CROSSBAR SWITCH




The schematic diagram shows the PTN5110THQ (U37) chip connected to a 3V3 supply and a VBUS supply. The chip has two I2C interfaces. The first I2C interface is connected to the NX5P32_FRS (NX20P50_EN) and the second I2C interface is connected to the NX5P32_FLT_B (PTN5110_ALERT_B). The I2C address is 1010001x. The circuit includes various capacitors (C231, C232, C237, C238) and a 10.0K resistor (R183) for the SLV_ADD pin.



I2C ADDRESS SELECTION	
SLV_ADDR PIN	ADDRESS
GND	101000
100K PULL UP TO BYPASS	101001
UNCONNECTED	101001
10K PULL UP TO BYPASS	101000

[illegible]

USB PD PROFILE 3
5V, 2A
12V, 3A




OTG1 Can be connected to M.2 Connector
or Baseboard USB2.0 port using these resistor options.




ICAP Classification: _____		CP: _____	IJO: _____	PUBI: X_ _____
Drawing Title: I.MX 8QM CPU CARD				
Page Title: USB 3.x Type C				
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420		
Date:	Friday, January 24, 2020	Sheet	20	of 32

PCIe & SATA

I/O VOLTAGE : 3.3V



SATA CONNECTOR



M.2 Connector on CPU Card has two PCIe Clock options:

(Set resistor strapping as per table)

1. Processor (NXP experimental use only; not recommended for customer use)


2. External Clock generator (By default)

M.2 Connector on Base Card has PCIe Clock

Option only from External clock generator.


(Set resistor strapping as per table)

From Ext Osc U26




To M.2 Connector


From Ext Osc U26



PCIe CLOCK ENABLE LOGIC



PCIe 100MHz OSCILLATOR















CLOCK CONFIG


OE1	OE2	CLK0	CLK1	CLK2
0	0	Hi-Z	Hi-Z	Hi-Z
0	1	Hi-Z	EN	EN
1	0	EN	Hi-Z	Hi-Z
1	1	EN	EN	EN




HDMI TX & RX




1 Gbps ETHERNET PHY



AUDIO CODEC WM8960




WIFI_BLUETOOTH -M.2 CONNECTOR E-KEY









Add On Card used will be M.2 with E-Key Type 30x30 Dimension.

Information on compatible cards is provided on the nxp.com website.

SENSORS



LVDS0 CH0 & CH1 CONNECTORS






MIPI CSI CONNECTORS

U15F	
MIMX8QM6AVUFFAB	
MIPI_CSI0_CLK_P	BF20 MIPI_CSI0_CLK_P
MIPI_CSI0_CLK_N	BE21 MIPI_CSI0_CLK_N
MIPI_CSI0_DATA0_P	BF22 MIPI_CSI0_DATA0_P
MIPI_CSI0_DATA0_N	BE23 MIPI_CSI0_DATA0_N
MIPI_CSI0_DATA1_P	BF18 MIPI_CSI0_DATA1_P
MIPI_CSI0_DATA1_N	BE19 MIPI_CSI0_DATA1_N
MIPI_CSI0_DATA2_P	BF24 MIPI_CSI0_DATA2_P
MIPI_CSI0_DATA2_N	BE25 MIPI_CSI0_DATA2_N
MIPI_CSI0_DATA3_P	BF16 MIPI_CSI0_DATA3_P
MIPI_CSI0_DATA3_N	BE17 MIPI_CSI0_DATA3_N
MIPI_CSI0_GPIO0_00	BL23 MIPI_CSI0_RST_B
MIPI_CSI0_GPIO0_01	BM22 MIPI_CSI0_EN
MIPI_CSI0_I2C0_SCL	BH24 MIPI_CSI0_I2C0_SCL
MIPI_CSI0_I2C0_SDA	BN19 MIPI_CSI0_I2C0_SDA
MIPI_CSI0_MCLK_OUT	BJ23 MIPI_CSI0_MCLK_OUT
VDD_MIPI_CSI_Dig_1P8	
1.8V Only	
MIPI_CSI1_CLK_P	BJ17 MIPI_CSI1_CLK_P
MIPI_CSI1_CLK_N	BH16 MIPI_CSI1_CLK_N
MIPI_CSI1_DATA0_P	BJ19 MIPI_CSI1_DATA0_P
MIPI_CSI1_DATA0_N	BH18 MIPI_CSI1_DATA0_N
MIPI_CSI1_DATA1_P	BJ15 MIPI_CSI1_DATA1_P
MIPI_CSI1_DATA1_N	BH14 MIPI_CSI1_DATA1_N
MIPI_CSI1_DATA2_P	BJ21 MIPI_CSI1_DATA2_P
MIPI_CSI1_DATA2_N	BH20 MIPI_CSI1_DATA2_N
MIPI_CSI1_DATA3_P	BJ13 MIPI_CSI1_DATA3_P
MIPI_CSI1_DATA3_N	BH12 MIPI_CSI1_DATA3_N
MIPI_CSI1_GPIO0_00	BN15 MIPI_CSI1_RST_B
MIPI_CSI1_GPIO0_01	BN13 MIPI_CSI1_EN
MIPI_CSI1_I2C0_SCL	BN17 MIPI_CSI1_I2C0_SCL
MIPI_CSI1_I2C0_SDA	BE15 MIPI_CSI1_I2C0_SDA
MIPI_CSI1_MCLK_OUT	BN23 MIPI_CSI1_MCLK_OUT

100-Ohm differential pairs

100-Ohm differential pairs






MIPI DSI CONNECTORS



VDD_MIPI_DSI_DIG_ip8_3p3	U15G	
	MIMX8QM6AVUFFAB	
	MIPI_DSI0_CLK_P	BL27 MIPI_DSI0_CLK_P
	MIPI_DSI0_CLK_N	BN27 MIPI_DSI0_CLK_N
	MIPI_DSI0_DATA0_P	BK28 MIPI_DSI0_DATA0_P
	MIPI_DSI0_DATA0_N	BM28 MIPI_DSI0_DATA0_N
	MIPI_DSI0_DATA1_P	BK26 MIPI_DSI0_DATA1_P
	MIPI_DSI0_DATA1_N	BM26 MIPI_DSI0_DATA1_N
	MIPI_DSI0_DATA2_P	BL29 MIPI_DSI0_DATA2_P
	MIPI_DSI0_DATA2_N	BN29 MIPI_DSI0_DATA2_N
VDD_MIPI_DSI_DIG_ip8_3p3	MIPI_DSI0_DATA3_P	BL25 MIPI_DSI0_DATA3_P
	MIPI_DSI0_DATA3_N	BN25 MIPI_DSI0_DATA3_N
	MIPI_DSI0_GPIO0_00	BD30 MIPI_DSI0_BL_PWM
	MIPI_DSI0_GPIO0_01	BD28 MIPI_DSI0_TS_INT_B
	MIPI_DSI0_I2C0_SCL	BE29 MIPI_DSI0_TS_SCL
	MIPI_DSI0_I2C0_SDA	BE31 MIPI_DSI0_TS_SDA
	MIPI_DSI1_CLK_P	BG31 MIPI_DSI1_CLK_P
	MIPI_DSI1_CLK_N	BH30 MIPI_DSI1_CLK_N
	MIPI_DSI1_DATA0_P	BG33 MIPI_DSI1_DATA0_P
	MIPI_DSI1_DATA0_N	BH32 MIPI_DSI1_DATA0_N
VDD_MIPI_DSI_DIG_ip8_3p3	MIPI_DSI1_DATA1_P	BG29 MIPI_DSI1_DATA1_P
	MIPI_DSI1_DATA1_N	BH28 MIPI_DSI1_DATA1_N
	MIPI_DSI1_DATA2_P	BG35 MIPI_DSI1_DATA2_P
	MIPI_DSI1_DATA2_N	BH34 MIPI_DSI1_DATA2_N
	MIPI_DSI1_DATA3_P	BG27 MIPI_DSI1_DATA3_P
	MIPI_DSI1_DATA3_N	BH26 MIPI_DSI1_DATA3_N
	MIPI_DSI1_GPIO0_00	BM24 MIPI_DSI1_BL_PWM
	MIPI_DSI1_GPIO0_01	BK24 MIPI_DSI1_TS_INT_B
	MIPI_DSI1_I2C0_SCL	BE27 MIPI_DSI1_TS_SCL
	MIPI_DSI1_I2C0_SDA	BG25 MIPI_DSI1_TS_SDA

100-Ohm
differential
pairs


100-Ohm
differential
pairs




B2B CONNECTOR




J20B
SEAF-50-05.0-L-06-2-A-K-TR




J20C
SEAF-50-05.0-L-06-2-A-K-TR



J20D
SEAF-50-05.0-L-06-2-A-K-TR



J20E
SEAF-50-05.0-L-06-2-A-K-TR




J20F
SEAF-50-05.0-L-06-2-A-K-TR

SOME PINS ARE RESERVED FOR MAKING COMMON BASE BOARD FOR QM AND QXE




ICAP Classification:		CP: _____	IJO: _____	PUBI: <u>X</u>
Drawing Title: I.MX 8QM CPU CARD				
Page Title: B2B CONNECTOR				
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420		Rev C4
Date: <u>Friday, January 24, 2020</u>		Sheet	<u>30</u>	of <u>32</u>


MCLK CLOCK DRIVERS FOR BASE BOARD FAN OUT




LEVEL TRANSLATOR



ETHERNET TX BUFFERS FOR BASEBOARD



I2C BUFFERS FOR BASE BOARD



MISCELLANEOUS

