The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group



The Bipolar Microcomputer Components Data Book

Design Engineers

for

Second Edition

TEXAS INSTRUMENTS

GENERAL INFORMATION
4-BIT-SLICE SCHOTTKY PROCESSOR COMPONENTS
I ² L MICROCOMPUTER COMPONENTS
FIBER-OPTIC COMPONENTS
BIPOLAR MEMORIES
SUPPORT FUNCTIONS
PARALLEL-BYTE MULTIPLIER

GENERAL INFORMATION	
PROCESSOR COMPONENTS	2
COMPUTER COMPONENTS	3
	5 July 1984 5

MECHANICAL DATA

TI Worldwide Sales Offices

ALABAMA: Huntsville, 4717 University Dr., Suite 101, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix, P.O. Box 35160, 8102 N. 23rd Ave., Suite A. Phoenix, AZ 85069, (602) 249-1313.

CAUFORNIA: Costa Mesa, 3186J Airway, Costa Mesa, CA 92626, (714) 540-7311; El Segundo, 831 S. Douglas St. El Segundo, CA 90245, (213) 973-2571; San Diego, 4333 View Ridge Ave., Suite B., San Diego, CA 92123, (714) 278-9600; Sunnyvale, P.0. Box 9064, 776 Palomar Ave., Sunnyvale, CA 94086, (408) 732-1840.

COLORADO: Denver, 9725 E. Hampden St., Suite 301, Denver, CO 80231, (303) 751-1780.

CONNECTICUT: Hamden, 2405 Whitney Ave., Hamden, CT 06518, (203) 281-0074.

FLORIDA: Clearwater, 2280 U.S. Hwy. 19 N., Suite 232. Clearwater, FL33515, (813) 725-1861; FL Lauderdate, 4600 W. Commercial Blvd., Fl. Lauderdate, FL 33319, (305) 733-3300. Winter Part, 1850 Lee Rd., Suite 115, Winter Park, FL 3279, (305) 644-3535.

GEORGIA: Atlanta, 3300 Northeast Expy., Suite 9, Atlanta, GA 30341, (404) 452-4600.

ILLINOIS: Arlington Heights, 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-3000.

INDIANA: Ft. Wayne, 2020 Inwood Dr., Ft. Wayne, IN 46805, (219) 424-5174; Indianapolis, 5726 Professional Cir., Suite 103, Indianapolis, IN 46241, (317) 248-8555.

10WA: Cedar Rapids, 411 Burdette Ave., #1026, Cedar Rapids, IA 52404, (319) 346-1100.

MASSACHUSETTS: Waltham, 504 Totten Pond Rd., Waltham, MA 02154. (617) 890-7400.

MICHIGAN: Southfield, Central Park Plaza, 26211 Central Park Blvd., Suite 215, Southfield, MI 48076, (313) 353-0830.

MINNESOTA: Edina, 7625 Parklawn, Edina, MN 55435, (612) 830-1600.

MISSOURI: Kansas City, 8080 Ward Pkwy., Kansas City, MO 64114, (816) 523-2500; St. Louis, 2368 Schuetz Rd., St. Louis, MO 63141, (314) 432-3333.

NEW JERSEY: Clark, 1245 Westfield Ave., Clark, NJ 07066, (201) 574-9800.

NEW MEXICO: Albuquerque, 5907 Alice N.E., Suite E, Albuquerque, NM 87110, (505) 265-8491.

NEW YORK: East Syracuse, 5700 Old Collamer Rd., East Syracuse, NY 13057, (315) 463-9291; Endicott, 112 Nanticoke Ave., P.O. Box 618. Endicott, NY 13760, (607) 754-3900; Melville, 1 Huntington Quadrangle, Suite 1C01, Melville, NY 1746, (516) 293-2560; Poughkeepsie, 201 South Ave., Poughkeepsie, NY 12601, (914) 473-2900; Rochester, 1210 Jefferson Rd., Rochester, NY 14523, (716) 461-1800.

NORTH CAROLINA: Charlotte, 1 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh, 4130 C.2 Camelot Dr., Raleigh, NC 27609, (919) 787-9376.

OHIO: Beachwood, 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100. **Dayton**, Kingsley Bldg., 4124 Linden Ave.. Dayton, OH 45432, (513) 258-3877.

OKLAHOMA: Tulsa, 3105 E. Skelly Dr., Suite 110, Tulsa, OK 74128, (918) 749-9548.

OREGON: Beaverton, 10700 S.W. Beaverton Hwy., Suite 565, Beaverton, OR 97005, (503) 643-6759.

PENNSYLVANIA: Ft. Washington, 575 Virginia Dr., Ft. Washington, PA 19034, (215) 643-6450.

TENNESSEE: Johnson City, P.O. Drawer 1255, Erwin Hwy., Johnson City, TN 37601, (615) 282-1100

TEXAS: Dallas, 13531 N. Central Expressway, Suite 2700, Dallas, TX 75243, (214) 238-6531; **Houston**, 9000 Southwest Frwy., Suite 400, Houston, TX 77036, (713) 776-6511.

UTAH: Salt Lake City, 3672 West 2100 South, Salt Lake City UT 84120, (801) 973-6310.

VIRGINIA: Arlington, Crystal Square 4, 1745 Jefferson Davis Hwy. Suite 600, Arlington, VA 22202, (703) 553-2200; Richmond, 3930 Beulah Rd., Richmond, VA 23234, (804) 275-8148.

WASHINGTON: Bellevue, 700 112th N.E., Suite 10, Bellevue, WA 98004, (206) 455-3480.

CANADA: St. Laurent, 945 McCaffery St., St. Laurent H4T1N3, Quebec, Canada, (514) 341-3232; Richmond Hill, 280 Centre St. E., Richmond Hill L4C181, Ontario, Canada, (416) 884-9181. D

ARGENTINA, Texas Instruments Argentina S.A.I.C.F: Km. 25, 5 Ruta Panamericana Don Torcuato, C.C. 2296, 1000-Correo Central, Buenos Aires, Argentina, 748-1141.

ASIA, Texas Instruments Asia Ltd: 902, Asian House, 1, Hennessy Rd., Hong Kong, 05-279041; P.O. Box 2093, 990 Bendemeer Rd., Singapore I, Republic of Singapore 65-2581122; Room 507, Chia His Ridg., 96 Chung Shan North Rd., Sec. 2, Tajher, Taiwan, 02-550731; Aoyama Tower Bidg., 4, 5, & 67; 24-15 Minarn Aoyama, 2-Chome. Minato-Ku., Drivoy, Japan 107, 03-402-617.

AUSTRALIA, Texas Instruments Australia Ltd: Unit 1A, 5 Byfield St., P.O. Box 106, North Ryde. N.S.W. 2113, Sydney, Australia, 02-887-1122; 6th Ioor, 60 Albert Road, South Melbourne, 3004, Victoria, Australia, 699-5788.

AUSTRIA, Texas Instruments Ges. m.b.H: Rennweg 17, 1030 Vienna, Austria, 0222-724186.

BELGIUM, Texas Instruments S/A: Mercure Centre, Raket-straat, Rue De La Fusee 100, 1130 Brussels, Belgium, 02-7208000.

BRAZIL, Texas Instrumentos Electronicos do Brasil Ltda: Rua Padre Pereira De Andrade, 591 Cep-05469 Sao Paulo, Brazil, 011-260-6347. DENMARK, Texas Instruments A/D: Marielundvej 46E, 2730 Herley, Denmark, 02-917400.

FINLAND, Texas Instruments Finland OY: Fressenkatu 6, P.L. 917, 00101 Helsinki 10, Finland, 80-408300.

FRANCE, Texas Instruments France: La Boursidiere, Bat. A, R. N. 186, 92350 Le Plessis Robinson, France, 01-6302343; 31 Qual Rambaud, 69002 Lyon, France, 076-373585; 1, Av. de la Chartreuse, 38240 Meylan, France, 076-304574, 9, Place de Bretane, 35000 Rennes, France, 099-795481; 100-102 Alle de Boracione, Residence L'Autay, 31000 Toulouse, France, 061-21309.

GEMMAY, Texas Instruments Deutschland GmbH: Kurfuerstendamm 146, 1000 Berlin 31, Germany, 030-8927013; III Hagen 43, Frankfurter Allee 6-8, 6236 Eschborn, Germany, 06196-43074; 4300 Essen, Germany, 0201-233551; Winterhuder Weg 8, 2000 Hamburg 76, Germany, 040-2201154; Haggertystasse 1, 8050 Freising, Germany, 08161-801; Riethorst 4, 3000 Hanover 51, Germany, 0511-648021; Arabellastrasse 13-15, 8000 Munich 81, Germany, 089-92341; Marientorgraben 3-5, 8500 Nuernberg, Germany, 0911-22877; Krefelderstrasse 11-15, 7000 Stuttgart 50, Germany, 0711-547001.

ITALY, Texas Instruments Italia Spa: Via Europa 38/44, Cologno Monzese, Milan, Italy, 02-253-2451; Via Salaria 1319, 00138 Rome, Italy, 06-6917127; Via Montebello 27, 10124 Turin, Italy, 011-332276. MEXICO, Texas Instruments de Mexico S.A: Poniente 116 #489, Col. Industrial Vallejo, Mexico City 15, D.F., Mexico, 905-567-9200.

NETHERLANDS, Texas Instruments Holland BV: Laan Van de Helende Meesters 421 A. P.O. Box 283, 1180 AG Amstelveen, Holland, 020-473391.

NORWAY, Texas Instruments A/S: Ryensvingen 15, Oslo 6, Norway, 02-689487.

PORTUGAL, Texas Instruments Equipamento Electronico LDA: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, Douro, Portugal, 948-1003.

SPAIN, Texas Instruments Espana S.A: Balmes 89, 12 Barcelona 12, Spain.

SWEDEN, Texas Instruments International Trade Corporation (Sverigefilialen): Norra Hannvagen 3, Fack S-100 54 Stockholm 39, Sweden, 08-235480.

UNITED KINGDOM, Texas Instruments Ltd: Manton Lane, Bedford, England MK417PU, 0234-67466.

INCORPORATED

The Bipolar Microcomputer Components Data Book

for Design Engineers

Second Edition



TEXAS INSTRUMENTS

IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Second Edition

Copyright © 1979
Texas Instruments Incorporated

THE BIPOLAR MICROCOMPUTER COMPONENTS DATA BOOK

Second Edition

This data book describes a series of high-complexity bipolar digital building blocks designed specifically for implementing high-performance computer or controller systems. The series offers the system designer maximum flexibility for achieving cost-effective hardware designs from dedicated, highly specialized unique systems with tailored instructions to general-purpose computers capable of emulating existing machine instructions, or programs, without loss of software investment.

In addition to a choice between the high-performance Schottky-clamped[†] TTL 4-bit-slice processor element and a 16-bit computer central processing unit (CPU), the system designer can pick from a new expanded family of Schottky TTL memories (RAMs, PROMs and ROMs), and state-of-the art support functions needed to meet all control and interface requirements.

The SN54S481 and the SN74S481, with typical clock cycle times of 90 ns, are the industry's highest-complexity Schottky TTL processor elements and are the only bipolar micro/macroprogrammable elements featuring automatically sequenced iterative multiply, divide, and cyclical-redundancy algorithms. System control is simplified to a very low package count with the expandable SN54S482/SN74S482 4-bit-slice controller performing next-address generation functions.

The SBP 9900A microprocessor, a ruggedized, monolithic, 16-bit-parallel 1²L central processing unit (CPU), combines an advanced memory-to-memory architecture and a powerful minicomputer instruction set with the simplicity of a single power supply and static logic with a single-phase clock to thrust its capabilities beyond those of existing microprocessors.

The new SN74LS462/SN74LS463 fiber-optics interface functions provide a simplified, low-cost solution to interfacing requirements for optical source and detector components. This transmitter/receiver pair is designed to provide the appropriate encoding, synchronizing, and decoding logic necessary to control the transmission of digital data through a wide variety of fiber-optic data-link assemblies.

The family of high-performance Schottky TTL memories offers a wide variety of organizations providing efficient solutions for virtually any size microcontrol or program memory. A new expanded family of bipolar PROM (including standard, low-power, power-down and registered types) has dictated a new numbering system to encompass new device types. A number of advanced high-complexity I/O and interface circuits have been added to the peripheral product family. Most of these I/O and interface functions, as well as a number of the other processor support functions, are offered in space-saving 20-pin packages, which reduce package count and enhance system density.

The SBP 9708 8-bit by 8-bit parallel byte multiplier provides a 16-bit signed or unsigned 8-bit bytes. The SBP 9708 is designed to achieve the cost-effectiveness needed for microprocessor based systems.

Although this volume offers design and specification data only for bipolar computer components, complete technical data for any TI semiconductor-component product is available from your nearest TI field sales office, local authorized TI distributor, or by writing direct to: Marketing and Information Services, Texas Instruments Incorporated, P. O. Box 225012, MS 308, Dallas, Texas 75265.

We sincerely hope you will find *The Bipolar Microcomputer Components Data Book* a meaningful addition to your technical library.

[†]Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U. S. Patent Number 3,463,975.

GENERAL INFORMATION

TABLE OF CONTENTS

Alphanumberic Index	ı-3
Glossary	
Explanation of Function Tables	
Parameter Measurement Information 1-	14
4-Bit-Slice Schottky Processor Components	
SN54S481, SN74S481	2-3
SN54S482, SN74S482 2-1	
I ² L Microcomputer Components	
SBP 9900A, SBP 9900A-1 16-Bit Microprocessor	3-3
SBP 9960 Programmable CRU I/O Expander	
SBP 9961 Interrupt Controller and Timer	57
Miscellaneous 9900 Family	73
SBP 9964 Timing Controller	75
SBP 9965 Peripheral Interface Adapter	76
SBP 9818 Mask-Programmable ROM	77
SBP/TMS9900 Transportable Cross-Support Software	81
AMPL A Complete Microprocessor Prototyping Lab	82
SBP 9900A—Based TM990/110M Microcomputer 3-	83
Fiber-Optic Data-Link Controllers	
SN74LS462, SN74LS463 4	1-3
Bipolar Memories	
Index 5	j-3
Support Functions	
Index 6	3 -2
Parallel Byte Multiplier	
SBP 9708 7	7-3
Mechanical Data	3-1

ALPHANUMERIC INDEX

TYPE NUMB	ERS	PAGE	TYPE NU	MBERS	PAGE
SBP 9708		 7-3	SN54S373	SN74S373	 6-35
SBP 9818		 3-77	SN54LS374	SN74LS374	 6-35
SBP 9900A		 3-3	SN54S374	SN74S374	 6-35
SBP 9900A-1 .		 3-3	SN54S412	SN74S412	 6-42
SBP 9960		 3-45		SN74LS424	 6-47
SBP 9961		 3-57		SN74S428	 6-55
SBP 9964		 3-75		SN74S438	 6-55
SBP 9965		 3-76	SN54LS440	SN74LS440	 6-61
SN54S189A SN	N74S189A	 5-29	SN54LS441	SN74LS441	 6-61
12	N74S201	 5-33	SN54LS442	SN74LS442	 6-61
SI	N74S225	 5-37	SN54LS443	SN74LS443	 6-61
SN54S226 SN	N74S226	 6-3	SN54LS444	SN74LS444	 6-61
SN54LS240 SN	N74LS240	 6-7	SN54LS448	SN74LS448	 6-61
SN54S240 SN	N74S240	 6-7		SN74LS462	 . 4-3
SN54LS241 SN	N74LS241	 6-7		SN74LS463	 . 4-3
SN54S241 SN	N74S241	 6-7	SN54S481	SN74S481	 . 2-3
SN54LS242 SN	N74LS242	 6-11	SN54S482	SN74S482	 2-57
SN54LS243 SN	N74LS243	 6-11	SN54S484	SN74S484	 6-67
SN54LS244 SN	N74LS244	 6-7	SN54S485	SN74S485	 6-67
SN54LS245 SN	N74LS245	 6-13	SN54LS540	SN74LS540	 6-77
SN54S289A SN	N74S289A	 5-29	SN54LS541	SN74LS541	 6-77
SN54LS299 SN	N74LS299	 6-15	SN54LS600	SN74LS600	 6-80
SN54S299 SN	N74S299	 6-15	SN54LS601	SN74LS601	 6-80
SI	N74S301	 5-33	SN54LS602	SN74LS602	 6-80
SN54LS323 SN	N74LS323	 6-21	SN54LS603	SN74LS603	 6-80
SN	N74S340	 6-23	SN54LS604	SN74LS604	 6-82
SI	N74S341	 6-23	SN54LS605	SN74LS605	 6-82
SI	N74S344	 6-23	SN54LS606	SN74LS606	 6-82
SI	N74LS362	 6-27	SN54LS607	SN74LS607	 6-82
SN54LS373 SN	N74LS373	 6-35	SN54LS608	SN74LS608	 6-86

ALPHANUMERIC INDEX

TYPE NUMB	ERS	PAGE	TYPE NUMBERS	PAGE
SN54LS610 SI	N74LS610	6-88	TBP24S81	5-13
SN54LS611 SI	N74LS611	6-88	TBP24SA81	5-13
SN54LS612 Sf	N74LS612	6-88	TBP28L22	5-13
SN54LS613 SI	N74LS613	6-88	TBP28L42	5-13
SN54LS620 SI	N74LS620	6-91	TBP28P42	5-13
SN54LS621 SI	N74LS621	6-91	TBP28S42	5-13
SN54LS622 SI	N74LS622	6-91	TBP28L45	5-13
SN54LS623 SI	N74LS623	6-91	TBP28P45	5-13
SN54LS630 SI	N74LS630	6-95	TBP28R45	5-13
SN54LS631 SI	N74LS631	6-95	TBP28S45	5-13
SN54LS640 SI	N74LS640	6-99	TBP28L85	5-13
SN54LS641 SI	N74LS641	6-99	TBP28P85	5-13
SN54LS642 SI	N74LS642	6-99	TBP28R85	5-13
SN54LS643 SI	N74LS643	6-99	TBP28S85	5-13
SN54LS644 SI	N74LS644	6-99	TBP28L86	5-13
SN54S740 SI	N74S740	6-105	TBP28S86	5-13
SN54S741 St	N74S741	6-105	TBP28SA86	5-13
SN54S744 SI	N74S744	6-105	TBP28L166	5-13
TBP14S10		5-7	TBP28P166	5-13
TBP14SA10		5-7	TBP28R166	5-13
TBP18S22		5-7	TBP28S166	5-13
TBP18SA22		5-7	TBP28S2708	5-13
TBP18S030		5-7	TIM8212	6-42
TBP18SA030 .		5-7	TIM8224	6-47
TBP18S42		5-7	TIM8228	
TBP18SA42		5-7	TIM8238	6-55
TBP18S46		5-7	TIM9904	6-27
TBP18SA46		5-7		6-80
TBP24S10		5-13		6-82
TBP24S41		5-13	TIM99608	
TBP24SA41		5-13	TIM99610 thru TIM99613	6-88

INTRODUCTION

This glossary consists of two parts: (1) general concepts for digital circuits including types of bipolar memories and (2) operating conditions and characteristics (including letter symbols). Some of the terms, symbols, abbreviations, and definitions used with memory integrated circuits have not, as yet, been standardized. These are currently under consideration by the EIA/JEDEC (Electronic Industries Association) and the IEC (International Electrotechnical Commission). The following are as consistent with the past and future work of these organizations as is possible to anticipate at this time.

PART I — GENERAL CONCEPTS INCLUDING TYPES OF BIPOLAR MEMORIES

Chip-Enable Input

A control input that when active permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and when inactive causes the integrated circuit to be in a reduced-power standby mode.

NOTE: See "chip-select input".

Chip-Select Input

A gating input that when inactive prevents input or output of data to or from an integrated circuit. NOTE: See "chip-enable input".

Dynamic (Read/Write) Memory

A read/write memory in which the cells require the repetitive application of control signals in order to retain stored data.

NOTES: 1. The words "read/write" may be omitted from the term when no misunderstanding will result.

- 2. Such repetitive application of the control signals is normally called a refresh operation.
- 3. A dynamic memory may use static addressing or sensing circuits.
- 4. This definition applies whether the control signals are generated inside or outside the integrated circuit.

First-In First-Out (FIFO) Memory

A memory from which data bytes or words can be read in the same order, but not necessarily at the same rate, as that of the data entry.

Gate Equivalent Circuit

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

Large-Scale Integration, LSI

A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context a major subsystem or system, whether digital or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.

Mask-Programmed Read-Only Memory

A read-only memory in which the data content of each cell is determined during manufacture by the use of a mask, the data content thereafter being unalterable.



GLOSSARY

TTL TERMS AND DEFINITIONS

Medium-Scale Integration, MSI

A concept whereby a complete subsystem or system function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

Memory Cell

The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.

Memory Integrated Circuit

An integrated circuit consisting of memory cells and usually including associated circuits such as those for address selection, amplifiers, etc.

Output-Enable Input

A gating input that when active permits the integrated circuit to output data and when inactive causes the integrated circuit output(s) to be at a high impedance (off).

Programmable Read-Only Memory (PROM)

A read-only memory that after being manufactured can have the data content of each memory cell altered once only.

Random-Access Memory (RAM)

A memory that permits access to any of its address locations in any desired sequence with similar access time for each location

NOTE: The term RAM, as commonly used, denotes a read/write memory.

Read-Only Memory (ROM)

A memory in which the contents are not intended to be altered during normal operation.

NOTE: Unless otherwise qualified, the term "read-only memory" implies that the content is unalterable and defined by construction.

Read/Write Memory

A memory in which each cell may be selected by applying appropriate electronic input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electronic input signals.

Small-Scale Integration, SSI

Integrated circuits of less complexity than medium-scale integration (MSI).

Very-Large-Scale Integration, VLSI

A concept whereby a complete system function is fabricated as a single microcircuit. In this context, a system, whether digital or linear, is considered to be one that contains 1000 or more gates or circuitry of similar complexity.

Volatile Memory

A memory the data content of which is lost when power is removed.

PART II - OPERATING CONDITIONS AND CHARACTERISTICS (INCLUDING LETTER SYMBOLS)

The symbols for quantities involving time use upper and lower case letters according to the following historically evolved principles:

- a. Time itself, is always represented by a lower case t.
- Subscripts are lower case when one or more letters represent single words, e.g., d for delay, su for setup, rd for read, wr for write.
- c. Multiple subscripts are upper case when each letter stands for a different word, ε.g., SR for sense recovery and PLH for propagation delay from low to high.

Access Time (of a memory)

The time between the application of a specified input pulse during a read cycle and the availability of valid data signals at an output.

Example symbology:

ta(ad)	Access time from address
ta(E)	Access time from chip enable
ta(S)	Access time from chip select

Clock Frequency

Maximum clock frequency, fmax

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transistions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

Current

High-level input current, IIH

The current into* an input when a high-level voltage is applied to that input.

High-level output current, IOH

The current into* an output with input conditions applied that according to the product specification will establish a high level at the output.

Low-level input current, III

The current into* an input when a low-level voltage is applied to that input.

Low-level output current, IOL

The current into* an output with input conditions applied that according to the product specification will establish a low level at the output.

Off-state output current, IO(off)

The current flowing into* an output with input conditions applied that according to the product specification will cause the output switching element to be in the off state.

Note: This parameter is usually specified for open-collector outputs intended to drive devices other than logic circuits.

^{*}Current out of a terminal is given as a negative value.

GLOSSARY

TTL TERMS AND DEFINITIONS

Off-state (high-impedance-state) output current (of a three-state output), IOZ

The current into* an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

Short-circuit output current, IOS

The current into* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

Supply current, ICC

The current into* the VCC supply terminal of an integrated circuit.

Cycle Time

Read cycle time, t_{c(rd)} (see note)

The time interval between the start and end of a read cycle.

Read-write cycle time, tc(rd,wr) (see note)

The time interval between the start of a cycle in which the memory is read and new data are entered, and the end of that cycle.

Write cycle time, tc(wr) (see note)

The time interval between the start and end of a write cycle.

NOTE: The read, read-write, or write cycle time is the actual interval between two impulses and may be insufficient for the completion of operations within the memory. A minimum value is specified that is the shortest time in which the memory will perform its read and/or write function correctly.

Hold Time

Hold time, th

The interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time between two events and may be insufficient to accomplish the intended result. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
 - The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of data and the active transition) for which correct operation of the logic element is guaranteed.

Output Enable and Disable Time

Output enable time (of a three-state output) to high level, tpzH (or low level, tpzI)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high (or low) level.

Output enable time (of a three-state output) to high or low level, tpzx

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

Output disable time (of a three-state output) from high level, tpHZ (or low level, tpLZ)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high (or low) level to a high-impedance (off) state.

^{*}Current out of a terminal is given as a negative value.

GLOSSARY TTL TERMS AND DEFINITIONS

Output disable time (of a three-state output) from high or low level, tpxz

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

Propagation Time

Propagation delay time, tpp

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level.

Propagation delay time, low-to-high-level output, tpLH

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

Propagation delay time, high-to-low-level output, tphi

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

Pulse Width

Pulse width, tw

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

Example symbology:

tw(cl)

Clear pulse width

tw(wr)

Write pulse width

Recovery Time

Sense Recovery time, tSR

The time interval needed to switch a memory from a write mode to a read mode and to obtain valid data signals at the output.

Release Time

Release time, trelease

The time interval between the release from a specified input terminal of data intended to be recognized and the occurrence of an active transition at another specified input terminal.

Note: When specified, the interval designated "release time" falls within the setup interval and constitutes, in effect, a negative hold time.

Setup Time

19

Setup time, tsu

The time interval between the application of a signal that is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
 - The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the logic element is guaranteed.

GLOSSARY

TTL TERMS AND DEFINITIONS

Transition Time

Transition time, low-to-high-level, tTLH

The time between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from the defined low level to the defined high level.

Transition time, high-to-low-level, tTHL

The time between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from the defined high level to the defined low level.

Voltage

High-level input voltage, VIH

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

High-level output voltage, VOH

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

Input clamp voltage, VIK

An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.

Low-level input voltage, VIL

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

Low-level output voltage, VOL

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

Negative-going threshold voltage, VT_

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+}.

Off-state output voltage, VO(off)

The voltage at an output terminal with input conditions applied that according to the product specification will cause the output switching element to be in the off state.

Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

On-state output voltage, VO(on)

The voltage at an output terminal with input conditions applied that according to the product specification will cause the output switching element to be in the on state.

Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

Positive-going threshold voltage, VT+

1-10

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_T...

ACRONYMS AND MNEMONICS

AG arithmetically greater than AI address input port

ALU arithmetic logic unit
AO address input port
arithmetic logic unit
address output port

BLWP branch and load workspace pointer

CCO counter-carry output C clock input (PROMs)

CE chip enable
CIN carry in
CL clock
CLK clock

CLA carry look-ahead

CLR clear COUT carry out

CPU central processing unit
CRC cyclic redundancy check
CRU communications register unit

CRUIN data input to CPU for CRU input operations
CRUOUT data output from CPU for CRU output operations
CRUCLK CRU-enable signal from CPU for CRU output operations

DBIN data bus input
DO data output port
DMA direct memory access
DP double precision
E asynchronous chip enable

EQ equal to

FPLA field-programmable logic array
G asynchronous output enable

INCMC increment memory counter INCPC increment program counter

INT interrupt
I/O input or output
IP intermediate position
INTREQ interrupt request

LG logically greater than

left circulate

LD load LDCR load CRU

LCIR

LSA left-shift arithmetic LSB least-significant bit LSL left-shift logical

LSP least-significant position

MC memory counter MEMEN memory enable MSB most-significant bit

MPX multiplex

MSP most-significant position

MUX multiplexer NC not connected OE output enable ov overflow

PC program counter

PLA programmable logic array

POS relative position control (MPS, IP, or LSP)

RCIR right circulate **RSA** right-shift arithmetic RSL right-shift logical

RTWP return workspace pointer instruction

S asyncronous chip select

SBZ set bit to zero set bit to one SBO SP single precision ST status register STCR store CRU TB test bit

WR working register WE write enable

XOP extended operation instruction XWR extended working register

Additional mnemonics or acronyms specifically relating to SBP 9900A instructions are found on pages 3-24 and 3-26.


The following symbols are used in function tables on TI data sheets:

н	=	high level (steady state)
L	=	low level (steady state)
↑	=	transition from low to high level
↓	=	transition from high to low level
\rightarrow	=	value/level or resulting value/level is routed to indicated destination
\mathbf{r}	=	value/level is re-entered
X	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state-output
ah	=	the level of steady-state inputs at inputs A through H respectively
o_0	=	level of Q before the indicated steady-state input conditions were established
$\overline{\mathtt{Q}}_{0}$	=	complement of Q0 or level of \overline{Q} before the indicated steady-state input conditions were established
Q_{n}	=	level of Q before the most recent active transition indicated by ↓ or ↑
\prod	=	one high-level pulse
	=	one low-level pulse
TOGGLE	=	each output changes to the complement of its previous level on each active transition indicated by \downarrow or \uparrow .

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.


If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q_0 , or \overline{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, \int or \int or \int , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

179



NOTES. A. C_L includes probe and jig capacitance.

B. All diodes are 1N916 or 1N3064.




NOTES: C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.


- D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{\rm out} \approx 50~\Omega$, $t_{\rm r} \leq 2.5$ ns, $t_{\rm f} \leq 2.5$ ns.
- F. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

1-14

PARAMETER MEASUREMENT INFORMATION



- NOTES A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. C1 (30 pF) is used for testing Series 54/74L devices only.



- NOTES: D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{out} \approx 50~\Omega$, $t_r \leq$ 15 ns, $t_f \leq$ 6 ns.
 - G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.



4-Bit-Slice Schottky Processor Components



4-BIT-SLICE PROCESSOR COMPONENTS

TABLE OF CONTENTS

1.	INT	RODUCTION	PAGE
	1.1	Architectural Features	2-7
	1.2	Operational Features	2-7
	1.3	Mechanical Features	2-7
2.	DET	AILED FUNCTIONAL DESCRIPTIONS	
	2.1	Micro-Decoding Logic Array	2-10
	2.2	Relative Position Control (POS)	2-10
	2.3	Clock	2-11
	2.4	Latched Data Input Ports	2-11
	2.5	A and B Operand Sources	2-12
	2.6	Arithmetic/Logic Unit (ALU)	2-14
	2.7	ALU Magnitude and Carry Functions	2-15
		2.7.1 Equal (EQ, See Figure 5)	2-15
		2.7.2 Logically-Greater Than (LG, See Figure 6)	2-15
			2-16
	2.0		2-10
	2.8	Operand Overflow	
	2.9	Sum' Bus Multiplexer	2-18
		B-Input/Output Control	2-19
	2.11	Working Register	
		Working Register Multiplexer (WR MUX)	2-20
		Extended Working Register	
	2.14	Extended Working Register Multiplexer (XWR MUX)	2-21
		2.14.1 Σ -Bus, WR, XWR MSB Shift Transfer Multiplexers	2-22
		2.14.2 WRLFT, XWRLFT Multiplexers	2-22
		2.14.3 WRLFT', XWRLFT' Multiplexers	2-22
		2.14.4 WR, XWR LSB Shift Transfer Multiplexers	2-22
		2.14.5 WRRT Multiplexer, XWRRT Buffer	2-23
		2.14.6 WRRT', XWRRT' Multiplexers	2-23
	2.15	Shift Functions	2-26
		2.15.1 Circulate (Shift) Functions (Microprogrammable)	
		2.15.2 Arithmetic Shift Functions (Microprogrammable)	2-26
		2.15.3 Logical Shift Functions (Microprogrammable)	
	2 16	Data-Out Port Multiplexer (DO MUX)	
		Memory and Program Counters	
	2.18	Address-Out Port Multiplexer (AO MUX)	2-32
	2.19	Expanding the Word Length	2-33
2	ODE	DATIONAL DECORPTIONS	
3.		RATIONAL DESCRIPTIONS	2.00
	3.1	Micro/Macro-Operations	2-33
	3.2	Operation Form I – Add/Subtract \rightarrow Register	2-36
	3.3	Operation Form II — Add/Subtract with Double-Precision Shift	2-38
	3.4	$ \ Operation Form III - Add with Single-Precision Shift $	2-38
	3.5	Operation Form IV — AI Shifted $\rightarrow \Sigma'$ Bus	2-39
	3.6	Operation Form V — Single-Length Shift	2-40
	3.7	Operation Form VI — Double-Precision Shifts	2-41
	3.8	Operation Form VII – Compare (A:B or B:A)	2-41
	3.9	Operation Form VIII — Logical Functions	
		3.9.1 NOR/AND Logical Operations	2-43


TABLE OF CONTENTS (Continued)

LIST OF ILLUSTRATIONS	3. 3. 3. 3. 3.	3.9.2 OR/NAND Logical Operations 3.9.3 Exclusive-OR/Exclusive-NOR Logical Operations 3.10 Operation Form IX 3.11 Operation Form X — Cyclic Redundancy Character Accumulation 3.12 Operation Form XI — Signed Integer Divide 3.13 Operation Form XII — Unsigned Divide 3.14 Operation Form XIII — Unsigned Multiply 3.15 Operation Form XIV — Signed Integer Multiply SPECIFICATIONS	2-45 2-46 2-46 2-47 2-47 2-47 2-52
Figure 1	5. N	MECHANICAL DATA	Section 2-5
Figure 1			
Figure 1			
Figure 1		LIST OF HULISTRATIONS	
Figure 2 Clock Cycle 2-11 Figure 3 Input Latches Setup/Hold Times 2-12 Figure 4 ALU Operand Sources 2-13 Figure 5 Equal Output 2-15 Figure 6 MSP Logically-Greater-Than (LG) Output 2-16 Figure 7 MSP Arithmetically-Greater-Than (AG) Output 2-17 Figure 8 Sum Bus Multiplexer 2-18 Figure 9 B-Input/Output Control 2-19 Figure 10 Working Register (WR) and WR Multiplexer 2-20 Figure 11 Extended Working Register (XWR) and XWR Multiplexers 2-25 Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2-25 Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-25 Figure 15 Arithmetic Shift Functions 2-27 Figure 16 Logical Shift Functions 2-23 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-31 Figure 18 Program and Memory Counter Functions 2-32 Figure 29 Address-Out Port Multiplexer (AO MUX) 2-33 Figure 21 <td< td=""><td></td><td>EIST OF TEEOSTRATIONS</td><td></td></td<>		EIST OF TEEOSTRATIONS	
Figure 3 Input Latches Setup/Hold Times 2-12 Figure 4 ALU Operand Sources 2-13 Figure 5 Equal Output 2-15 Figure 6 MSP Logically-Greater-Than (LG) Output 2-16 Figure 7 MSP Arithmetically-Greater-Than (AG) Output 2-16 Figure 8 Sum Bus Multiplexer 2-18 Figure 9 B-Input/Output Control 2-18 Figure 10 Working Register (WR) and WR Multiplexer 2-20 Figure 11 Extended Working Register (XWR) and XWR Multiplexer 2-21 Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2-23 Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-25 Figure 15 Arithmetic Shift Functions 2-26 Figure 16 Logical Shift Functions 2-27 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-31 Figure 18 Program and Memory Counter Functions 2-32 Figure 19 Address-Out Port Multiplexer (AO MUX) 2-33 Figure 20 Typical 16-Bit Processor 2-34 Figure 21 Form I − Arithmetic Operations: A Plus B Plus ALUCIN → $\begin{cases} \Sigma' \text{ Bus} \\ \text{Register} \end{cases}$ Figure 23 Form II − Arithmetic With Single-Precision Shift 2-35 Figure 24 Form III − Arithmetic With Single-Precision Shift 2-35 Figure 25 Form IV − AI Shifted → Σ' Bus Figure 26 Form V: S WR Shifted → S WR S	Figure 1	e 1 Pin Assignments	2-9
Figure 4 ALU Operand Sources 2-13 Figure 5 Equal Output 2-15 Figure 6 MSP Logically-Greater-Than (LG) Output 2-16 Figure 7 MSP Arithmetically-Greater-Than (AG) Output 2-17 Figure 8 Sum Bus Multiplexer 2-18 Figure 9 B-Input/Output Control 2-19 Figure 10 Working Register (WR) and WR Multiplexer 2-20 Figure 11 Extended Working Register (XWR) and XWR Multiplexer 2-21 Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2-25 Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-25 Figure 15 Arithmetic Shift Functions 2-27 Figure 16 Logical Shift Functions 2-28 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-31 Figure 18 Program and Memory Counter Functions 2-32 Figure 29 Address-Out Port Multiplexer (AO MUX) 2-33 Figure 21 Form I — Arithmetic Operations: A Plus B Plus ALUCIN → { Z' Bus } { Register } { Register } { Sus } { Register } { Sus	Figure 2	e 2 Clock Cycle	2-1
Figure 5 Equal Output 2-15 Figure 6 MSP Logically-Greater-Than (LG) Output 2-16 Figure 7 MSP Arithmetically-Greater-Than (AG) Output 2-17 Figure 8 Sum Bus Multiplexer 2-18 Figure 9 B-Input/Output Control 2-19 Figure 10 Working Register (WR) and WR Multiplexer 2-20 Figure 11 Extended Working Register (XWR) and XWR Multiplexer 2-21 Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2-25 Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-25 Figure 15 Arithmetic Shift Functions 2-26 Figure 15 Arithmetic Shift Functions 2-26 Figure 16 Logical Shift Functions 2-26 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-3 Figure 18 Program and Memory Counter Functions 2-3 Figure 20 Typical 16-Bit Processor 2-3 Figure 21 Form I — Arithmetic Operations: A Plus B Plus ALUCIN → { Σ' Bus Register } 2-36 Figure 22 'S481 Operation with Single-Port Register File	Figure 3	e 3 Input Latches Setup/Hold Times	2-1:
Figure 6 MSP Logically-Greater-Than (LG) Output 2-16 Figure 7 MSP Arithmetically-Greater-Than (AG) Output 2-17 Figure 8 Sum Bus Multiplexer 2-18 Figure 9 B-Input/Output Control 2-19 Figure 10 Working Register (WR) and WR Multiplexer 2-20 Figure 11 Extended Working Register (XWR) and XWR Multiplexer 2-21 Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2-25 Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-27 Figure 15 Arithmetic Shift Functions 2-27 Figure 16 Logical Shift Functions 2-27 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-31 Figure 18 Program and Memory Counter Functions 2-32 Figure 20 Typical 16-Bit Processor 2-34 Figure 21 Form I − Arithmetic Operations: A Plus B Plus ALUCIN → X Bus Figure 23 Form II − Arithmetic With Single-Port Register File 2-37 Figure 24 Form III − Arithmetic With Single-Precision Shift 2-36 Figure 25 Form IV − Al Shifted → X Bus Shifted →	Figure 4	e 4 ALU Operand Sources	2-13
Figure 7 MSP Arithmetically-Greater-Than (AG) Output 2-17 Figure 8 Sum Bus Multiplexer 2-18 Figure 9 B-Input/Output Control 2-19 Figure 10 Working Register (WR) and WR Multiplexer 2-20 Figure 11 Extended Working Register (XWR) and XWR Multiplexer 2-21 Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2-23 Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-27 Figure 15 Arithmetic Shift Functions 2-27 Figure 16 Logical Shift Functions 2-29 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-31 Figure 18 Program and Memory Counter Functions 2-32 Figure 19 Address-Out Port Multiplexer (AO MUX) 2-33 Figure 20 Typical 16-Bit Processor 2-34 Figure 21 Form I − Arithmetic Operations: A Plus B Plus ALUCIN → $\begin{cases} \Sigma' \text{ Bus} \\ \text{Register} \end{cases}$ Figure 23 Form II − Arithmetic With Single-Precision Shift 2-36 Figure 24 Form III − Arithmetic With Single-Precision Shift 2-36 Figure 25 Form IV − AI Shifted → Σ' Bus Figure 26 Form V: $\begin{cases} WR \\ XWR \end{cases}$ Shifted → $\begin{cases} WR \\ XWR \end{cases}$	Figure 5	e 5 Equal Output	2-1!
Figure 8 Sum Bus Multiplexer 2-18 Figure 9 B-Input/Output Control 2-19 Figure 10 Working Register (WR) and WR Multiplexer 2-20 Figure 11 Extended Working Register (XWR) and XWR Multiplexer 2-21 Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2-23 Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-27 Figure 15 Arithmetic Shift Functions 2-27 Figure 16 Logical Shift Functions 2-27 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-31 Figure 18 Program and Memory Counter Functions 2-30 Figure 19 Address-Out Port Multiplexer (AO MUX) 2-33 Figure 20 Typical 16-Bit Processor 2-34 Figure 21 Form I − Arithmetic Operations: A Plus B Plus ALUCIN → $\left\{ \sum^{C} Bus \right\}_{Register}$ Figure 22 'S481 Operation with Single-Port Register File 2-37 Figure 23 Form II − Arithmetic with Double-Precision Shift 2-36 Figure 25 Form IV − Al Shifted → $\left\{ WR \right\}_{XWR}$ Figure 26 Form V: $\left\{ WR \right\}_{XWR}$ Shifted → $\left\{ WR \right\}_{XWR}$, , , , , , , , , , , , , , , , , , , ,	2-16
Figure 9B-Input/Output Control2-19Figure 10Working Register (WR) and WR Multiplexer2-20Figure 11Extended Working Register (XWR) and XWR Multiplexer2-21Figure 12Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers2-23Figure 13Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers2-25Figure 14Circulate Functions2-27Figure 15Arithmetic Shift Functions2-29Figure 16Logical Shift Functions2-30Figure 17Data-Out Port Multiplexer (DO MUX)2-31Figure 18Program and Memory Counter Functions2-32Figure 19Address-Out Port Multiplexer (AO MUX)2-33Figure 20Typical 16-Bit Processor2-34Figure 21Form I — Arithmetic Operations: A Plus B Plus ALUCIN → { X' Bus Register } { Register } { Register } { S481 Operation with Single-Port Register File } { S481 Operation with Single-Port Register File } { S481 Operation with Single-Port Register File } { S481 Operation With Single-Precision Shift } { S481 Oper	·	, , ,	2-1
Figure 10 Working Register (WR) and WR Multiplexer 2.20 Figure 11 Extended Working Register (XWR) and XWR Multiplexer 2.21 Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2.23 Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2.25 Figure 14 Circulate Functions 2.27 Figure 15 Arithmetic Shift Functions 2.29 Figure 16 Logical Shift Functions 2.30 Figure 17 Data-Out Port Multiplexer (DO MUX) 2.31 Figure 18 Program and Memory Counter Functions 2.32 Figure 19 Address-Out Port Multiplexer (AO MUX) 2.33 Figure 20 Typical 16-Bit Processor 2.34 Figure 21 Form I − Arithmetic Operations: A Plus B Plus ALUCIN → $ \begin{cases} \Sigma' \text{ Bus} \\ \text{Register} \end{cases} $ Figure 22 'S481 Operation with Single-Port Register File 2.37 Figure 23 Form II − Arithmetic with Double-Precision Shift 2.36 Figure 24 Form III − Arithmetic With Single-Precision Shift 2.36 Figure 25 Form IV − AI Shifted → Σ' Bus 2.40 Figure 26 Form V: $ \begin{cases} WR \\ \text{XWR} \end{cases} $ Shifted → $ \begin{cases} WR \\ \text{XWR} \end{cases} $	•	•	
Figure 11 Extended Working Register (XWR) and XWR Multiplexer 2-21 Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2-23 Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-27 Figure 15 Arithmetic Shift Functions 2-29 Figure 16 Logical Shift Functions 2-29 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-31 Figure 18 Program and Memory Counter Functions 2-32 Figure 19 Address-Out Port Multiplexer (AO MUX) 2-33 Figure 20 Typical 16-Bit Processor 2-34 Figure 21 Form I — Arithmetic Operations: A Plus B Plus ALUCIN \rightarrow Register Figure 22 'S481 Operation with Single-Port Register File 2-37 Figure 24 Form III — Arithmetic with Double-Precision Shift 2-36 Figure 25 Form IV — AI Shifted \rightarrow Σ ' Bus Σ Figure 26 Form Σ Shifted Σ ' Bus Σ Figure 27 Form Σ Shifted Σ ' Bus Σ Figure 28 Form Σ Form Σ All Shifted Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ All Shifted Σ Bus Σ Bus Σ Figure 29 Form Σ Shifted Σ Bus Σ Shifted Σ Shifted Σ Bus Σ Shifted Σ Shifted Σ Bus Σ Shifted Σ Shifted Σ Shifted Σ Shifted Σ Shifted Σ Shifted Σ Sh	•	·	
Figure 12 Sum-Bus, WR, XWR MSB Shift Transfer Multiplexers 2-23 Sigure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-27 Figure 15 Arithmetic Shift Functions 2-29 Figure 16 Logical Shift Functions 2-30 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-31 Figure 18 Program and Memory Counter Functions 2-32 Figure 19 Address-Out Port Multiplexer (AO MUX) 2-33 Figure 20 Typical 16-Bit Processor 2-34 Figure 21 Form I — Arithmetic Operations: A Plus B Plus ALUCIN \rightarrow Figure 22 'S481 Operation with Single-Port Register File 2-37 Figure 23 Form II — Arithmetic with Double-Precision Shift 2-36 Figure 24 Form III — Arithmetic With Single-Precision Shift 2-36 Figure 25 Form IV — AI Shifted \rightarrow \sum Bus 2-40 Figure 26 Form V: \sum Bus 3 Shifted \sum	Ū		
Figure 13 Sum-Bus, WR, XWR LSB Shift Transfer Multiplexers 2-25 Figure 14 Circulate Functions 2-27 Figure 15 Arithmetic Shift Functions 2-29 Figure 15 Logical Shift Functions 2-29 Figure 16 Logical Shift Functions 2-30 Figure 17 Data-Out Port Multiplexer (DO MUX) 2-31 Figure 18 Program and Memory Counter Functions 2-32 Figure 19 Address-Out Port Multiplexer (AO MUX) 2-33 Figure 20 Typical 16-Bit Processor 2-34 Figure 21 Form I — Arithmetic Operations: A Plus B Plus ALUCIN \rightarrow Figure 22 'S481 Operation with Single-Port Register File 2-37 Figure 23 Form II — Arithmetic with Double-Precision Shift 2-38 Figure 24 Form III — Arithmetic With Single-Precision Shift 2-38 Figure 25 Form IV — AI Shifted \rightarrow \sum Bus 2-40 Figure 26 Form V: \sum Bus \sum Shifted \sum Bus 2-40 Figure 26 Form V: \sum Bus Shifted \sum Bus 2-40 Figure 26 Form V: \sum Bus Shifted \sum Bus 2-40 Figure 26 Form V: \sum Bus Shifted \sum Bus Shifted \sum Bus 2-40 Figure 26 Form V: \sum Bus Shifted \sum Bus Shi	•	· ·	
Figure 14 Circulate Functions	•	· ·	= =:
Figure 15Arithmetic Shift Functions2-29Figure 16Logical Shift Functions2-30Figure 17Data-Out Port Multiplexer (DO MUX)2-31Figure 18Program and Memory Counter Functions2-32Figure 19Address-Out Port Multiplexer (AO MUX)2-33Figure 20Typical 16-Bit Processor2-34Figure 21Form I — Arithmetic Operations: A Plus B Plus ALUCIN \rightarrow Register Σ' Bus RegisterFigure 22'S481 Operation with Single-Port Register File2-37Figure 23Form II — Arithmetic with Double-Precision Shift2-38Figure 24Form III — Arithmetic With Single-Precision Shift2-38Figure 25Form IV — AI Shifted \rightarrow Σ' Bus2-40Figure 26Form V: $\left\{ \begin{array}{c} WR \\ XWR \end{array} \right\}$ Shifted \rightarrow $\left\{ \begin{array}{c} WR \\ XWR \end{array} \right\}$ 2-40	•		
Figure 16 Logical Shift Functions	-		
Figure 17 Data-Out Port Multiplexer (DO MUX)	-		
Figure 18 Program and Memory Counter Functions	-	e 16 Logical Shift Functions	
Figure 19 Address-Out Port Multiplexer (AO MUX)	U		
Figure 20 Typical 16-Bit Processor	U	·	
Figure 21 Form I — Arithmetic Operations: A Plus B Plus ALUCIN \rightarrow $ \begin{cases} \Sigma' \text{ Bus} \\ \text{Register} \end{cases} $ 2-36 Figure 22 'S481 Operation with Single-Port Register File	•	· · · · · · · · · · · · · · · · · · ·	
Figure 21 Form I – Arithmetic Operations: A Plus B Plus ALOCIN \rightarrow Register \rightarrow Register \rightarrow S481 Operation with Single-Port Register File	rigure 2	(\(\nu_{1}\) \(\nu_{1}\)	2-34
Figure 22 'S481 Operation with Single-Port Register File	Figure 2	e 21 Form I – Arithmetic Operations: A Plus B Plus ALUCIN $\rightarrow \begin{Bmatrix} 2 & \text{Bus} \\ \text{Recister} \end{Bmatrix}$	2-36
Figure 23 Form II – Arithmetic with Double-Precision Shift Figure 24 Form III – Arithmetic With Single-Precision Shift Figure 25 Form IV – AI Shifted $\rightarrow \Sigma'$ Bus Capacitate Figure 26 Form V: $\left\{ \begin{array}{c} WR \\ XWR \end{array} \right\}$ Shifted $\rightarrow \left\{ \begin{array}{c} WR \\ XWR \end{array} \right\}$	Figure 2		2-3
Figure 24 Form III – Arithmetic With Single-Precision Shift	•	·	
Figure 25 Form IV – AI Shifted $\rightarrow \Sigma'$ Bus	-		
Figure 26 Form V: $\left\{\begin{array}{c} WR \\ XWR \end{array}\right\}$ Shifted $\rightarrow \left\{\begin{array}{c} WR \\ XWR \end{array}\right\}$	-	· · · · · · · · · · · · · · · · · · ·	
	Figure 2		2-4

2-4

LIST OF ILLUSTRATIONS (Continued)

Figure 28	Form VII – Compare: $A : B \\ B : A$. 2-42
	(NOP)								
Figure 29	Form VIII — Logical Operations: A OR B → Register				_				2-42
3	(X-OR)							•	-
Figure 30	(X-OR) Form VIIIA – NOR/AND Logical Operations								. 2-43
Figure 31	Form VIIIB — OR/NAND Logical Operations								. 2-44
Figure 32	Form VIIIC — EXCLUSIVE-OR/EXCLUSIVE-NOR Operations								. 2-45
Figure 33	Form IX – No Operation: Zero $\rightarrow \Sigma'$ Bus								. 2-46
Figure 34	Cyclic Redundancy Character Accumulation								. 2-46
Figure 35	Form XI – Signed Integer Divide								2-48
Figure 36	Form XII — Unsigned Divide								
Figure 37	Form XIII – Unsigned Multiply								
Figure 38	Form XIV — Signed Integer Multiply								. 2-53
Figure 39	Switching-Times Voltage Waveforms								. 2-56
	LIST OF TABLES								
Table 1	Functional Descriptions								2-8
Table 2	MSP OP8 and OP9 Iterative Function Summary								. 2-10
Table 3	Position Control Functions								. 2-10
Table 4	Dual-Function Logic I/O Pins								
Table 5	'S481 ALU and Logic Functions								
Table 6	Extended ALU Functions of 'S481								. 2-14
Table 7	MSP Logically-Greater-Than (LG) Output								. 2-16
Table 8	ALU Carry and MSP Arithmetically-Greater-Than (AG) Outputs								. 2-17
Table 9	MSP Overflow (OV) Output								
Table 10	B-Input/Output Control								
Table 11	Working Register Bit Transfers to WRLFT/WRRT		•						. 2-24
Table 12	Sum-Bus Bit Transfers to WRLFT/WRRT								. 2-24
Table 13	Extended Working Register Bit Transfers to XWRLFT/XWRRT								
Table 14	Sum-Bus Bit Transfers to WRLFT (MSP)								. 2-25
Table 15	Microprogrammable Shift Functions								. 2-26
Table 16	Data-Out Port Control								
Table 17	Address-Out Port Control								
Table 18	Operation Form, Command Format, and Test Outputs								
Table 19	Recommended Operating Conditions								
Table 20	Electrical Characteristics								
Table 21	Switching Characteristics								. 2-55



FUNCTIONAL BLOCK DIAGRAM FOR 'S481

1 INTRODUCTION

These Schottky TTL 4-bit expandable parallel binary micro/macroprogrammable processor element building blocks are designed specifically for implementing high-performance digital computer/controllers. With the ability to efficiently emulate existing systems, they can be used to upgrade hardware performance with full compatibility to protect software investments.

The SN54S/74S481, Schottky TTL performs typically at a clock cycle time of 90 nanoseconds at 345 milliamperes of supply current.

1.1 ARCHITECTURAL FEATURES

Designed with full parallel dual input/output ports, the memory-to-memory architecture provides a new dimension in interrupt processing or program context switching flexibilities. Static bipolar logic performs each microinstruction within a single clock cycle.

Primary among the architectural features are:

- Microprogrammable, bit-slice design is expandable in 4-bit multiples
- Full parallel dual input/output ports for use in advanced memory-to-memory architecture
- Full-function ALU with carry look-ahead, magnitude, and overflow decision capabilities
- Double-length accumulator with full shifting capability and sign-bit handling
- Dual memory address generators on-chip.

1.2 OPERATIONAL FEATURES

The functional capabilities, characterized by the 24,780 unique operations, coupled with the macroprogrammable multiply and divide algorithms, make these processor elements particularly attractive for implementing advanced high performance computers and controllers.

In addition to the full parallel data bus structure, the 'S481 architecture also features asynchronous access to data routing and counter updating controls which, when combined with the most versatile instruction set available (see operational description) maximizes flexibility, efficiency, and performance. Simultaneous compound operations in the form of an ALU function with shift, plus destination selection with address/iteration updating, plus address and present data to memory can be accomplished in a single microcyle. Some other operational features are:

- Simultaneous one-clock compound operations, with status, can reduce microcycles and improve throughput
- Pre-programmed CRG and double-precision multiply/divide algorithms
- Double length accumulator with full bidirectional single/double precision arithmetic/logical/circulate shift capabilities include sign protection
- Full micro-operational control is provided for programming: address updating, data and address source selection, and direct transfer of data to working register or working memory
- Relative position control defines bit-slice rank and sign handling in N-bit applications.

1.3 MECHANICAL FEATURES

These processor elements are supplied in either a high-density quad-in-line ceramic package or a plastic dual-in-line package. The high-density 48-pin ceramic package has quad pin rows formed on 600- and 800-mil centers. Within each of the four rows, the pin spacing is 100 mils, center-to-center. The plastic dual-in-line package has standard 100-mil spacing on 600-mil centers. Outline drawings are provided in Section 6 of this data book.

TABLE 1
FUNCTIONAL DESCRIPTIONS

		FUNCTIONAL DESCRIPTIONS	
PIN NUMBER	PIN NAME	PIN FUNCTION	INPUT, OUTPUT, OR INPUT/OUTPUT
46, 47 1, 2	BI/O0, BI/O1 BI/O2, BI/O3	4-bit parallel data input port to the B latch, or 4-bit parallel data output for the Σ-bus when not being used as an input.	Inputs/Outputs
6, 5 4, 3	AI0, AI1 AI2, AI3	4-bit parallel data input port to the A latch and WR.	Inputs
7, 8 9, 10 17, 14 13, 11 15, 16	OPO, OP1 OP2, OP3 OP4, OP5 OP6, OP7 OP8, OP9	OPO through OP9 serve as a 10-bit parallel operation-select input to the micro-decode logic array. In the most-significant position, OP8 and OP9 additionally serve as open-collector outputs during multiply and divide algorithms. In the least-significant position, OP9 serves as an open-collector output during the CRC algorithm.	Inputs
12	Vcc	Single 5-volt power-supply terminal.	Supply Voltage Pin
18	CIN	Receives low-active ripple carry input data.	Input
19	POS	Directs internal and input/output end-conditions required to define the relative position of each bit-slice when N-SN74S481's are cascaded to implement Nx4-bit word lengths. When biased at 2.4 volts, the package operates as the least-significant (LSP) slice; when grounded, it functions as an intermediate (IP) slice; and when high, 5 volts, it functions as the most-significant (MSP) slice.	Input
20	Y/AG	In least-significant and intermediate positions outputs arithmetic carry generate (Y) for use with look-ahead. In most-significant position outputs true arithmetically-greater-than signal.	Output
. 21	X/LG	In least-significant and intermediate positions outputs arithmetic carry propagate (X) for use with look-ahead. In most-significant position outputs true logically-greater-than signal.	Output
22	COUT	Outputs low-active ripple carry data.	Output
23	EQ	Outputs true (active-high) equality of Σ' bus equals zero for each 4-bit slice. The open-collector output permits wire-AND to achieve Nx4-bit equality output.	Open-Collector Output
24	LDWR	When low, data applied at the AI port coincident with the f clock transition is loaded into the WR.	Input
26 25	WRRT, WRLFT	Working register and Σ-bus shift interconnectivity pins. WRRT receives left-shift and outputs right-shift (true) data. WRLFT receives right-shift and outputs left-shift (true) data. Shift can be single-precision, double-precision, signed or unsigned.	Bidirectional I/O
28 27	XWRRT, XWRLFT	Extended working register shift interconnectivity pins. XWRRT receives left-shift and outputs right-shift (true) data. XWRLFT receives right-shift and outputs left-shift (true) data. Shift can be single-precision, double-precision, signed or unsigned.	Bidirectional I/O
29 30	D0 D1	Selects one of three DOP sources (WR, XWR, or Σ -bus) or places the DOP outputs in a high-impedance state.	Inputs
34 33 32 31	DOP0 DOP1 DOP2 DOP3	4-bit parallel, data-out port. DOP0 is LSB.	3-state outputs
35	INCMC	When low, enables the MC to increment as directed by CCI on the next † clock transition. When high, inhibits MC to hold mode. As CCO is common to MC and PC, the MC should be inhibited when PC is enabled.	Input
36	GND	Common or ground terminal for the supply voltage.	
37	CCO/OV	In least-significant and intermediate positions a low-level output indicates that either the PC or MC is at maximum count. As CCO is common for both PC and MC ambiguous carry can be avoided if one or both counters is/are disabled by the INCPC and/or INCMC inputs. In the most-significant position, a high-level output, depending on the operation selected, indicates that the WR, XWR, or ALU will overflow (OV) on the next clock.	Output




FIGURE 1-PIN ASSIGNMENTS

TABLE 1 (Continued)

PIN NUMBER	PIN NAME	PIN FUNCTION	INPUT, OUTPUT, OR INPUT/OUTPUT
38, 39 40, 41	AOP0, AOP1 AOP2, AOP3	4-bit parallel address-out port.	Outputs
42	A0	Selects one of two AOP sources (PC or MC).	Input
43	INCPC .	When low, enables the PC to increment as directed by CCI on the next † clock transition. When high, inhibits PC to hold mode. As CCO is common to PC and MC, the PC should be inhibited when MC is enabled.	Input
44	CCI	In least-significant position, a low input directs enabled PC or enabled MC to increment by one on next 1 clock transition. In the LSP, a high directs enabled PC or enabled MC to increment by 2. In other positions, a low is a carry input and a high inhibits the counter.	Input
45	СК	When high, enables the transparency of A and B input latches. When low, latches A and B input data. Clocks synchronous registers and counters on the positive transition.	Input
48	BI/O SEL	When low, enables BI/O to output Σ -bus data. When high, the BI/O output drivers are placed in a high-impedance state permitting BI/O to be used as data inputs.	Input

2. DETAILED FUNCTIONAL DESCRIPTIONS

2.1 MICRO-DECODING LOGIC ARRAY

The micro-decoding logic array is a dedicated 11-input PLA decoding 73 product terms to generate 24 control lines needed to implement the 14 operation forms. The eleven inputs consist of the ten operation select lines (OP0 through OP9) and the ALU carry input. The carry input, utilized as an additional operation select line during operation forms not performing arithmetic functions, maximizes system pin efficiency and functional density.

In an expanded word length system (two or more 'S481's), operation select inputs 8 (OP8) and 9 (OP9) assume an input/output capability in the most-significant or least-significant package as a result of the position control and the type of operation being performed. During microprogrammable operation forms I through IX, OP8 and OP9 function simply as another input; but, during the macroprogrammable operations of forms X through XIV one or both become an output during iterations. Table 2 summarizes by operation form the control (output) package and the operation lines which are used as an output.

TABLE 2
MSP OP8 and OP9 ITERATIVE FUNCTION SUMMARY

OP. FORM	ALGORITHM	CONTROL PACKAGE	OPERATION SELECT I/O	
			OP8	OP9
I thru IX	All	None	INPUT	INPUT
x	CRC ACCUMULATION	LSP	INPUT	OUTPUT
ΧI	SIGNED DIVIDE	MSP	ОИТРИТ	OUTPUT
XII	UNSIGNED DIVIDE	MSP	INPUT	OUTPUT
XIII	UNSIGNED MULTIPLY	MSP	INPUT	OUTPUT
XIV	SIGNED MULTIPLY	MSP	ОИТРИТ	OUTPUT

If the macroinstructions are to be used in an expanded word length, OP8 and OP9 select lines of the MSP and the OP9 line of the LSP should be driven from either a 3-state output (which can be placed in high-impedance state) or an open-collector output (which can be wire-OR'ed with the OP select I/O lines). During an iterative function for which the OP line is designated as an open-collector output, the OP line driver should be placed in a high-impedance or off state permitting the output function to drive similar OP lines in the remaining packages.

The output state of OP8 or OP9 is a function of on-chip status decoder as enumerated in the flow diagrams illustrating the five algorithms.

2.2 RELATIVE POSITION CONTROL (POS)

The single line position control, with the ability of decoding one of three input logic states, provides each 'S481 in an expanded word length system with the capability of identifying its relative position. The relative positions, with the corresponding input logic levels are enumerated in Table 3.

TABLE 3
POSITION CONTROL FUNCTIONS

POS INPUT LOGIC LEVEL	RELATIVE POSITION		
≥ 3.6 V	MOST-SIGNIFICANT POSITION (MSP)		
1.8 V to 3 V	LEAST-SIGNIFICANT POSITION (LSP)		
≤ 0.8 V	INTERMEDIATE POSITION (IP)		

This relative position identification dictates how each 'S481 in the system handles the multi-purpose I/O accommodations and ALU sign and magnitude functions. See Table 4. Shift/Circulate interconnectivity bit transfers are explained in detail under shift/circulate transfer multiplexers.

TABLE 4
DUAL-FUNCTION LOGIC I/O PINS

PIN	MSP	IP	LSP
X/LG	LG (OUT)	X (IN)	X (IN)
Y/LG	AG (OUT)	Y (IN)	Y (IN)
CCO/OV	OVERFLOW (OUT)	CCO (OUT)	CCO (OUT)

X AND Y ARE CARRY LOOK-AHEAD FUNCTIONS

2.3 CLOCK

The clock synchronizes the entry or change of data in the 'S481 registers and counters, and it controls the status of the A and B input latches. A typical clock cycle is illustrated in Figure 2. The low-to-high transition of the clock input is the clocking edge for any combination of either the working register, extended working register, flag flip-flops, and the program counter or the memory counter activated by the resident operation. During the low-level portion of the clock input, both input latches are latched ensuring data stability at the positive clock transition. After the clock has gone to a high level, the input latches are placed in a transparent mode to accept the next set of input data.




FIGURE 2 - CLOCK CYCLE

2.4 LATCHED DATA INPUT PORTS

The SN54S/74S481 features dual input ports combined with data flow paths which are designed specifically to reduce the number of system clock cycles needed to enter operands and/or data. Both the A and B input ports are latched, eliminating the need for external registers, to simplify interfacing directly with system data bus paths.

The A input port data is made available to both the input latch and the working register which allows A data to be loaded into the working register directly.

The B port is configured to serve as an input/output data path providing the capability to:

- a. Input data to the B latch
- b. Output sum-bus data.

This I/O port is designed specifically to simplify implementation of data transfers to the external working memory.

Both the A and B latches are transparent when the 'S481 clock input is high. Data applied at the A and B inputs should be stable anytime prior to or at least coincident with the falling edge of the clock input (see Figure 3). After the clock falling edge, the data inputs should be held steady for thold(data) or longer to facilitate the on-chip clock buffers to latch the data.




FIGURE 3 - INPUT LATCHES SETUP/HOLD TIMES

The A input port latch data is routed to the A input multiplexers, and the B input port latch data is sourced to both the A and B input multiplexers.

2.5 A AND B OPERAND SOURCES

The A and B input multiplexers source the ALU A' and B' ports through true/complement conditional inverter circuits. Data routing for each, illustrated and listed in Figure 4, provides the ALU with access to the true or complement of:

ALU A' PORT


- 1. A input latch
- 2. B input latch
- 3. Working Register
- Low logic level inputs (force zeros)

ALU B' PORT

- 1. B input latch
- 2. Sum bus
- Working register
- 4. Extended working register
- Program counter
- 6. Low logic level inputs (force zeros)

The A and B multiplexers and true complement circuits, under control of the resident operation code, are selectable at the microprogram level. The number of A or B multiplexer sources available depend upon the specific operation being performed by the 'S481. Operation form descriptions contain detailed microprogramming.

The A and B input multiplexers, with selectable true and complement operand sources, maximizes the processing power of the 'S481 by minimizing the active components needed to achieve both the simple but highly flexible data routing tasks and full ALU capabilities.



A INPUT SELECTIONS A IN A' A IN A' LOGIC ONE'S A' LOGIC ZERO'S A' B IN A' WR A' WR A'




FIGURE 4 - ALU OPERAND SOURCES

2.6 ARITHMETIC/LOGIC UNIT (ALU)

The 4-bit, parallel, binary arithmetic/logic unit provides the arithmetic/Boolean operand combination/modification mechanism including magnitude and overflow status. The ALU performs, as directed by the resident operation form, one of four basic functions which, when combined with the operand selections at the A and B multiplexers, extends the arithmetic/logic capabilities to that of a full 16-function ALU.

When compared to other bit-slice processor elements, unique to the 'S481 arithmetic architecture are the parallel input ports and fully microprogrammable symmetry for all ALU functions within the selections of the A and B input multiplexers.

Logical and arithmetic operation forms for the 'S481 are shown in Table 5. The full functional power of the 'S481 can be visualized only if it is understood that although both ALU's have parallel A and B input ports, the 'S481 architecture not only provides access to multiple sources but has the capability to route true or complement of any source to the A and B ALU port. This means that for a subtract operation, the subtrahend may be either an A or B input. In addition to maximizing data routing capabilities of the 'S481 at minimum logic/gate levels, this architecture permits fully symmetrical operations to be performed on the A or B sources within the selections offered by these 'S481 arithmetic/logical operation forms.

TABLE 5
'S481 ALU AND LOGIC FUNCTIONS

DATA	INPUT	TWO'S COMPLEMENT IN	TEGER ARITHMETIC OP'S	LOGIC	AL OP'S (FO	
A PORT	B PORT	CIN = L	CIN = H	OR	NOR	EX-NOR
ZEROS	ZEROS	1	0	ZEROS	ONES	ONES
ZEROS	ONES	0	MINUS 1	ONES	ZEROS	ZEROS
ONES	ZEROS	0	MINUS 1	ONES	ZEROS	ZEROS
ONES	ONES	MINUS 1	MINUS 2	ONES	ZEROS	ONES
A	ZEROS	A PLUS 1	Α	Α	Ā	A
A	ONES	A	A MINUS 1	ONES	ZEROS	Α
Ā	ZEROS	MINUS A	MINUS A MINUS 1	Ā	A	Α
Ā	ONES	MINUS A MINUS 1	MINUS A MINUS 2	ONES	ZEROS	Ā
ZEROS	В	B PLUS 1	В	В	B	B
ONES	В	В	B MINUS 1	ONES	ZEROS	В
ZEROS	B	MINUS B	MINUS B MINUS 1	B	В	В
ONES	B	MINUS B MINUS 1	MINUS B MINUS 2	ONES	ZEROS	B
A	В	A PLUS B PLUS 1	A PLUS B	A + B	Ā·Ē	AΦB
Α .	B	A MINUS B	A MINUS B MINUS 1	A + B	Ā·Β	A⊕B
Ā	В	B MINUS A	B MINUS A MINUS 1	Ã+B	A·B	А⊕В
Ā	B	MINUS A MINUS B MINUS 1	MINUS A MINUS B MINUS 2	Ā + B	А•В	AΦB

Some unique one-clock arithmetic/iterative capabilities of the 'S481 are listed in Table 6.

TABLE 6
EXTENDED ALU FUNCTIONS OF 'S481

FORM NO.	FUNCTION
ı	A (ALU) B • WR A (ALU) B • XWR A (ALU) B • PC
II	A (ALU) B DOUBLE-PRECISION SHIFTED LOGICAL LEFT OR RIGHT
III	A (ALU) B SINGLE-PRECISION SHIFTED LOGICAL OR ARITHMETIC LEFT OR RIGHT

Table 5 also indicates the 16 logical combinations of two Boolean variables which are selectable for the OR, NOR, and exclusive-NOR functions. Full symmetry of the ALU and the ability to select the complement of input data extends the logic functions for performance of:


- a. NAND
- b. AND
- c. Exclusive-OR
- d. Mixed combinations of each
- e. Transfer functions for true or inverted data
- f. All ones or all zeros.

2.7 ALU MAGNITUDE AND CARRY FUNCTIONS

The 'S481 ALU is fully decoded on chip to generate three magnitude outputs (status lines) and both ripple and look-ahead carry functions. The magnitude outputs and their status indications are as follows:

2.7.1 Equal (EQ, See Figure 5)

The results of the resident ALU operation are compared at the sum-bus for all bits high during subtract and left-shift arithmetic operations, or for all bits low during other operations.



H=HIGH LEVEL, L=LOW LEVEL

FIGURE 5 -- EQUAL OUTPUT

2.7.2 Logically-Greater Than (LG, See Figure 6)

In the most-significant package (MSP) the X look-ahead function from the ALU is inhibited and the logically-greater-than (LG) output is enabled. See Figure 6. The MSP LG output is active during arithmetic and shift operation forms to provide a status indication that can be used when it is desirable to compare two unsigned integer numbers. The specific status for each operation form is listed in Table 7.




FIGURE 6 - MSP LOGICALLY-GREATER-THAN (LG) OUTPUT

TABLE 7
MSP LOGICALLY-GREATER-THAN (LG) OUTPUT

OP FORM	TYPE OF OP	LG = H INDICATES
I or II (ARITH)	ALL	Σ-BUS ≠ ZERO (EQ = L)
III (ARITH WITH SHIFT)	LSL, RSL	Σ-BUS ≠ ZERO (EQ = L)
i	LSA or RSA	ADDER C-OUT
IV, V, or VI (SHIFTS)	ALL	AI ≠ ZERO (EQ = L)
VII (COMPARE)	A : B	A IS LG THAN B
	B : A	B IS LG THAN A
VIII (LOGICAL)	ALL	Σ-BUS ≠ ZERO (EQ = L)
IX (NO OP)	ZERO Σ-BUS	LG = L (EQ = H)
X THRU XIV	HARDWIRED ALGORITHMS	SEE OPERATION FORM DESCRIPTION

2.7.3 Arithmetically-Greater Than (AG, See Figure 7)

In the most-significant package (MSP) the Y look-ahead function from the ALU is inhibited and the arithmetically-greater-than (AG) output is enabled. The MSP AG output is active during arithmetic and shift operation forms to provide a status indication that can be used when it is desirable to compare two signed integer numbers. The specific status for each operation form is listed in Table 8.




FIGURE 7 - MSP ARITHMETICALLY-GREATER-THAN (AG) OUTPUT

TABLE 8
ALU CARRY AND MSP ARITHMETICALLY-GREATER-THAN (AG) OUTPUTS

005047101150011		LSP AND IP				MSP				
OPERATION FORM	х	Υ	EQ	C-OUT	LG	AG	EQ	C-OUT		
LOGICAL OPERATIONS	L	н	Σ-BUS = 0	C-IN	Σ-BUS ≠ 0.	Σ-BUS > 0	Σ-BUS = 0	C-IN		
ARITHMETIC OPERATIONS:					A LG B	A AG B				
COMPARE	×	Y	A=B	C-OUT	or B LG A	or B AG A	A = B	C-OUT		
ALL OTHER ARITHMETIC	×	Υ	Σ-BUS = 0	C-OUT	Σ-BUS ≠ 0	Σ-BUS AG 0	Σ-BUS AG 0	C-OUT		

X and Y are carry look-ahead functions.

2.8 OPERAND OVERFLOW

In the most-significant package (MSP) the counter-carry output (\overline{CCO}) function from the program/memory counter is inhibited and the overflow (OV) output is enabled. The MSP OV output is active during arithmetic and shift operation forms to provide a status indication that the result of the operation cannot be correctly represented with the number of bit positions available. When the OV output goes high, it indicates that the next clock will:

- a. During arithmetic operations, cause the ALU to overflow.
- b. During left-shift arithmetic operations, cause the shifted register to overflow.

Table 9 enumerates the specific indicators generated.

TABLE 9
MSP OVERFLOW (OV) OUTPUT


OP FORM	TYPE OF OP	OV = H INDICATES
I or II (ARITH)	ADD or SUB	ALU OVERFLOW
III (ARITH WITH SHIFT)	LSL, RSL	ALU OVERFLOW
	RSA	OV = L
	LSA	NEXT CLOCK WILL CAUSE
		SHIFT OVERFLOW
IV, V, or VI (SHIFTS)	LSA	NEXT CLOCK WILL CAUSE
		SHIFT OVERFLOW
į	ALL OTHERS	OV = L
VII (COMPARE)	A : B	UNDEFINED
	B : A	UNDEFINED
VIII (LOGICAL)	ALL	OV ≡ L
IX (NO OP)	ZERO Σ-BUS	OV = L
X THRU XIV	HARDWIRED ALGORITHMS	SEE OPERATION FORM
		DESCRIPTIONS

H = high level, L = low level

2.9 SUM' BUS MULTIPLEXER

The sum'-bus multiplexer, sourced by the ALU, provides a means for accomplishing a shift operation on the ALU operand without affecting the contents of WR, XWR, PC or MC (See Figure 8). Functionally, this multiplexer can be used to:

- a. Shift the operand left or right (one bit position) arithmetic, logical, or circulate
- b. Pass the operand without shift to the Σ' bus.



TO: DO MUX, PC, MC, WR MUX, XWR MUX, 3-STATE BUS

FIGURE 8 - SUM BUS MULTIPLEXER

Full sign protection and fill-in is provided in the MSP and LSP under control of the relative position inputs.

Information on the Σ' bus can be accessed during some operations through the 3-state Σ' bus control buffer at the B input/output port.

The parallel data input ports and the I/O capability of the B port, combined with the Σ -bus access, provides considerable flexibility for performing simple shifts or combinations of operation-and-shift on data or operands resident in the external working memory locations.

2.10 B-INPUT/OUTPUT CONTROL

The B-input/output port is isolated from the sum' bus by a 3-state control buffer when the buffer outputs are at a high-impedance. Enabling the buffer routes the sum' bus data to the B-port. The low-current inputs of the B port latch minimizes loading effects, and the buffers can source 6.5 mA or sink 10 mA of drive current in the output mode. During the output mode, the 'bus data can be latched in the B input latch. Enabling or disabling is accomplished by the I/O control input. See Table 10 and Figure 9.

TABLE 10
B-INPUT/OUTPUT CONTROL

I/O CONTROL	I/O BUFFER OUTPUT
L	SUM' BUS DATA
н	HIGH-IMPEDANCE




FIGURE 9 - B-INPUT/OUTPUT CONTROL

2.11 WORKING REGISTER

The working register (WR) is a 4-bit D-type register which functions as an accumulator during iterative arithmetic operations or as a temporary holding register for intermediate operands (see Figure 10). It is sourced by the WR multiplexer. Storage of setup data, under control of the resident operation forms which permit the WR to be a destination, occurs on the positive transition of the clock. WR shifting capabilities are implemented in the WR multiplexer. The working register can be selected to source the data-out port multiplexer (DO MUX), A-input multiplexer (A MUX), or B-input multiplexer (B MUX). The MSB of the WR is sourced to the WRLFT MUX, and the LSB of the WR is sourced to the WRRT MUX to facilitate expansion.




FIGURE 10 - WORKING REGISTER (WR) AND WR MULTIPLEXER

An asynchronous control line, LDWR, is available to facilitate loading the working register directly from the A input port in combination with the resident micro-operation.

2.12 WORKING REGISTER MULTIPLEXER (WR MUX)

The working register multiplexer provides source selection, including the bidirectional shifting capability, for the working register. See Figure 10. Under direction of the resident operation, the WR MUX asynchronously selects either:

- a. A input port for direct loading
- b. Σ' bus for ALU operand results

- c. Hold mode for no change
- d. Shift left
- e. Shift right

End conditions for both shift left and shift right operations are routed to or from WR MSB (WR3) or WRLSB (WR0) to the WRLFT/WRLFT' multiplexers or to the WRRT/WRRT' multiplexers respectively.

2.13 EXTENDED WORKING REGISTER

The extended working register (XWR) is a 4-bit D-type register which functions primarily as an extension of the working register to provide the double-precision operation capabilities needed for iterative multiply and divide routines (see Figure 11). Additionally, the storage capabilities of the XWR are available for use as another temporary holding register for intermediate operands during a number of the single-precision operation forms. It is sourced by the XWR multiplexer. Storage of setup data, under control of resident operation forms which permit the XWR to be a destination, occurs on the positive transition of the clock. XWR shifting capabilities are implemented in the XWR multiplexer. The XWR can be selected to source the data-out port multiplexer (DO MUX), B-input multiplexer (BMUX), or the XWR multiplexer (XWR MUX). The MSB of the XWR is sourced to the XWRLFT' MUX, and the LSB of the XWR is sourced to the XWRRT' MUX to facilitate expansion.




FIGURE 11 - EXTENDED WORKING REGISTER (XWR) AND XWR MULTIPLEXER

2.14 EXTENDED WORKING REGISTER MULTIPLEXER (XWR MUX)

The extended working register multiplexer provides source selection, including the bidirectional shifting capability, for the extended working register (see Figure 11). Under direction of the resident operation, the XWR MUX asynchronously selects either:

- a. Σ' bus for ALU operand results
- b. Hold mode for no change

- c. Shift left
- d. Shift right.

End conditions for both shift left and shift right operations are routed to or from XWR MSB (XWR3) or XWR LSB (XWR0) to the XWRLFT/XWRLFT' multiplexers or to the XWRRT/XWRRT' multiplexers respectively.

2.14.1 Σ-Bus, WR, XWR MSB Shift Transfer Multiplexers

The MSB shift transfers are accomplished by the WRLFT, XWRLFT input/output multiplexers and the WRLFT', XWRLFT' sum-bus/register MSB input multiplexers. All four multiplexers, and the impedance of the 3-state I/O lines of the WRLFT and XWRLFT multiplexer outputs are under control of the resident operation code and the relative position control (POS). Data paths of the multiplexers are illustrated in Figure 12, and bit transfers with respect to each of the shift operations are enumerated in Tables 11 through 14.

2.14.2 WRLFT, XWRLFT Multiplexers

The WRLFT, XWRLFT input/output multiplexers facilitate routing of the working register, extended working register, or sum bus MSB out the WRLFT, XWRLFT I/O's during output modes. In an input mode, the three-state output is at a high impedance permitting the WRLFT and/or the XWRLFT pins to be used as inputs.

2.14.3 WRLFT', XWRLFT' Multiplexers

The WRLFT' multiplexer selects the source for either the sum bus or working register MSB. Sign bit protection and right-shift bit-fill functions are all handled on-chip by these multiplexers under control of the operation code and relative position. The WRLFT' sources are:

- a. WRLFT (input)
- b. ALU carry out (for sign-fill)
- c. Low level (for zero-fill)
- d. XWRLFT input
- e. XWR MSB
- f. WR MSB (sign-fill in for RSA)
- g. Sign fill in for RSA (see Figure 12)

The XWRLFT multiplexer selects the source for XWR MSB and provides sign-bit protection and right-shift-fill functions for the XWR. The XWRLFT sources are:

- a. XWRLFT (input)
- b. WRLFT
- c. XWR MSB (sign-fill in for RSA)

2.14.4 WR, XWR LSB Shift Transfer Multiplexers

The LSB shift transfers are accomplished by the WRRT, XWRRT input/output multiplexers and the WRRT', XWRRT' sum-bus/register LSB input multiplexers. All four multiplexers, and the impedance of the 3-state I/O lines of the WRRT and XWRRT multiplexer outputs, are under control of the resident operation code and the relative position control (POS). Data paths of the multiplexers are illustrated in Figure 13.

2.14.5 WRRT Multiplexer, XWRRT Buffer

The WRRT input/output multiplexer facilitates routing of sum-bus or working register LSB out the WRRT I/O during output modes. The XWRRT I/O buffer can access and source the XWR LSB. In an input mode, the three-state output is at a high impedance permitting the WRRT and/or XWRRT pins to be used as inputs.

2.14.6 WRRT', XWRRT' Multiplexers

The WRRT' multiplexer selects either the WRRT input or a low logic level (fill) input as the LSB source for either the working register or the sum-bus. The XWRRT' multiplexer selects between the XWRRT input and low logic level (fill) input as the XWR LSB source.




FIGURE 12 - SUM-BUS, WR, XWR MSB SHIFT TRANSFER MULTIPLEXERS

TABLE 11
WORKING REGISTER BIT TRANSFERS TO WRLFT/WRRT

SHIFT	MOST-SIGNIFICANT POSITION			INTERMEDIATE POSITION				LEAST-SIGNIFICANT POSITION				
MODE	WRLFT	WRLFT'	WRRT	WRRT	WRLFT	WRLFT	WRRT	WRRT	WRLFT	WRLFT'	WRRT	WRRT
LSL (SP)	z	×	WRRT	z	WR3	×	WRRT	z	WR3	×	WRRT	z
LSL (DP)	XWR3	X	WRRT	Z	WR3	×	WRRT	Z.	WR3	×	WRRT	Z
LSA (SP)	WR3	X	WRRT	Z	WR3	×	WRRT	Z	WR3	×	L	z
LSA (DP)	XWR3	X	WRRT	Z	WR3	×	WRRT	Z	WR3	x	WRRT	z
LCIR (SP)	WR3	×	WRRT	Z	WR3	×	WRRT	Z	WR3	X	WRRT	Z
LCIR (DP)	XWR3	x	WRRT	Z	WR3	×	WRRT	z	WR3	×	WRRT	Z
RSL (SP)	Z	WRLFT	×	WR0	Z	WRLFT	×	WR0	Z	WRLFT	X	Z
RSL (DP)	z	L	×	WRO	Z	WRLFT	×	WR0	z	WRLFT	×	WR0
RSA (SP)	Z	WR3	×	WR0	Z	WRLFT	×	WR0	Z	WRLFT	х	WR0
RSA (DP)	z	WR3	×	WR0	z	WRLFT	×	WR0	z	WRLFT	×	WRO
RCIR (SP)	Z	WRLFT	×	WRO	Z	WRLFT	×	WRO	Z	WRLFT	×	WRO
RCIR (DP)	z	WRLFT	X	WRO	z	WRLFT	×	WRO	z	WRLFT	х	WRO

TABLE 12
SUM-BUS BIT TRANSFERS TO WRLFT/WRRT

SHIFT	MOS	T-SIGNIFICA	ANT POSIT	ION	IN	TERMEDIAT	E POSITIO	N	LEAST	SIGNIFICAN	IT POSITIO	ON
MODE	WRLFT	WRLFT	WRRT	WRRT	WRLFT	WRLFT'	WRRT	WRRT	WRLFT	WRLFT'	WRRT'	WRRT
LSL (SP)	Z	×	WRRT	z	Σ3	×	WRRT	Z	Σ3	×	WRRT	z
LSL (DP)	XWR3	X	WRRT	z	Σ3	×	WRRT	z	Σ3	×	WRRT	Z
LSA (SP)	Σ3	×	WRRT	Z	Σ3	×	WRRT	Z	Σ3	×	L	z
LSA (DP)	XWR3	X	WRRT	z	Σ3	×	WRRT	z	Σ3	×	WRRT	Z .
LCIR (SP)	Σ3	×	WRRT		Σ3	×	WRRT	Z	Σ3	×	WRRT	Z
LCIR (DP)	XWR3	×	WRRT	Z	Σ3	×	WRRT	z	Σ3	×	WRRT	z
RSL (SP)	Z	WRLFT	х	Σ0	Z	WRLFT	×	Σ0	Z	WRLFT	X	ΣΟ
RSL (DP)	z	C-OUT	X	ΣΟ	z	WRLFT	х	Σ0	z	WRLFT	×	Σ0
RSA (SP)	Z	*	×	Σ0	Z	WRLFT	X	Σ0	Z	WRLFT	х	Σ0
RSA (DP)	z	*	×	ΣΟ	z	WRLFT	×	Σ0	z	WRLFT	×	$\Sigma 0$
RCIR (SP)	Z	WRLFT	×	Σ0	Z	WRLFT	×	Σ0	Z	WRLFT	X	Σ0
RCIR (DP)	z	XWRLFT	×	Σ0 .	z	WRLFT	x	Σ0	z	WRLFT	×	20

^{*}VARIABLE = (\(\Sigma 3 \cdot \text{ALU OVERFLOW}\) + (C-OUT \cdot \text{ALU OVERFLOW}\)

TABLE 13
EXTENDED WORKING REGISTER BIT TRANSFERS TO XWRLFT/XWRRT

SHIFT	SHIFT MOST-SIGNIFICANT POSITION				INTERMEDIATE POSITION				LEAST-SIGNIFICANT POSITION			
MODE	XWRLFT	XWRLFT'	XWRRT'	XWRRT	XWRLFT	XWRLFT'	XWRRT'	XWRRT	XWRLFT	XWRLFT'	XWRRT'	XWRRT
LSL (SP)	z	×	XWRRT	z	XWR3	×	XWRRT	z	XWR3	×	XWRRT	z
LSL (DP)	z	×	XWRRT	z	XWR3	×	XWRRT	z	XWR3	×	XWRRT	z
LSA (SP)	XWR3	×	XWRRT	Z	XWR3	×	XWRRT	Z	XWR3	X	L	Z
LSA (DP)	WR3	×	XWRRT	Z	XWR3	×	XWRRT	Z	XWR3	×	L	Z
LCIR (SP)	XWR3	×	XWRRT	Z	XWR3	×	XWRRT	Z	XWR3	×	XWRRT	z
LCIR (DP)	WR3	×	XWRRT	Z	XWR3	×	XWRRT	Z	_ XWR3	×	XWRRT	Z
RSL (SP)	z	XWRLFT	X	XWR0	z	XWRLFT	X	XWR0	Z	XWRLFT	X.	Z
RSL (DP)	z	WRLFT	х	XWR0	z	XWRLFT	X	XWR0	z	XWRLFT	×	XWR0
RSA (SP)	Z	XWR3	×	XWR0	Z	XWRLFT	×	XWR0	Z	XWRLFT	х	XWR0
RSA (DP)	z	WRLFT	X	XWR0	z	XWRLFT	x	XWR0	z	XWRLFT	×	XWR0
RCIR (SP)	z	XWRLFT	×	XWR0	Z	XWRLFT	×	XWR0	z	XWRLFT	X	XWR0
RCIR (DP)	z	WRLFT	×	XWR0	z	XWRLFT	×	XWR0	z	XWRLFT	×	XWR0

TABLE 14
SUM-BUS BIT TRANSFERS TO XWRLFT (MSP)

SHIFT		MOST-SIGNIFIC	ANT POSITION	
MODE	XWRLFT	XWRLFT'	XWRRT'	XWRRT
LSL (SP)	Z	×	XWRRT	Z
LSL (DP)	Z	. X	XWRRT	Z
LSA (SP)	XWR3	×	XWRRT	z ·
LSA (DP)	$\Sigma 3$	x	XWRRT	z
LCIR (SP)	XWR3	X	XWRRT	Z
LCIR (DP)	Σ3	X	XWRRT	Z
RSL (SP)	Z	XWRLFT	×	XWR0
RSL (DP)	Z	WRLFT	X	XWR0
RSA (SP)	Z	XWR3	×	XWR0
RSA (DP)	Z	WRLFT ·	x	XWR0
RCIR (SP)	Z	XWRLFT	×	XWR0
RCIR (DP)	Z	WRLFT	×	XWR0

NOTE: Intermediate and Least-Significant Positions are the same as shown in Table 13.




FIGURE 13 - SUM-BUS, WR, XWR LSB SHIFT TRANSFER MULTIPLEXERS

2.15 SHIFT FUNCTIONS

The 'S481 contains the necessary controls and data paths to perform single or double length logical, arithmetic, or circulate bidirectional shift functions in a single clock cycle. Each of the six shift functions implemented are selectable by a single microinstruction; and, additionally two single clock operation forms are included which provide the capability of performing an add/subtract in conjunction with a shift. The six shift functions and the basic operation forms offering them are enumerated in Table 15.

TABLE 15
MICROPROGRAMMABLE SHIFT FUNCTIONS

		OPERATI	ON FORMS		
FUNCTION	SIMPL	E SHIFT	ADD/SUBTRACT WITH SHIFT		
	SINGLE LENGTH	DOUBLE LENGTH	SINGLE LENGTH	DOUBLE LENGTH	
LEFT CIRCULATE (LCIR)	IV, V	VI			
LEFT SHIFT ARITHMETIC (LSA)	IV, V	VI	III		
LEFT SHIFT LOGICAL (LSL)	IV, V	VI	III	11	
RIGHT CIRCULATE (RCIR)	IV, V	VI			
RIGHT SHIFT ARITHMETIC (RSA)	IV, V	VI	III		
RIGHT SHIFT LOGICAL (RSL)	IV, V	17	HI	H H	

2.15.1 CIRCULATE (SHIFT) FUNCTIONS (MICROPROGRAMMABLE)

Operation forms IV and V provide the system designer with the capability of programming a single precision circulate (or rotate) of the Σ' bus, working register, or extended working register and operation form VI provides the capability of circulating or rotating a double-length word resident in the WR/XWR. A single-bit-position left or right circulate is accomplished on each clock without the loss of any bits as the shift transfer multiplexers, under control of the resident operation and position input, interconnect the bus or register as illustrated in Figure 14.

The remaining end conditions are handled on chip by the shift transfer multiplexers to interconnect the bit transfer mechanisms for MSB \rightarrow LSB for single precision circulates and for transfers to or from the Σ' bus or working register and the extended working register during double-precision circulates. Data flow between packages in an expanded word-length system is via the interconnected WRRT/WRLFT and XWRRT/XWRLFT terminals.

2.15.2 ARITHMETIC SHIFT FUNCTIONS (MICROPROGRAMMABLE)

Operation forms III, IV, V and VI provide the system designer with the capability of programming the following arithmetic shifts.

Form III - A single-precision arithmetic left or sign-protected right shift of the sum or difference of the A and B operands destined for either the WR or XWR.

Form IV - A single-precision arithmetic left or sign-protected right shift of the A operand destined for the Σ' bus.

Form V — A single-precision arithmetic left or sign-protected right shift of the WR or XWR contents.

Form VI — A double-precision arithmetic left or sign-protected right shift of the WR and XWR contents.

SN74S481 4-BIT-SLICE SCHOTTKY PROCESSOR ELEMENT




FIGURE 14 - CIRCULATE FUNCTIONS

A single-bit-position shift is accomplished on each clock with right-shift sign-protection and left shift LSB zero-fill operations controlled by the shift transfer multiplexers under direction of the resident operation and the position input. See Figure 15.

The remaining end conditions are handled on chip by the shift transfer multiplexers to interconnect the bit transfer mechanisms for transfers to or from the Σ' bus or working register and the extended working register during double-precision arithmetic shifts. Data flow between packages in an expanded word-length system is via the interconnected WRRT/WRLFT and XWRRT/XWRLFT terminals.

2.15.3 LOGICAL SHIFT FUNCTIONS (MICROPROGRAMMABLE)

Operation Forms II, III, IV, V and VI provide the system designer with the capability of programming the following logical shifts:

Form II - A double-precision left or right shift of the sum or difference of the A and B operands destined for the WR in conjunction with the XWR.

Form III — A single-precision left or right logical shift of the sum or difference of the A and B operands destined for the WR or the XWR.

Form IV – A single-precision left or right logical shift of the A operand destined for the Σ' bus.

Form V — A single-precision left or right logical shift of the WR or XWR contents.

Form VI — A double-precision left or right logical shift of the WR and XWR contents.

A single-bit-position shift is accomplished on each clock with MSB and LSB fill operations controlled by the shift transfer multiplexers under direction of the resident operation and the position input. See Figure 16.

The remaining end conditions are handled on chip by the shift transfer multiplexers to interconnect the bit transfer mechanisms for transfers to and from the Σ' bus or working register and the extended working register during double-precision logical shifts. Data flow between packages in an expanded word length system is via the interconnected WRRT/WRLFT and XWRRT/XWRLFT terminals.

2.16 DATA-OUT PORT MULTIPLEXER (DO MUX)

The data-out port multiplexer, Figure 17, provides selection for routing the contents of either the sum'-bus, working register, or extended working register to the parallel output port. Additionally, the multiplexer is equipped with 3-state outputs providing the capability to isolate the 'S481 from the system data bus. Source selections and high-impedance controls are detailed in Table 16.

Each data output is capable of sourcing 6.5 and sinking 10 milliamperes of drive current.

2.17 MEMORY AND PROGRAM COUNTERS

Dual counters provide the system designer with a processor element containing both an iteration counter and the capability of generating and/or storing locations of operands/data.

Either counter can be loaded or preset to any value or result from the sum bus in operations forms as follows:

	SELECTA DESTIN	
OP FORM	PC	MC
l .	Yes	Yes
111	No	Yes
VIII	Yes	No

SN54S481/SN74S481 4-BIT-SLICE SCHOTTKY PROCESSOR ELEMENT




FIGURE 15 - ARITHMETIC SHIFT FUNCTIONS

SN54S481/SN74S481 4-BIT-SLICE SCHOTTKY PROCESSOR ELEMENT




FIGURE 16 - LOGICAL SHIFT FUNCTIONS




FIGURE 17 - DATA-OUT PORT MULTIPLEXER (DO MUX)

Under control of the position (POS) input and the resident operation code, the \overline{CCO}/OV output facilitates cascading the program and memory counters. In the least-significant and intermediate positions, the \overline{CCO} pins of lesser significant packages are connected to the \overline{CCI} pins of more significant packages to complete the counter interconnections to the bit-size of the processor element.

TABLE 16
DATA-OUT PORT CONTROL


	TROL	SOURCE OR FUNCTION
D1	D0	
L	L	Σ'-BUS
L	Н	EXTENDED WORKING REGISTER
Н	L	WORKING REGISTER
Н	н	HIGH-IMPEDANCE

The functionally identical program and memory counters, sharing a

common counter carry input (CCI) control pin and a common counter carry output (CCO) pin, feature individual control lines (INC PC, INC MC) which can be used to instruct either (but normally not both) or neither counter to increment on the next clock transition in any of the 14 operation forms. Additionally, the counter in the LSP, under command of the POS input, has the capability of incrementing its value by one or by two to facilitate the generation of even or odd address locations in a single clock cycle. Contents of the counters can be read out from the address out port asynchronously under control of the address output multiplexer (AO MUX) select input.

Typical counter functions with respect to package relative positions are shown in Figure 18.

In the MSP, the \overline{CCO}/OV output, as a result of the position (POS) control, becomes the ALU/shift overflow (OV) status output.



	INPUTS		C)/		COL	JNTER VALUE	
INC PC	INC MC	CCI	СК	LSP MC	LSP PC	MSP, IP MC	MSP, IP PC
H L H H X	H H L X X	X L H L X	*	NO CHG NO CHG NO CHG +1 +2 NO CHG NO CHG	NO CHG +1 +2 NO CHG NO CHG NO CHG	NO CHG NO CHG NO CHG +1 NO CHG NO CHG NO CHG	NO CHG +1 NO CHG NO CHG NO CHG NO CHG NO CHG NO CHG

H=HIGH LEVEL, L=LOW LEVEL, X=IRRELEVANT, ↑=LOW-TO-HIGH TRANSITION

FIGURE 18 – PROGRAM AND MEMORY COUNTER FUNCTIONS

2.18 ADDRESS-OUT PORT MULTIPLEXER (AO MUX)

The address-out port multiplexer, Figure 19, provides for direct parallel access to the contents of either the program or memory counter contents. A single line controls selection as shown in Table 17.

TABLE 17
ADDRESS-OUT PORT CONTROL

CONTROL INPUT A0	COUNTER SELECTED
L	MEMORY
H	PROGRAM




FIGURE 19 - ADDRESS-OUT PORT MULTIPLEXER (AO MUX)

2.19 EXPANDING THE WORD LENGTH

The 'S481 processor element contains on-chip personality circuitry designed specifically to minimize the external discrete components required to cascade 4-bit slices to form larger word lengths. At the processor-element level, three external resistors are all that is required: one to pull-up the open-collector outputs and two to establish the position control input voltage at the LSP. Figure 20 shows a typical 16-bit processor element and illustrates the parallel bus arrangements for I/O and control with an SN74S182 performing ALU look-ahead across the 16-bit word. Interconnectivity for the shift, arithmetic, and counter functions is accomplished by hardwiring the functions as shown.

At the system level, standard techniques commonly employed for power-supply bypass, termination of unused pins, and system grounding of high-performance Schottky TTL systems are recommended.

3. OPERATIONAL DESCRIPTIONS

3.1 MICRO/MACRO-OPERATIONS

The micro/macro-operations resident in the micro-decode logic array can be accessed with an eleven-bit operation-select word. Operational flexibility is maximized by the fact that the op-select word format has been defined individually for each of the 14 different operation forms.

Operation Forms I, II, and III are primarily ALU functions. Forms II and III combine logical or arithmetic shifting functions with the ALU result. Form II can be used for double-precision shifting. Sources, specific ALU function, shift format, and destinations are detailed for each op-select word format.

Forms IV, V, and VI perform either logical or arithmetic, bidirectional shifting of the single- and double-precision buses and registers.

Form VII can be used to compare the magnitude of A source to B source, or B source to A source.

Form VIII provides the capability to logically combine the values of the A and B sources.

Form IX zeros the Σ' bus with the effect of providing no operation.

SN54S481 SN74S481

Forms X through XIV are macroprogrammable operations which provide:

- a. CRC partial sum update (normally $\frac{N}{2}$ clocks)
- b. Signed Divide (N + 3 clocks)
- c. Unsigned Divide (N + 1 clocks)
- d. N-bit-by-N-bit double-precision unsigned multiply (N clocks)
- e. N-bit-by-N-bit double-precision signed multiply (N clocks)

The 14 operation forms, symbols, and number of unique operations are detailed in Table 18.




FIGURE 20-TYPICAL 16-BIT PROCESSOR

PIN ASSIGNMENTS

WRRT (26) CK (45)
WRLFT (25) VCC (12)
XWRRT (28) GND (36)
XWRLFT (27)

TABLE 18 - OPERATION FORM, COMMAND FORMAT, AND TEST OUTPUTS

	OPERATION FORM					COMMAND	FORMAT						TEST OUTPUTS							
\Box							T			-		LSP	M:	SP	A	LL	M3	\$7	MSP	MSP
NO.	OPERATION	OP0 (7) ¹	OP1 (8)	OP2 (9)	OP3 (10)	OP4 (17)	OP5 (14)	OP6 (13)	OP7 (11)	OP8 (15)	OP9 (16)	CIN (18)	LG (21)	AG (20)	EQ (23)	C-OUT (22)	X (21)	Y (20)	OVFL (37)	CCO (37)
IA	$(\pm A \pm B + \overline{CIN}) \rightarrow \Sigma'$ BUS ONLY ²	н	L	L	A SOL	JRCE	1	B SOURCE		A' FNCT	B' FNCT	L = CARRY	Σ'≠ZERO	Σ'>ZERO	Σ'=ZERO	COUT	X4	γ4	OVFL	cco
IB	(±A ±B + CIN) → REGISTER	L	REGI: LL = Σ' LH = Σ HL = Σ HH = Σ	'→ WR '→ XWR '→ PC	LL = AI - LH = H'S HL ≃ BI - HH ≃ WR	→ A • A	LLF LHI HLI HLI HH	_ = BI → B H = H'S → B L = BI · WR H = WR → B L = BI · XWI H = XWR → L = BI · PC H = PC → B	→B R→B B	L = A → A'		H=NO CARRY								
	(A + B + CIN) > WR, XWR ² (B - A - 1) ← WR, XWR	Н	Н	Н	Į.	Н	L	FUNCT L = A → A' H = Ā → A'		A' SRC L = AI → A H = BI → A		L = SUB H = ADD	Σ≠ZERO	Σ'>ZERO	Σ'=ZERO	COUT	×	Y	OVFL	cco
-	(A + B + CIN) → REGISTER	Н	Н	L	Н	A' SRC	REGISTER			SHIFT	TYPE	L = CARRY	Σ'≠ZERO	Σ'>ZERO	Σ'=ZERO	COUT	×	Y	OVFL	CCO
						H = BI → A'		LL = BI LH = WF HL = XW HH* = L	VR → B'	L = LOG H = ARITH	L = LFT H = RT	H = NO CARRY		1	ETIC SHIFT	S A' + C IS	COMPARE	7 TO -1	SHIFT OVFL	CCO
-	AI S Σ' BUS	н	н	Н	L	н	н	REG O	s + Σ'	LL - LOG		TYPE L = LFT H = RT	AI≠ZERO	AI>ZERO	AI=ZERO	ČIN	×	Y	L (FOR	CCO
	WR SH WR XWR SH XWR	,н Н	H	H	L	H	H	LH≃WR HL≃XWI		HL = ROT.	ATE	[,		1					LSA OVFL)	1
	WR, XWR ← WR, XWR	Н	Н	Н		Н	Н	HH-WRXW		HH (NOT E	DEFINED)									
	A:B (N1:N2) B:A (N1:N2)	н	H	H	L	Ĺ	ì	B' SOURCE AS FORM I		A' SRC L = AI → A' H = WR → A'	OPER L = A:B H = B:A	н	N1>N2	N1>N2	N1=N2	=LG	×	Y	-	cco
VIIIB	NOR/AND LOGICAL OPERATIONS OR/NAND LOGICAL OPERATIONS EX OR/EX NOR LOGICAL OPERATIONS	н н н	LH.	FUNCTION L = NOR H = OR L = XOR		<u>A′SRC</u> L≡AI→A H=WR→A	REG† LL = WR LH = XWR HL = PC HH = Σ'	B SOL LL = BI LH = WF HL = XV HH = PC	→ B R → B VR → B	A' FNCT L = A → A' H = Ā → A'	B'FNCT L=B→B' H=B→B'	REG† (SEE UNDER OP5 COLUMN)	Σ≠ZERO	Σ'>ZERO		=CIN	х	Y	L	cco
_	NO OPERATION (ZERO → Σ' BUS)	Н	Н	Н	Н	н	HorL	HorL	HorL	HorL	HorL	HorL		L	Н	=CIÑ	X	Y	<u></u>	cco
×	CRC ACCUMULATION [A, START	H	H	H	H	<u> </u>	 _ 	H		H	O/I5 H	H	<u> </u>	<u> </u>	DIV=ZERO		x	<u> </u>	 -	CCO
	SIGNED B. ITERATE (N-1 CLKS) INTEGER C. ITERATE FINISH DIVIDE D. FIX REMAINDER	H	H H	H	Н Н Н	L L	H H	H L	H L L	0/16 0/16	O/16 O/16	H H	7 -	-	- - -	_ _ _	- - -	- - -		- - -
XII	E. ADJUST QUOTIENT UNSIGNED A. START DIVIDE B. ITERATE (N-1 CLKS) IC. FINISH	I I I	H H	H H	H	L L	L L	L L	L H	O/I6 H H	O/I6 H O/I6	L L		DIV OVFL	- - -	-	-		-	-
	UNSIGNED MULTIPLY	Н	H ·	Н	Н	t	Ĺ	Н	L	L	0/16	H			<u> </u>		<u> </u>			
XIV	SIGNED INTEGER MULTIPLY DO1 SEL (29)	н	Н	н	н	Ľ	н	Н	н	0/16	0/16	Н				L	ــــــــــــــــــــــــــــــــــــــ		<u> </u>	لنبا

		DO 1 3EE (23)												
AO	SEL (42)	DO2 SEL (30)	BI/O SEL (29)	LD WR (24)	INC MC (35)	INC PC (43)	CCI (44)	POS (19)	- 1			DATA PO	RTS	
L	мс	LL Σ' BUS	L OUTPUT	L AI → WR	L INC	L INC	LSP L: x 1	0 V = MID		ΑI	BI/O	DOP	AOP	BIT (2 ⁿ)
н	PC	LH WR	H INPUT	H NO LOAD	H HOLD	H HOLD	LSP H: x 2	2.4 V = LSP	N	(6)	(46)	(34)	(38)	0 (LSB)
		HL XWR					MID OR MSP	5 V = MSP	P M	(5)	(47)	(33)	(39)	1
		HH HI-Z					L CARRY		N B	(4)	(1)	(32)	(40)	2
							H NO CARRY		l" fi	(3)	(2)	(31)	(41)	3 (MSB)

NOTES: 1. NUMERALS IN PARENTHESIS ARE PIN NUMBERS
2. DESTINED FOR 9-SHIFTED AND DESTINED FOR
3. H= HIGH VOLTAGE LEVEL, L= LOW VOLTAGE LEVEL
4. X AND Y ARE CARRY LOOK-AHEAD FUNCTIONS
5. O IS OUTPUT ON LSP, I IS INPUT ON LSP,
6. O IS OUTPUT ON MSP, I IS INPUT ON LSP,
7. VOLTAGE VALUES ARE NOMINAL

3.2 OPERATION FORM I - ADD/SUBTRACT → REGISTER

Operation Form I is designed specifically to perform the addition or symmetrial subtraction of two operands. The operation form shown in Figure 21, is composed of two distinct capabilities:





FIGURE 21 – FORM I–ARITHMETIC OPERATIONS: A PLUS B PLUS ALUCIN $\rightarrow \begin{cases} \Sigma' \text{ BUS } \\ \text{REGISTER} \end{cases}$

a. Form IA provides the capability of adding or subtracting two operands and routing the results to the Σ' bus. Symbolically, this operation can be expressed as:

A
$$\left\{\begin{array}{l} PLUS \\ MINUS \end{array}\right\}$$
 B PLUS ALUCIN $\rightarrow \Sigma'$ BUS

This form provides the capability of choosing from any one of the A and any one of the B sources listed in Figure 21 as the operands to accomplish the add/subtract. The example illustrated in Figure 22 utilizes the I/O capability of the B input/output port. Input data at the AI or B I/O is setup and then latched into the 'S481 A or B input latch on the negative transition of the 'S481 clock.

During Form IA operations, the contents of the extended working register are not changed and the working register may be saved or loaded directly. The program or memory counters under control of the asynchronous increment, inhibit, and LSP CCI can be saved or either may be incremented by one or two. Sources for the DOP and AOP are also selectable.






FIGURE 22 - 'S481 OPERATION WITH SINGLE-PORT REGISTER FILE

The overflow and magnitude status lines are active as enumerated in Figure 21.

b. Form 1B provides the capability of adding or subtracting two operands and routing the results to one of the four 'S481 storage destinations: the working register (WR), the extended working register (XWR), the program counter (PC), or the memory counter (MC). Symbolically, this operation can be expressed as:

$$A \left\{ \begin{array}{c} \mathsf{PLUS} \\ \mathsf{MINUS} \end{array} \right\} \quad \mathsf{BPLUS} \; \mathsf{ALUCIN} \to \mathsf{REGISTER}$$

This form provides the capability of choosing from any one of the A and any one of the B sources listed in Figure 21 as the operands to accomplish the add/subtract.

3.3 OPERATION FORM II - ADD/SUBTRACT WITH DOUBLE-PRECISION SHIFT

Operation Form II is designed specifically to perform one of two classical iterations used frequently to implement microprogrammed multiply and divide algorithms. This form provides the system designer with the capability of selecting a single microinstruction which will complete both the add-and-shift or subtract-and-shift functions in a single clock cycle. Available microinstructions are illustrated in Figure 23. Symbolically, Form II operations can be represented as:

(A PLUS B PLUS ALUCIN) (B MINUS A MINUS 1) SHIFTED → WR, XWR SHIFTED → WR, XWR

Hardwired algorithms for double-precision multiply and divide routines can be selected in operation forms XI, XII, XIII, or XIV.

During Form II operations the status, overflow, and asynchronous controls are the same as described for Form I.




FIGURE 23 – FORM II–ARITHMETIC WITH DOUBLE-PRECISION SHIFT $\begin{bmatrix} A \\ B \end{bmatrix} PLUS \begin{bmatrix} B \\ A \end{bmatrix} PLUS CARRY SHIFTED <math>\rightarrow$ WR, XWR (MULTIPLY AND DIVIDE SHIFT OPERATIONS WITHOUT AUTOMATIC CONTROL)

3.4 OPERATION FORM III - ADD WITH SINGLE-PRECISION SHIFT


Operation Form III is a universal microinstruction providing the designers with the capability of performing an add-and-shift function in a single clock cycle. Sources and destinations are shown in Figure 24. Also enumerated are the shift functions which are selectable as part of the microinstruction.

Magnitude and overflow status indicators are active as enumerated in Figure 24. Form III can be represented symbolically as:

(A PLUS B PLUS ALUCIN)

SHIFTED → XWR, OR MC

During Form III operation the contents of the working register are not changed unless an asynchronous load is selected. If not selected as the destination, the extended working register will be saved. The memory counter can be the operand destination, or it and the program counter can be saved, or one can be incremented by one or two on selection. Sources for the DOP and AOP are also selectable.



ASYNCHRONOUS CONTROLS:

SEL B INPUT/OUTPUT
SEL DOB SOURCE
SEL AOB SOURCE
INCREMENT PC OR MC
INHIBIT PC AND/OR MC
LOAD WR

H = HIGH LEVEL, L = LOW LEVEL

- OVFL (MSP) = H Indicates that the shift operation in process will cause the selected register to overflow.
- *MAGNITUDE: During LSA or RSA, A plus C (N1) is compared to B (N2); during the remaining operations, the Σ Bus is compared to ZERO. Resultant outputs are:

AG = H (N1 ARITHMETICALLY > N2) or (Σ BUS ARITHMETICALLY > ZERO)

LG = H (N1 > N2) or (Σ BUS \neq ZERO) EQ = H (N1 = N2) or (Σ BUS = ZERO)


3. COUT (MSP) = L Indicates ALU Carry Out.

FIGURE 24 — FORM III—ARITHMETIC WITH SINGLE-PRECISION SHIFT (A PLUS B PLUS ALUCIN) SHIFTED → XWR OR MC

3.5 OPERATION FORM IV — AI SHIFTED $\rightarrow \Sigma'$ BUS

Operation Form IV is designed specifically for performing a single bit-position logical, arithmetic, or circular shift of the data applied at the A input port. This single clock operation can be used to shift information residing in any of the external working memory register locations simply by enabling the output capability of the BI/O port and writing the shifted word back into the same (or any other selected) memory location.

Asynchronous controls are the same as described for Operation Form IA, and the magnitude status lines are active and overflow is active during left-shift arithmetic (LSA) operation as enumerated in Figure 25.



ASYNCHRONOUS CONTROLS:

SEL B INPUT/OUTPUT SEL DOB SOURCE SEL AOB SOURCE INCREMENT PC OR MC INHIBIT PC AND/OR MC LOAD WR

H = HIGH LEVEL, L = LOW LEVEL

D2	D1	D0	SEL
L	L	٦	LSL
L	L	н	RSL
L	Н	L	LSA
L	Н	н	RSA
н	L	L	LCIR
Н	L	Н	RCIR
Н	н	L	NOT DEFINED
Н	Н	н	NOT DEFINED

SHIFT SEL

- 1. COUT = CIN
- 2. OVFL (MSP = H) Indicates that LSA operation in process will cause shift overflow. For all other operations, OVFL = L.
- 3. MAGNITUDE: Al is compared to ZERO. Resultant outputs are:

AG = H (AI > ZERO)


LG = H (AI ≠ ZERO)

EQ = H (AI = ZERO)

FIGURE 25 - FORM IV-AI SHIFTED → Σ' BUS

OPERATION FORM V - SINGLE-LENGTH SHIFT 3.6

Operation Form V performs a single-bit position, logical, arithmetic, or circular shift of either the working register or extended working register. Magnitude status indicators are active and overflow is active during left-shift arithmetic (LSA) operations as enumerated in Figure 26. Asynchronous controls are the same as described for Operation Form IA.



ASYNCHRONOUS CONTROLS:

SEL B INPUT/OUTPUT SEL DOB SOURCE **SEL AOB SOURCE** INCREMENT PC OR MC INHIBIT PC AND/OR MC LOAD WR

H = HIGH LEVEL, L = LOW LEVEL

- D1 D0 SEL D2 L LSL L RSL L L н L н L LSA н н RSA L н LCIR ı L н L н RCIR Н NOT DEFINED L Н н NOT DEFINED
- 1. COUT = CIN
- 2. OVFL (MSP H) Indicates that LSA operation in process will cause shift overflow. For all other operations, $QVFL \equiv L$.
- 3. MAGNITUDE: Al is compared to ZERO. Resultant outputs are:

AG = H (AI > ZERO)

LG = H (AI ≠ ZERO)

EQ = H (AI = ZERO)

FIGURE 26 – FORM V:
$$\left\{\begin{array}{c} WR \\ XWR \end{array}\right\}$$
 SHIFTED $\rightarrow \left\{\begin{array}{c} WR \\ XWR \end{array}\right\}$

3.7 **OPERATION FORM VI - DOUBLE-PRECISION SHIFTS**

Operation Form VI performs a double-precision logical, arithmetic, or circular shift of a double-length word residing in the working register and extended working register. Magnitude status indicators are active and overflow is active during left-shift arithmetic (LSA) operations as enumerated in Figure 27. Asynchronous controls are the same as described for operation form IA.




FIGURE 27 - FORM VI-DOUBLE-PRECISION SHIFTS: (WR. XWR)SHIFTED →(WR. XWR)

3.8 OPERATION FORM VII - COMPARE (A:B OR B:A)


LOAD WR

Operation Form VII is designed specifically to provide the system designer with the capability of symmetrically comparing either operands A-to-B or operands B-to-A. The operands selectable are enumerated in Figure 28 as the A source select or B source select. The carry output, overflow, and magnitude status lines decode and indicate the logical and arithmetic relationship of the operands being compared as shown in Figure 28. Asynchronous controls are the same as described for Operation Form IA.

OPERATION FORM VIII - LOGICAL FUNCTIONS 3.9


The ALU with its carry circuit functionally inactivated in Form VIII operations can be microprogrammed in conjunction with the source operands to perform any of the possible combinatorial Boolean functions on two binary variables. See Figure 29. Simple transfer functions are performed with the arithmetic operations in Form I, and combinatorial transfer and shift operations are available in Form III.

As with the arithmetic operations, a highly flexible source selection extends performance of single clock combinatorial logical operations between two (external) operands applied at the A and B input ports, or combinations of resident data in '\$481 registers or counters can be combined logically with another register or external source. The specific combinations selectable are enumerated in the following paragraphs.



3.9.1 NOR/AND Logical Operations

Operation Form VIIIA can be used to perform the NOR or AND logical combination of two selectable operands and route the results to one of four destinations. The operation microcode is:



H=HIGH LEVEL, L=LOW LEVEL


As shown above, the A and B sources are selectable by the A1, B1, and B2 bits in their true or complementary form (bits A0, B0) to facilitate performing the NOR, mixed NOR/AND, and the AND functions. As implemented, see Figure 30, the NOR function is performed when the sources are both true, mixed NOR/AND functions are performed with one source complemented, and the AND function is performed when both sources are selected in their complement form. Both implementation and other/equal logic symbols are shown in Figure 30. Also provided are the function tables and Boolean equations.

		SELECTION	SAVAILABLE	
	TRUE	A = COMP	B = COMP	A and B = COMP
IMPLEMENTATION	A	A — DO— E'	A B D B	$\begin{array}{c c} A - \bigcirc O \\ \hline B - \bigcirc O \\ \hline \end{array}$
FUNCTION TABLES (H = HIGH LEVEL, L = LOW LEVEL)	A B 5' L L H H L L L H L H H L OP8 * OP9 = L	A A B E L H L L H L H L H L H L H L L H L H L H L H L OP8 = H, OP9 = L	B B A E' L H L L H H L H L H H L H H L H L	A B Ā B Σ' L L H H L L H L L H L L H L L H H L L H H L H H D L H
OTHER OR EQUAL SYMBOLS	A O Σ'	A B MIXED Σ'	A — Σ΄	A B AND Σ'
BOOLEAN FUNCTIONS	Σ' = A + B	Σ′ = AB	Σ' = ĀB	Σ' = AB

FIGURE 30 - FORM VIIIA NOR/AND LOGICAL OPERATIONS

3.9.2 OR/NAND Logical Operations

Operation Form VIIIB can be used to perform the OR or NAND logical combination of two selectable operands and route the results to one of four destinations. The operation microcode is:



H=HIGH LEVEL, L=LOW LEVEL


As shown above, the A and B sources are selectable by the A1, B1, and B2 bits in their true or complementary form (bits A0, B0) to facilitate performing the OR, mixed OR/NAND, and the NAND functions. As implemented, see Figure 31, the OR function is performed when the sources are both true, mixed OR/NAND functions are performed with one source complemented, and the NAND function is performed when both sources are selected in their complement form. Both implementation and other/equal logic symbols are shown in Figure 31. Also provided are the function tables and Boolean equations.

	SELECTIONS AVAILABLE						
	TRUE	A = COMP	B = COMP	A and B = COMP			
IMPLEMENTATION	Α	A DA	$\begin{array}{c c} A & & \\ \hline & B & \\ \hline \end{array}$	$\begin{array}{c c} A \longrightarrow & \overline{A} \\ B \longrightarrow & \overline{B} \end{array}$			
FUNCTION TABLES (H = HIGH LEVEL, L = LOW LEVEL)	A B Σ' L L L H L H L H H H H H	A A B Σ' L H L H H L L L H H H H L H H H L H H	B B A E' L H L H H L L L H L H H H L L L H L H H	A B A B 2' L L H H H H L L H H L H H L L L OP8 = OP9 = H			
OTHER OR EQUAL SYMBOLS	A — Ο Ο Σ΄	AO_ Σ΄	A —O D—Σ′	A B NAND			
BOOLEAN FUNCTIONS	Σ'≈ A + B	Σ' = Ā + B	Σ' = A + B	Σ' = ĀB			

FIGURE 31 - FORM VIIIB OR/NAND LOGICAL OPERATIONS

3.9.3 Exclusive-OR/Exclusive-NOR Logical Operations

Operation Form VIIIC can be used to perform the exclusive-OR/exclusive-NOR logical combination of two selectable operands and route the results to one of four destinations. The operation microcode is:



H = HIGH LEVEL, L = LOW LEVEL

As shown above, the A and B sources are selectable by the A1, B1, and B2 bits in their true or complementary form (bits A0, B0) to facilitate both exclusive-OR and exclusive-NOR operations. As implemented, see Figure 32, the exclusive-NOR function is performed when the sources are both true or both complemented. When either the A or the B source (not both) are complemented, the exclusive-OR function is performed. Both implementation and other/equal logic symbols are shown in Figure 32. Also provided are the function tables and Boolean equations.


	ALL TRUE OR ALL COMPLEMENT SOURCES	ONE SOURCE CO	OMPLEMENTED
IMPLEMENTATION	$\begin{array}{c} A \\ B \\ \hline \\ EX-OR \\ \end{array}$	$\begin{array}{c} A - \overline{A} \\ B \end{array}$	$\begin{array}{c} A \\ B \overline{B} \end{array} $
FUNCTION TABLES (H = HIGH LEVEL, L = LOW LEVEL)	A B E' L L H H L L L H H L H H H OP8 = OP9 = L	A A B Σ' L H L L H L H L H H L H H L H L H L H L H	B B A Z' L H L L L H H H H L L H H L H L
BOOLEAN FUNCTIONS	Σ' = A ⊕ B	Σ' = Ā Φ B	Σ' = A ⊕ B

FIGURE 32-FORM VIIIC EXCLUSIVE-OR/EXCLUSIVE-NOR OPERATIONS

3.10 OPERATION FORM IX - NO OP

Operation Form IX is designed specifically to clear the Σ' bus force AG and LG low, and force EQ high; and, during this operation form data in the 'S481 registers, counters and latches remain unchanged unless directed to do otherwise by the asynchronous control inputs as shown in Figure 33.

The memory or program counter can be incremented (by one or two) on each clock transition, or the working register can be loaded on each clock. Additionally, the B input/output can be specified, as well as sources for the address or data out ports. States of the carry and overflow outputs are not interrupted.



ASYNCHRONOUS CONTROLS:

SEL B INPUT/OUTPUT	
SEL DOB SOURCE	AG = ZERO
SEL AOB SOURCE	LG = ZERO
INCREMENT PC OR MC	
INHIBIT PC AND/OR MC	EQ = HIGH
LOAD WR	

FIGURE 33 – FORM IX-NO OPERATION: ZERO $\rightarrow \Sigma'$ BUS

3.11 OPERATION FORM X - CYCLIC REDUNDANCY CHARACTER ACCUMULATION

Operation Form X is a macroinstruction which can be used to update a 16-bit cyclic redundancy character (CRC) partial sum in eight clock cycles, assuming 8-bit data characters. The updated CRC partial sum resides in the working register. The flow diagram of this algorithm is illustrated in Figure 34.




FIGURE 34 - CYCLIC REDUNDANCY CHARACTER ACCUMULATION

Setup conditions include the existence or placement of the previous CRC partial sum in the working register, the CRC polynomial at the A input port, and the data character in the eight least significant bits of the extended working register. All decisions after setup are decoded on chip for each of the eight iterations. Microcontrol open-collector output OP9 of the LSP assumes control during the iterations to generate one of two microinstructions requires to accomplish the CRC update.

3.12 OPERATION FORM XI - SIGNED INTEGER DIVIDE

Operation Form XI consists of the micro/macroinstructions needed to perform the signed division of a double length dividend by an N-bit divisor in N + 3 clock times. After the division routine the quotient will reside in the extended working register (XWR) and the remainder will be in the working register (WR). Negative results are in two's complement. The flow diagram of this algorithm is illustrated in Figure 35.

Setup conditions include the existence or placement of the double length dividend in the WR, XWR and application of the divisor at the A input port. To obtain a legitimate result, the divisor must not be arithmetically zero as indicated during the start command by the EQ output being low. The dividend must be of a nature that it could be generated by a signed multiply and add operation on the divisor. Status outputs LG, AG, C OUT and OV are undefined, as is EQ after the start command.

After setup, all decisions are decoded on chip for start, iterate, iteration finish, fix remainder, and adjust quotient. The iterate macroinstruction (Form XIB) internally decodes the status of the stored signs, carry out, and working register and the OP8 and OP9 microcontrol open-collector outputs of the MSP assume control generating one of four microinstructions required to accomplish the signed divide.

3.13 OPERATION FORM XII — UNSIGNED DIVIDE

Operation Form XII consists of micro/macroinstructions needed to perform the unsigned division of a double length dividend by an N-bit divisor in N + 1 clock times. After the division routine the binary magnitude quotient will reside in the extended working register (XWR) and the binary magnitude remainder will be in the working register (WR). The flow diagram of this algorithm is illustrated in Figure 36.

Setup conditions include the existence or placement of the double length dividend in the WR, XWR; application of the divisor at the A input port and that the last operation was not a divide command. To obtain a legitimate result, the N-bit divisor must be logically greater than the most-significant N-bits resident in the working register. A-input data compared to working register (AI:WR) prior to the unsigned divide can be used to obtain validity to start by asserting LG true.

After setup, all decisions are decoded on chip for start, iterate and finish. The iterate macroinstruction (Form XIIB) internally decodes the status of C OUT or FORCE LOAD FLAG and the OP9 microcontrol open-collector output of the MSP assumes control generating one of two microinstructions required to accomplish the unsigned divide.

3.14 OPERATION FORM XIII - UNSIGNED MULTIPLY

Operation Form XIII consists of a macroinstruction which performs the unsigned multiplication of two N-bit words in N clock times. After the multiply routine the double length product is residing in the working register (most-significant N-bits) and the extended working register (least-significant N-bits). The flow diagram of this algorithm is illustrated in Figure 37.

Setup conditions include clearing the working register to all zeros, loading (not shifting) the multiplier into the extended working register, and applying the multiplicand at the A input port. Arithmetic shift commands must not occur between multiplier load and the first iteration. Status outputs (EQ, AG, LG, C OUT and OV) are undefined during this algorithm.




FIGURE 35 - FORM XI-SIGNED INTEGER DIVIDE (SHEET 1 OF 2)




FIGURE 35 - FORM XI-SIGNED INTEGER DIVIDE (SHEET 2 OF 2)




FIGURE 36 - FORM XII-UNSIGNED DIVIDE (SHEET 1 OF 2)




FIGURE 36 - FORM XII-UNSIGNED DIVIDE (SHEET 2 OF 2)




FIGURE 37 - FORM XIII-UNSIGNED MULTIPLY

The iterate macroinstruction internally decodes the status of the XWR LSB and the OP9 microcontrol open-collector output of the MSP assumes control generating one of two microinstructions required to accomplish the unsigned multiply.

3.15 OPERATION FORM XIV - SIGNED INTEGER MULTIPLY

Operation Form XIV consists of a macroinstruction which performs the signed multiplication of two N-bit signed integers in N clock times. After the multiply routine, the double precision signed product resides in the working register (most-significant N-bits) and the extended working register (least-significant N-bits). Negative products are in two's complement. The flow diagram of this algorithm is illustrated in Figure 38.

Setup conditions include clearing the working register to all zeros, loading (not shifting) the multiplier into the extended working register, and applying the multiplicand at the A input port. Arithmetic shifts must not occur between multiplier load and the first iteration. Status outputs (EO, AG, LG, C-OUT, and OV) are undefined during this algorithm.

The iterate macroinstruction internally decodes the status of the multiplier (XWR) sign-bit flag, the multiplier LSB, and the multiplier LSB flag and the OP8 and OP9 microcontrol open-collector outputs of the MSP assume control generating one of four microinstructions required to accomplish the signed multiply.




FIGURE 38 - FORM XIV-SIGNED INTEGER MULTIPLY

4. SPECIFICATIONS

TABLE 19
SN54\$481 AND SN74\$481 RECOMMENDED OPERATING CONDITIONS

	DADAMETER		SN74S481	UNIT				
	PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧,
High-level output vol	tage at EQ, OP8, OP9; VO			5,5			5.5	V
	AOP, BI/O, DOP, CCO/OV, COUT			10			10	
Low-level output	EQ, OP8, OP9			8			8	mA
current, IOL	WRLFT, WRRT, XWRLFT, XWRRT			6			6] '''A
	X/LG, Y/AG			16			16	1
High-level output	BI/O, DOP			2			6.5	
current, IOH	All other outputs or I/O except EQ, OP8, OP9			1			1	mA
Width of clock	High logic level	35			35			
pulse, t _w	Low logic level	25			25			ns
Clock frequency				9			10	MHz
	AI, BI/O Latch	15↓			15↓			
	AI → WR	15↑			15↑			
	AI, BI/O → ALU → MC, PC, WR, XWR	70↑			60↑			
Setup time, t _{su}	CCI, INCMC, INCPC, LDWR	35↑			30↑	:		ns
	OP0 thru OP9	120↑	90		100↑	60		}
	CIN	55↑			40↑]
	WRLFT, WRRT, XWRLFT, XWRRT	30↑			25↑			
	AI, BI/O → Latch	10↓			10↓			
	AI → WR	10↑			10↑]
	AI, BI/O → ALU → MC, PC, WR, XWR		-	–20 ↑			20 ↑]
Hold time, th	CCI, INCMC, INCPC, LDWR	0↑			10↑			ns
	OP0 thru OP9			5↑			5↑]
	CIN	01			0↑]
	WRLFT, WRRT, XWRLFT, XWRRT	5↑			5↑			
Operating free-air ten	nperature range, TA	55	25	125	0	25	70	°C

[†] The arrow indicates the transistion of the clock input used for reference; † for the low-to-high transition, ‡ for the high-to-low transistion.

TABLE 20 SN54S481 AND SN74S481 ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

	PARAM	IETER	TEST CONDITION	s†	MIN	TYP [‡]	MAX	UNIT
ViH	High-level input voltage	see Note 1			2			٧
VJL	Low-level input voltage	see Note 1		Ï			0.8	V
Vik	Input clamp voltage		V _{CC} =MIN, I _I =-18 mA				-1.2	V
Voh	High-level output voltage	Any I/O or output	V _{CC} =MIN, V _{IH} =2 V,	54S'	2.5			V
v ОН	High-level output voltage	except EQ, OP8, OP9	VIL=0.8 V, IOH=MAX	745'	2.7	3.4		V
V-0.1	Low-level output voltage		V _{CC} =MIN, V _{IH} =2 V,				0.5	
VOL	Low-level output vortage		VIL=0.8 V, IOL=MAX	1			0.5	V
ЮН	High-level output current	EQ, OP8, OP9	V _{CC} =MAX, V _O =5.5 V	T i			100	μΑ
1.	Input current at maximum	POS	V _{CC} =MAX, V _I =V _{CC} V _{CC} =MAX, V _I =5.5 V				1	^
11	Input voltage	Any other input					1	mA
1	High-level input current	OPO, OP1, OP2, OP3, CIN	VMAY V-27V				200	μΑ
чн	riigii-iever iliput current	Any other (see Note 1)	V _{IL} =0.8 V, I _{OL} =MAX V _{CC} =MAX, V _O =5.5 V V _{CC} =MAX, V _I =V _{CC} V _{CC} =MAX, V _I =5.5 V 3, ČIN V _{CC} =MAX, V _I =2.7 V POS, ČCI	100	μΑ			
		OP0 thru OP3, CIN, POS, CCI					-8	
	Low-level input current	WRRT, WRLFT, XWRRT,	VMAY V0 EV	[6	^
ΊL	Low-level input current	XWRLFT, CLOCK	CC-MAX, VI-0.5 V				0	mA
		Any other input					-2	
los	Short-circuit	Any output or I/O	V _{CC} =MAX		-30		-100	mA
.08	output current §	except EQ, OP8, OP9	V CC-WAA		-30		-100	IIIA
lcc	Supply current		V _{CC} =MAX		_	380	425	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

 $[\]S$ Not more than one output should be shorted at a time.

NOTE 1. For POS input value see Table 3 on page 1-10


TABLE 21 SN54S481 AND SN74S481 SWITCHING CHARACTERISTICS (OVER OPERATING RANGE OF VCC AND TA)

PARAMETER	FROM (INPUT)	то (оитрит)	OPERATION		IS481		45481	UNIT
			ROUTING		MAX		MAX	0
ł		DOP	LATCH → ALU, DOP	42	75	42	65	
		X, Y	LATCH → ALU	32	60	32	50	
		COUT	LATCH → ALU	30	50	30	45_	
tPD	AL, BI/O	EQ	LATCH → ALU	45	75	45	65	ns
ĺ		ov	LATCH → ALU	35	60	35	45	
1		AG, LG	LATCH → ALU	60	100	60	80	
		WRLFT, WRRT, XWRLFT, XWRRT	LATCH → ALU	45	75	45	65	
ļ		WRLFT, WRRT, XWRLFT, XWRRT		65	115		95_	
1		COUT		55	95	55	80	
		X, Y		60	105	60	85	
tPD	OP0 thru OP9	EQ		55	105	55	75	ns
		ov		60	105	60	90	
		AG, LG		75	125	75	110	
		DOP		70	115	70	95	
tPD	AI, BI/O	BI/O	LATCH → ALU	35	65	50	55	ns
tPD	CIN	COUT		30	50	30	45	ns
tpD	CCI	CCO		37	75	37	60	ns
^t PD	A0	AOP		20	30	15	30	ns
tPD	D0, D1	DOP		15	35	15	30	ns
t _{PXZ}	BI/O SEL or D0, D1	BI/O or DOP		15	35	15	30	ns
tPXZ	OP0 thru OP9	WRLFT, WRRT, XWRLFT, XWRRT		45	90	45	80	ns
tPZX	BI/O SEL or D0, D1	BI/O or DOP		15	35	15	30	ns
tPZX	OP0 thru OP9	WRLFT, WRRT, XWRLFT, XWRRT		45	90	45	80	ns
		AOP, DOP	NO SHIFT	26	50	26	40	
		WRLFT, WRRT, XWRLFT, XWRRT	[WR, XWR, \SBUS]	40	75	40	60	
!		AOP, DOP	→ SHIFTED	30	50	35	40	1
	CLOCK	ov		50	90	50	70	
^t PD	CLOCK	CCO		25	45	25	40	ns
		COUT		47	85	47	65	
		OP8, OP9		45	90	45	75	
		X, Y		48	85	48	75	
tPD	CIN	DOP		42	80	42	60	ns

 $t_{PD} \equiv Propogation delay$

 $t_{PXZ} \equiv Disable time to Hi-Z$

tpZX = Enable time (Hi-Z-To-Enable)



NOTE: Input pulses are supplied by a generator having the following characteristics: t_r \leqslant 5 ns, tp \leqslant 5 ns, PRR \geqslant 1 MHz, ZOUT \approx 50 Ω


A0001385

FIGURE 39 - SWITCHING-TIME VOLTAGE WAVEFORMS

BULLETIN NO. DL-S 7612384, MARCH 1976

- 4-Bit Slice is Cascadable to N-Bits
- Designed Specifically for Microcontroller/ Next-Address Generator Functions
- Increment/Decrement by One (Immediate or Direct Symbolic Addressing Modes)
- Offset, Vector, or Branch (Indexed or Relative Addressing Modes)
- Store Up to Four Returns or Links (Program Return Address from Subroutine)
- Program Start or Initialize (Return to Zero or Clear Mode)
- On-Chip Edge-Triggered Output Register (Provides Steady-State Micro-Address/ Instruction)
- High-Density 20-Pin Dual-in-Line Package with 300-Mil Row Pin Spacing

SN54S482 . . . J PACKAGE SN74S482 . . . J OR N PACKAGE (TOP VIEW)




description

The 'S482 is a high-performance Schottky TTL 4-bit-slice control element for use in any computer/control application requiring the coupling of high-performance bipolar speeds with the flexibility of microprogram control and bit-slice expandability. When used as a next-address generator, two 'S482 elements can address up to 256 words of microprogram; three elements can address up to 4096 words of microprogram; or a number of 'S482 elements can generate N words in multiples of four lines.

Comprised of an output register, push-pop stack, and a full adder, the 'S482 provides the capability to implement multiway testing needed to generate or to determine and select the source of the next function of microprogram address.

functional block diagram



TENTATIVE DATA SHEET

679

output register and source functions

The 4-bit edge-triggered register provides a steady-state output throughout each system clock cycle. An asynchronous clear extends the multiway testing to directly implement system initialization at ROM address zero.

Two source-select lines (S5, S6) provide the output register with access to either the current instruction (no change), an operand or address stored in the push-pop stack, the output of a four-function full adder, or a direct data-in address port. The sources and functions are summarized in Tables I and II.

TABLE I. REGISTER-SOURCE FUNCTIONS

SEL	.ECT	REGISTER INPUT SOURCE
S5	S6	REGISTER INFOT SOUNCE
L	L	DATA-IN PORT (Di)
L	н	FULL ADDER OUTPUTS (Σi)
Н	L	PUSH-POP STACK OUTPUTS (Qi)
н	н	REGISTER OUTPUTS (HOLD)

 $H \equiv high level, L \equiv low level$

TABLE II, PUSH-POP STACK CONTROL AND REGISTER-SOURCE FUNCTIONS

[INF	UTS		INTERNAL	OUTPUTS
ĺ	S3	S4	S 5	S6	CLOCK	CLEAR	QiA	Fi
HOLD	Х	X	Х	Х	L	Н	QiA0	Fi0
CLEAR	×	X	х	Х	X	L	QiA0	L
PUSH-POP	L	L	L	L	1	Н	QiA0*	Di
STACK	L	L	L	Н	1	Н	QiA0*	Σί
"HOLD"	L	L	Ξ	L	1	Н	QiA0*	QiA0
HOLD [٦	۲	Н	Η	1	Н	QiA0*	Fi0
PUSH-POP	L	Н	L	L	1	н	Σi*	Di
STACK <	L	Н	L	Н	1	Н	Σi*	Σί
"LOAD"	L	Н	Н	L	1	Н	Σi*	QiA0
LOAD	L	Н	Н	Н	1	Н	Σi*	Fi0
PUSH-POP	Н	L	L	L	1	Н	QiB0 [†]	Di
STACK <	I	L	L	Ι	1	Н	QiB0 [†]	Σί
"POP"	Н	L	Н	L	1	Н	QiB0 [†]	QiA0
for [H	L	Н	Н	1	Н	QiB0 [†]	Fi0
PUSH-POP	Ξ	Н	L	L	1	Н	Σi [‡]	Di
STACK <	Н	Н	L	Н	1	Н	Σi [‡]	Σί
"PUSH"	Ι	Н	Н	L	1	Н	Σi [‡]	QiA0
- COST	Τ	Н	Н	Н	1	Н	Σi [‡]	Fi0

 $\begin{array}{lll} \text{MSB} & \text{LSB} \\ \text{i} \equiv 3, & 2, & 1, & 0 \\ \text{Ai} \equiv \text{Data inputs} \end{array}$

QiA = Push-pop stack word A output (internal)
QiA0 = the level of Qi before the indicated inputs conditions were established.

Fi ≡ Device outputs

Fi0 = the level of Fi before the indicated input conditions were established.

 $\Sigma i \equiv Adder outputs (internal)$ *QiB, QiC, QiD do not change

†QiD0 → QiD, QiD0 → QiC, QiC0 → QiB, QiB0 → QiA

 $\ddagger_{\text{QiA0}} \rightarrow_{\text{QiB}}, \\ \text{QiB0} \rightarrow_{\text{QiC}}, \\ \text{QiC0} \rightarrow_{\text{QiD}}$

push-pop stack control

The 4-word push-pop stack can be used for nesting up to four levels of program or return (link) addresses. In the load mode, the first (top) word is filled with new data from the output of the full adder, and no push occurs meaning that previous data at that location is lost. However, all other word locations in the push-pop stack remain unchanged. In the push mode, the new word is again entered in the first (top) location; however, previous data residing in the top three words are pushed down one word location and retained at their new locations. The bottom word is written over and lost.

In the pop mode, words in the push-pop stack move up one location on each clock transition. A unique function is provided by the bottom (fourth) register as its content is retained during the pop mode, and after 3 clock transitions, all words in the stack are filled with the operand/address that occupied the bottom register.

The operand/address will remain available indefinitely if stack functions are limited to the pop or hold modes.

The push-pop stack functions are shown in Tables II and III.

TABLE III. PUSH-POP STACK FUNCTIONS

	FUNCTION	SE	L.	REG.	REG.	REG.	REG.	INPUT/
	FUNCTION	S3	S4	D	С	В	Α	OUTPUT
BIT 0	LOAD	L	Η	QiD0	QiC0	QiB0	← Σi	Σi IN
DIT 1	PUSH	Н	н	+	←	←	· ←	
BIT 1	РОЗН	н	П	QiC0	QiB0	QiA0	Σi	Σi IN
DIT 2	POP	н		₽) →	→	→	→	014 0117
BIT 2	POP	п	L	QiD0	QiD0	QiC0	QiB0	QiA OUT
BIT 3	HOLD	L	L	QiD0	QiC0	QiB0	QiA0	QiA OUT

ulink operations show previous data location after clock transition.

full adder

376

The four-function full adder is controllable from select inputs S1 and S2 to perform:

A or B incrementation, or decrementation of B

Unconditional jumps or relative offsets

No change

Return to zero or one

Incrementation can be implemented by forcing a carry (high) into the ALU. In this mode either of the following options are possible:

- 1. Increment (A plus zero plus carry)
- 2. Increment B (zero plus B plus carry), or decrement B (all highs at A then A plus B with carry input low and disregard, don't use, carry out)
- 3. Increment the jump or offset (A plus B plus carry)

full adder (continued)

- 4. Start at zero or one and increment on each clock (select zero plus zero plus carry, then select zero plus B plus carry), or set register to N and decrement B (see 2 above).
- No change (carry input is always active and removal of carry combined with either the ALU or register hold mode will retain the current address).

Unconditional jumps can be implemented by applying and selecting the jump directly from the data inputs to the output register. Offset can be accomplished by summing the output register with the offset magnitude (A plus B) with carry low.

The ALU functions are shown in Table IV.

TABLE IV. ADDRESS CONTROL FUNCTIONS

INP	UTS	INTERNAL
S1	S2	Σi
Н	Н	0 PLUS 0 PLUS C-in
H	L	0 PLUS Bi PLUS C-in
L	Н	Ai PLUS 0 PLUS C-in
L	L	Ai PLUS Bi PLUS C-in

compound generator functions

As the function-select lines of the register sources, push-pop stack, and adder are independent, compound functions can be selected to occur on the next clock transition.

Subroutine branches and returns can be simplified by saving the return or link addresses in the push-pop stack. This branch-and-save function can be accomplished on the same clock time as follows:

DATA-IN	ADDER	PUSH-POP STACK	REGISTER SOURCE
Branch address	Zero plus B plus one	Push	Data-in
	(S1 = H, S2 = L)	(S3 = S4 = H)	(S5 = S6 = L)

Up to four branches can be made with the return stored in the 4-word push-pop stack.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) .		 	 	 	7 V
Input voltage		 	 	 	5.5 V
Off-state output voltage					
Operating free-air temperature range:	SN54S482 .	 	 	 	–55°C to 125°C
					0°C to 70°C
Storage temperature range		 	 	 	65°C to 150°C

NOTE 1. All voltage values are with respect to network ground terminal.

recommended operating conditions

	4	S	N54S48	2	S	N74S48	32	Ī
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High lavel autous august 1	Carry output			-1			-1	
High-level output current, IOH	Any F output			-2			-2	mA
Low lovel output surrout In	Carry output			10			10	
Cow-level output current, IOL	Any F output			16			16	mA
	Data-in, S5, S6	01			0↑			
	Data-in via adder	201			15↑			
Setup time, t _{su}	S1, S2	401			30↑			ns
	S3, S4	201			15↑]
High-level output current, IOH Low-level output current, IOL Setup time, t _{SU} Pulse width, t _W Clock input rise time, t _r Hold time, t _h	Clear-inactive state	01			01]
Bulan width a	Clock (high or low)	50			30			
ruise wiath, t _W	Clear (low)	15			15_			ns
Clock input rise time, t _r		20			25			ns
	Data-in, S5, S6	301			25↑		•	
Haldeine .	Data-in via adder	151			10↑			1
nota time, th	S1, S2	151			10↑			ns
	S3, S4	251			20↑			1
Operating free-air temperature, TA		-55		125	0	25	70	°C

 $[\]uparrow_{ extsf{The}}$ arrow indicates that the rising edge of the clock pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	c n	TEST CON	DITIONET		N54S48	2	s	2 0.8 -1.2		
	PARAMET	EK	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IH}	High-level inpu	t voltage			2			2			V
VIL	Low-level inpu	t voltage					8.0			0.8	V
VIK	input clamp vo	oltage	V _{CC} = MIN,	I _I = -18 mA			-1.2			-1.2	V
v _{он}	High-level outp	out voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	***	2.5	3.4		2.7	2.7 3.4		٧
VOL	Low-level outp	ut voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V,			0.5		0.5		
l _l	Input current a	at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1			1	mA
		S1, S2, Cin					50			50	
1	High-level	S3, S4, S5, S6, clock	V 144 V				100			100	1
ΉΗ	input current	Clear	V _{CC} = MAX,	V ₁ = 2.7 V			250			250	μΑ
		Any A					150			150	
		S1, S2					–1			-1	
		C-in					-0.8			-0.8]
1	Low-level	S3, S4	V _{CC} = MAX,	V 0 = V			-1.2			-1.2	
ΗL	input current	Any A, S5, S6, CK	VCC - MAX,	V = 0.5 V			-2			2	mA
		Clear					-4			-4	
		Clock					-2.8			-2.8	1
los	Short-circuit or	utput current§	V _{CC} = MAX		–40		-110	-40		-110	mA
Icc	Supply current		V _{CC} = MAX			90	130		90	140	mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

[§] Not more than one output should be shorted at a time.


switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted)

PARAMETER	FROM	70	TECT CONDITIONS	SI	SN54S482			SN74S482			
FARAMETER	FROW	то	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
tPLH	CLOCK	DATA OUT			12	30		12	25		
[†] PHL	CLOCK	DATAGOT			15	30		15	25	ns	
^t PHL	CLEAR	DATA OUT	C_L = 15 pF, R_L = 280 Ω		12	25		12	20	ns	
^t PLH	CARRY IN	CARRY OUT			12	22		12	18		
^t PHL	CARRIN	CANHIOUI			10	22		10	18	ns	
^t PLH	DATA IN	CARRY OUT			17	30		17	25		
tPHL	DATAIN	CANNIOUI			12	30		12	25	ns	

 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V, } T_A = 25^{\circ} \text{C.}$



I² L Microcomputer Components



I²L MICROPROCESSOR SYSTEM

PAGE

SBP 9900A, SBP 9900A-1 3-1 SBP 9960 3-45 SBP 9961 3-57 SBP 9964 3-75 SBP 9965 3-76 SBP 9818 3-77 SBP/TMS 9900 Transportable Cross-Support Software 3-81 AMPL - A Complete Microprocessor Prototyping Lab 3-82 SBP 9900A-Based TM 990/110M Microcomputer 3-83

SBP 9900A SBP 9900A-1 Microprocessors

SBP 9900A, SBP 9900A-1

TABLE OF CONTENTS

1.	INT	INTRODUCTION 3										
	1.1	Descript	ion	3-7								
	1.2	Key Fea	tures	3-7								
_	4 D.C	UTEO.	TUDE	2.0								
2.		HITEC										
	2.1		s and Memory	3-11								
	2.2	Interrup		3-11								
	2.3		rface Communications-Register-Unit (CRU)	3-12								
	2.4	-	it CRU Operations	3-13								
	2.5	•	Bit CRU Operations	3-13								
	2.6		I Instructions	3-15								
	2.7	Load Fu		3-16								
	2.8		00A Pin Description	3-17								
	2.9		0 Timing	3-19								
		2.9.1	SBP 9900A Memory	3-19								
		2.9.2	SBP 9900A Hold	3-20								
		2.9.3	SBP 9900A CRU	3-20								
3.	9900	INSTE	RUCTION SET	3-22								
	3.1		ncnc	3-22								
	3.2		ing Modes	3-22								
		3.2.1	Workspace Register Addressing R	3-22								
		3.2.2	Workspace Register Indirect Addressing*R	3-22								
		3.2.3	Workspace Register Indirect Auto Increment Addressing *R+	3-22								
		3.2.4	Symbolic (Direct) Addressing @ Label	3-23								
		3.2.5	Indexed Addressing @ Table (R)	3-23								
		3.2.6	Immediate Addressing	3-23								
		3.2.7	Program Counter Relative Addressing	3-23								
		3.2.8	CRU Relative Addressing	3-23								
	3.3		nd Definitions	3-24								
	3.4	Status R		3-24								
	3.5	Instruct		3-25								
	0.0	3.5.1	Dual Operand Instructions with Multiple Addressing Modes for	3-25								
		0.0.1	Source and Destination Operand	3-25								
		3.5.2	Dual Operand Instructions with Multiple Addressing Modes for	3-23								
		0,0,2	the Source Operand and Workspace Register Addressing for the Destination	3-26								
		3.5.3	Extended Operation (XOP) Instruction	3-27								
		3.5.4	Single Operand Instructions	3-27								
		3,5.5	CRU Multiple-Bit Instructions	3-28								
		3.5.6	CRU Single-Bit Instructions	3-29								
		3.5.7	Jump Instructions	3-29								
		3.5.8	Shift Instructions	3-30								
		3.5.9	Immediate Register Instructions	3-30								
		3.5.10	Internal Register Load Immediate Instructions	3-30								
		3.5.11	Internal Register Store Instructions	3-30								
		3.5.12	Return Workspace Pointer (RTWP) Instruction	3-31								
		3.5.13	External Instructions	3-31								
	3.6		struction Cycle	3-31								
	3.7		00A Instruction Execution Times	3-32								
				J 02.								


3-4

TABLE OF CONTENTS (Continued)

3-34

	4.1	4.1.1 Sourcing Inputs 3 4.1.2 Terminating Unused Inputs 3	3-34 3-35 3-35 3-36
		4.2.1 Output Load Resistor	36
5.	POV	WER SOURCE 3	-38
6.	6.1 6.2 6.3	SBP 9900A Recommended Operating Conditions	
	6.4	Clock Frequency Versus Temperature	-43
7.	MEC	CHANICAL DATA 3	-43
		LIST OF ILLUSTRATIONS	
=igur			3-6
igur 			3-8
igur -		,	3-9
igur 		, , , , , , , , , , , , , , , , , , ,	-10
igur 			-13
=igur =igur		·	-14 -14
- igur - igur			-14
igur=			-16
-	e 10	·	-19
•	e 11	•	-21
igur	e 12	SBP 9900A CRU Interface Timing	-21
=igur	e 13	Minimum SBP 9900A System 3	-34
-	e 14		-35
_	e 15		-35
	e 16		-36
_	e 17	7,	-36
_	e 18	,,	-37
_	e 19	•	-38 -39
-	e 20 e 21	7-1	-39
-	e 21	· · · · · · · · · · · · · · · · · · ·	-39
-	e 23	myoto read ready and myoto control con	-42
-	e 24		-42
•	e 25		-43

INTERFACING



^{*} References to SBP 9900A apply equally to the SBP 9900A-1 throughout this document except in 6.3 Switching Characteristics. SBP 9900A-1 complies with JAN specification MIL-M-38510/46001 and MIL-STD-883 processing.

1. INTRODUCTION

1.1 DESCRIPTION

The SBP 9900A microprocessor is a ruggedized monolithic Central Processing Unit (CPU) fabricated with Integrated Injection Logic (I²L) technology. The SBP 9900A combines the properties of I²L technology with a 16-bit word length, an advanced memory-to-memory architecture, and a full minicomputer instruction set to extend the end application reach of Texas Instruments 9900 microprocessor family into those applications requiring efficient, stable, reliable performance in severe operating environments. I²L technology enables the SBP 9900A to operate over a very wide ambient temperature range from a dc power source. Static Logic is used throughout with directly TTL compatible I/O permitting use with standard logic and memory devices and thereby eliminating the need for special clock and interface functions. The SBP 9900A is software compatible with other 9900 microprocessor family members and shares a common body of hardware/software with Texas Instruments 990 minicomputer family. The SBP 9900A-1 continues all the advantages of the SBP 9900A with MIL-M-38512/46001 JAN qualification and MIL-STD-883 processing. In the following discussion all references to the SBP 9900A apply equally to the SBP 9900A-1 except in 6.3 Switching Characteristics.

1.2 KEY FEATURES

- Parallel 16-Bit Word Length
- Full Minicomputer Instruction Set Includes Multiply and Divide
- Directly Addresses Up to 65,536 Bytes/32,768 Words of Memory
- Advanced Memory-To-Memory Architecture
- Multiple 16-Word Register Files (Work Spaces) Reside in Memory
- Separate I/O, Memory and Interrupt Bus Structures
- 16 Prioritized Hardware Interrupts
- 16 Software Interrupts (XOPS)
- Programmed and DMA I/O Capability
- Serial I/O Via Communications-Register-Unit (CRU)
- 64-Pin Package
- Software Compatible with TI 9900 Microprocessor/9900 Minicomputer Family
- I²L Technology:
 - 2.6 MHz Nominal Clock at 500 mW
 - Single dc Power Supply
 - Fully Static Operation
 - Single Phase Clock
 - Directly TTL Compatible I/O (Including Clock)
 - Operates Over Wide Temperature Range:
 - -55°C to 125°C for SBP 9900AM, SBP 9900AN (883 B)
 - 40°C to 85°C for SBP 9900AE
- SBP 9900A-1 Provided With MIL-M-38510 Qualification and MIL-STD-883 Processing




FIGURE 2 - 9900 CPU FLOW CHART

The SBP 9900A is a 16-bit processor with 69 instructions including byte and bit addressing. The 16-bit word is used to address 32K words or 65K bytes of memory. Processing power comes not only from the 16-bit word length, but also from eight powerful addressing modes and the use of memory as working registers. It is, in fact, this concept called the "Workspace Register" concept that is the most outstanding architectural feature of the SBP 9900A. In contrast to the pushdown stack found in many minicomputers and microprocessors, the workspace register file is a contiguous block of 16 words in memory used as working registers. Storage of intermediate results and subroutine return addresses, as well as index register functions, is accomplished in the workspace.

Most important of all is that each small routine, program or subroutine may have its own 16-word workspace. A workspace pointer (a 16-bit register within the arithmetic unit) points to the first word of the appropriate workspace for any given program. This is especially significant in systems where interrupt processing is used, or where multifunction applications require frequent changes of program context. When an interrupt occurs, for example, there is no need to save register contents and a return address in a stack or other block of memory, because they are all in the workspace. The Program Counter, Status Register, and Workspace Pointer (PC, ST, WP) are saved in three words of the workspace, the WP is set to a new value, pointing to the appropriate service routine, and processing resumes around a new set of workspace registers.

The primary impact of the workspace is to give the program designer 16 "working registers" for *every routine* and *subroutine*; and because the "registers" are actually memory words, there is no need to save and restore register contents when jumping from one routine to another.

Other important features of the SBP 9900A are vectored interrupts (16 levels), an asynchronous I/O bus, and a Communications Register Unit (CRU) to accommodate I/O circuit cards for a wide variety of peripherals and general interface requirements.

2. ARCHITECTURE

The memory word of the 9900 is 16 bits long. Each word is also defined as 2 bytes of 8 bits. The instruction set of the 9900 allows both word and byte operands. Thus, all memory locations are on even address boundaries and byte instructions can address either the even or odd byte. The memory space is 65,536 bytes or 32,768 words. The word and byte formats are shown in Figure 3.





FIGURE 3 - WORD AND BYTE FORMATS

3



2.1 REGISTERS AND MEMORY

The 9900 employs an advanced memory-to-memory architecture. The 9900 memory map is shown in Figure 4.

The first 32 words are used for interrupt trap vectors. The next contiguous block of 32 memory words is used by the extended operation (XOP) instruction for trap vectors. The last two memory words, FFFC₁₆ and FFFE₁₆, are used for the trap vector of the LOAD signal. The remaining memory is then available for programs, data, and workspace registers. If desired, any of the special areas may also be used as general memory.

Three internal registers are accessible to the user. The program counter (PC) contains the address of the instruction following the current instruction being executed. This address is referenced by the processor to fetch the next instruction from memory and is then automatically incremented. The status register (ST) contains the present state of the processor and will be further defined in Section 3.4. The workspace pointer (WP) contains the address of the first word in the currently active set of workspace registers.

A workspace-register file occupies 16 contiguous memory words in the general memory area (see Figure 4). Each workspace register may hold data or addresses and function as operand registers, accumulators, address registers, or index registers. During instruction execution, the processor addresses any register in the workspace by adding the register number to the contents of the workspace pointer and initiating a memory request for the word. The relationship between the workspace pointer and its corresponding workspace is shown in Figure 4.

The workspace concept is particularly valuable during operations that require a context switch which is a change from one program environment to another (as in the case of an interrupt) or to a subroutine. Such an operation, using a conventional multi-register arrangement, requires that at least part of the contents of the register file be stored and reloaded. A memory cycle is required to store or fetch each word. By exchanging the program counter, status register, and workspace pointer in the 9900 concept accomplishes a complete context switch without three store cycles and three fetch cycles. See Figure 4. After the switch the workspace pointer contains the starting address of a new 16-word workspace in memory for use in the new routine. A corresponding time saving occurs when the original context is restored. Instructions in the 9900 that result in a context switch include:

- Branch and Load Workspace Pointer (BLWP)
- 2. Return from Subroutine (RTWP)
- 3. Extended Operation (XOP).

Device interrupts, RESET, and LOAD also cause a context switch by forcing the processor to trap to a service subroutine.

2.2 INTERRUPTS

The 9900 employs 16 interrupt levels with the highest priority level 0 and lowest level 15. Level 0 is reserved for the RESET function and all other levels may be used for external devices. The external levels may also be shared by several device interrupts, depending upon system requirements.

The 9900 continuously compares the interrupt code (ICO through IC3) with the interrupt mask contained in status-register bits 12 through 15. When the level of the pending interrupt is less than or equal to the enabling mask level (higher or equal priority interrupt), the processor recognizes the interrupt and initiates a context switch following completion of the currently executing instruction. The processor fetches the new context WP and PC from the interrupt vector locations. Then, the previous context WP, PC, and ST are stored in workspace registers 13, 14, and 15, respectively, of the new workspace. The 9900 then forces the interrupt mask to a value that is one less than

the level of the interrupt being serviced. This allows only interrupts of higher priority to interrupt a service routine. The processor also inhibits interrupts until the first instruction of the service routine has been executed. All interrupt requests should remain active until recognized by the processor in the device-service routine. The individual service routines must reset the interrupt requests before the routine is complete.

If a higher priority interrupt occurs, a second context switch occurs to service the higher priority interrupt. When that routine is complete, a return instruction (RTWP) restores the first service routine parameters to the processor to complete processing of the lower-priority interrupt. All interrupt subroutines should terminate with the return instruction to restore original program parameters. The interrupt-vector locations, device assignment, enabling-mask value, and the interrupt code are shown in Table 1.

TABLE 1
INTERRUPT LEVEL DATA

Interrupt Level	Vector Location (Memory Address Device Assignment In Hex)		Interrupt Mask Values To Enable Respective Interrupts (ST12 thru ST15)	Interrupt Codes ICO thru IC3	
(Highest priority) 0	00	Reset	0 through F*	0000	
1	04	External device	1 through F	0001	
2	08		2 through F	0010	
. 3	oc		3 through F	0011	
4	10		4 through F	0100	
5	14		5 through F	0101	
6	18		6 through F	0110	
7	1C		7 through F	0111	
8	20		8 through F	1000	
9	24		9 through F	1001	
10	28		A through F	1010	
11	2C		B through F	1011	
12	30		C through F	1100	
13	34		D through F	1101	
14	38	₩	E and F	1110	
(Lowest priority) 15	3C	External device	Fonly	1111	

^{*}Level 0 can not be disabled.

The 9900 interrupt interface utilizes standard TTL components as shown in Figure 5. Note that for eight or less external interrupts a single SN54/74148 is required and for one external interrupt INTREQ is used as the interrupt signal with a hard-wired code ICO through IC3.

2.3 I/O INTERFACE COMMUNICATIONS-REGISTER-UNIT (CRU)

The SBP 9900A communications-register-unit (CRU) is a versatile, direct command-driven serial I/O interface. The CRU may directly address, in bit-fields of one to sixteen, up to 4096 peripheral input bits and up to 4096 peripheral output bits. The SBP 9900A executes three single-bit and two multiple-bit CRU instructions. The single-bit instructions include TEST BIT (TB), SET BIT TO ONE (SBO), and SET BIT TO ZERO (SBZ); the multiple-bit instructions include LOAD CRU (LDCR) and STORE CRU (STCR).

The SBP 9900A employs three dedicated I/O signals CRUIN, CRUOUT, CRUCLK, and the least significant twelve bits of the address but to support the CRU interface. CRU interface timing is shown in Section 2.9.




FIGURE 5 - SBP 9900A INTERRUPT INTERFACE

2.4 SINGLE-BIT CRU OPERATIONS

The 9900 performs three single-bit CRU functions: test bit (TB), set bit to one (SBO), and set bit to zero (SBZ). To identify the bit to be operated upon, the 9900 develops a CRU-bit address and places it on the address bus, A3 to A14.

For the two output operations (SBO and SBZ), the processor also generates a CRUCLK pulse, indicating an output operation to the CRU device, and places bit 7 of the instruction word on the CRUOUT line to accomplish the specified operation (bit 7 is a one for SBO and a zero for SBZ). A test-bit instruction transfers the addressed CRU bit from the CRUIN input line to bit 2 of the status register (EQUAL).

The 9900 develops a CRU-bit address for the single-bit operations from the CRU-base address contained in workspace register 12 and the signed displacement count contained in bits 8 through 15 of the instruction. The displacement allows two's complement addressing from base minus 128 bits through base plus 127 bits. The base address from W12 is added to the signed displacement specified in the instruction and the result is loaded onto the address bus. Figure 6 illustrates the development of a single-bit CRU address.

2.5 MULTIPLE-BIT CRU OPERATIONS

The 9900 performs two multiple-bit CRU operations: store communications register (STCR) and load communications register (LDCR). Both operations perform a data transfer from the CRU-to-memory or from memory-to-CRU as illustrated in Figure 8. Although the figure illustrates a full 16-bit transfer operation, any number of bits from 1 through 16 may be involved. The LDCR instruction fetches a word from memory and right-shifts it to serially transfer it to CRU output bits. If the LDCR involves eight or fewer bits, those bits come from the right-justified field within the addressed byte of the memory word. If the LDCR involves nine or more bits, those bits come from the right-justified field within the whole memory word. When transferred to the CRU interface, each successive bit receives an address that is sequentially greater than the address for the previous bit. This addressing mechanism results

SBP 9900A, SBP 9900A-1





FIGURE 6 - 9900 SINGLE-BIT CRU ADDRESS DEVELOPMENT



N = BIT SPECIFIED BY CRU BASE REGISTER

FIGURE 7 - 9900 LDCR/STCR DATA TRANSFERS

in an order reversal of the bits; that is, bit 15 of the memory word (or bit 7) becomes the lowest addressed bit in the CRU and bit 0 becomes the highest addressed bit in the CRU field.

An STCR instruction transfers data from the CRU to memory. If the operation involves a byte or less transfer, the transferred data will be stored right-justified in the memory byte with leading bits set to zero. If the operation involves from nine to 16 bits, the transferred data is stored right-justified in the memory word with leading bits set to

zero. When the input from the CRU device is complete, the first bit from the CRU is the least-significant-bit position in the memory word or byte.

Figure 8 illustrates how to implement a 16-bit input and a 16-bit output register in the CRU interface. CRU addresses are decoded as needed to implement up to 256 such 16-bit interface registers. In system application, however, only the exact number of interface bits needed to interface specific peripheral devices are implemented. It is not necessary to have a 16-bit interface register to interface an 8-bit device.




FIGURE 8 - 9900 16-BIT INPUT/OUTPUT INTERFACE

2.6 EXTERNAL INSTRUCTIONS

The 9900 has five external instructions that allow user-defined external functions to be initiated under program control. These instructions are CKON, CKOF, RSET, IDLE, and LREX. These mnemonics, except for IDLE, relate to functions implemented in the 990 minicomputer and do not restrict use of the instructions to initiate various user-defined functions. IDLE also causes the 9900 to enter the idle state and remain until an interrupt, RESET, or LOAD occurs. When any of these five instructions are executed by the 9900, a unique 3-bit code appears on the most-significant 3 bits of the address bus (A0 through A2) along with a CRUCLK pulse. When the 9900 is in an idle state, the 3-bit code and CRUCLK pulses occur repeatedly until the idle state is terminated. The codes are shown in Table 2.

Figure 9 illustrates typical external decode logic to implement these instructions. Note that a signal is generated to inhibit CRU decodes during external instructions.

TABLE 2 EXTERNAL INSTRUCTIONS

EXTERNAL INSTRUCTION	A0	A1	A2
LREX	Н	Н	Н
CKOF	н	н	L
CKON	н	L	н
RSET	L	н	н
IDLE	L.	н	L




FIGURE 9 - EXTERNAL INSTRUCTION DECODE LOGIC

2.7 LOAD FUNCTION

The LOAD signal allows cold-start ROM loaders and front panels to be implemented for the 9900. When active, LOAD causes the 9900 to initiate an interrupt sequence immediately following the instruction being executed. Memory location FFFC is used to obtain the vector (WP and PC). The old PC, WP and ST are loaded into the new workspace and the interrupt mask is set to 0000. Then, program execution resumes using the new PC and WP.

3-16

2.8 SBP 9900A PIN DESCRIPTION

TABLE 3
9900 PIN ASSIGNMENTS AND FUNCTIONS

SIGNATURE	PIN	I/O	DESCRIPTION				
			ADDRESS BUS	GND 1	- √51	64	HOLD
A0 (MSB)	24	OUT		_	二 C	63	MEMEN
	ļ .	1	address bus. This open-collector bus pro-	GND 2	긔	17-	
		1	vides the memory-address vector to the	WAIT 3	~	□ 62	READY
			external-memory system when MEMEN is	LOAD 4	:	1 61	WE
		ŀ	active, and I/O-bit addresses to the I/O	HOLDA 5		□ 60	CRUCLK
			system when MEMEN is inactive. When	RESET 6	:	□ 59	CYCEND
	}		HOLDA is active, the address bus is pulled	IAQ 7	±⊐l	₩ 58	NC
	1		to the logic level HIGH state by the individ- ual pull-up resistors tied to each respective	CLOCK 8 B	<u>-</u>	□ 57	INJ
A14 (LSB)	10	OUT	1	INJ 9 E	円	∃ 56	
A14 (200)		001	oper-concetor output.	A14 10 B	\square	55	D14
		1	DATA BUS		H	TT	
D0 (MSB)	41	1/0	D0 (MSB) through D15 (LSB) comprise the	A13 11 t		54	D13
		}	bidirectional open-collector data bus. This	A12 12		11	D12
			bus transfers memory data to (when writ-	A11 13 B	\(\bar{\pi}\)	□ 52	D11
	ļ		ing) and from (when reading) the external-	A10 14 g		□ \$ 51	D10
	ŀ		memory system when MEMEN is active.	A9 15 🕻		□ 50	D9
			When HOLDA is active, the data bus is	A8 16 🗜	☆	49	D8
		1	pulled to the logic level HIGH state by the	A7 17 B		48	D7
D4F (L6D)	56	1/0	individual pull-up resistors tied to each	A6 18 B	五	元 47	D6
D15 (LSB)	56	"	respective open-collector output.	A5 19 E	当 ————————————————————————————————————	46	D5
		1	POWER SUPPLY	A4 20 E	<u>.</u>	45	D4
INJ	9		Injector-Supply-Current	A3 21 E	<u>_</u>	2 44	D3
INJ	26	ì	Injector-Supply-Current	A2 22 F	冮	H 43	D2
INI	40		Injector-Supply-Current	A1 23 D	Ξ	43	D2 D1
INJ	57		Injector-Supply-Current	A0 24 B	H	II.	_
GND	1		Ground Reference		되 ·	141	D0
GND	2		Ground Reference	NC 25	7	₹ 40	INJ
GND	27	}	Ground Reference	INJ 26 🕻	~	□ 39	NC
GND	28		Ground Reference	GND 27	 	7 38	NC
		l .		GND 28	:	□ 37	NC
			CLOCK	DBIN 29 F	훠	□ 36	IC0
CLOCK	8	IN	CLOCK	CRUOUT 30 F	☆	35	IC1
	}	\		CRUIN 31	∷	□ 34	IC2
		İ	BUS CONTROL	INTREQ 32	<u>-</u> -	333	IC3
DBIN	29	OUT	,		· 	17-00	100
			level HIGH), DBIN indicates that the SBP				
			9900 has disabled its output buffers to				
		ļ	allow the memory to place memory-read data on the data bus during MEMEN. DBIN	NC-No interna	al connection		
	1		remains at logic level LOW in all other cases				
			except when HOLDA is active (pulled to				
			logic level HIGH).				
MEMEN	63	оит	MEMORY ENABLE. When active (logic level address.	LOW), MEMEN in	dicates that the address bu	us contain	s a memory
WE	61	OUT	WRITE ENABLE. When active (logic level LC	WE indicates	+ba+ +ba SBB 0000 A data	bue ie out	nutting data
***	"	""	to be written into memory.	vvv, vv= indicates i	uiat tile opr 9900A data i	ous is OUT	putting data
		•	to be written into memory.				

TABLE 3 (CONTINUED)

SIGNATURE	PIN	1/0	DESCRIPTION
CRUCLK	60	OUT	COMMUNICATIONS-REGISTER-UNIT (CRU) CLOCK. When active (pulled to logic level HIGH), CRUCLK indicates to the external interface logic the presence of output data on CRUOUT, or the presence of an encoded external instruction on A0 through A2.
CRUIN	31	IN	CRU DATA IN. CRUIN, normally driven by 3-state or open-collector devices, receives input data from the external interface logic. When the SBP 9900A executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A3 through A14).
CRUOUT	30	OUT	CRU DATA OUT. CRUOUT ouputs serial data when the SBP 9900A executes a LDCR, SBZ, SBO instruction. The data on CRUOUT should be sampled by the external interface logic when CRUCLK goes active (pulled to logic level HIGH).
INTREQ	32	IN	INTERRUPT CONTROL INTERRUPT REQUEST. When active (logic level LOW), INTREQ indicates that an external interrupt is requesting service. If INTREQ is active, the SBP 9900A loads the data on the interrupt-code input lines ICO through IC3 into the interral interrupt-code storage register. The code is then compared to the interrupt mask bits of the status register. If equal or higher priority than the enabled interrupt level (interrupt code equal or less than status register bits 12 through 15), the SBP 9900A initiates the interrupt sequence. If the comparison fails, the SBP 9900A ignores the interrupt request. In that case, INTREQ should be held active. The SBP 9900A will continue to sample ICO through IC3 until the program enables a sufficiently low interrupt level to accept the requesting interrupt.
ICO (MSB)	36	. IN	INTERRUPT CODES. ICO (MSB) through IC3 (LSB), receiving an interrupt identity code, are sampled by the SBP 9900A when INTREQ is active (logic level LOW). When ICO through IC3 are LLLH, the highest priority external interrupt is requesting service; when HHHH, the lowest priority external interrupt is
IC3 (LSB)	33	IN	requesting service.
HOLD	64	IN	MEMORY CONTROL When active (logic level LOW), HOLD indicates to the SBP 9900A that an external controller (e.g., DMA device) desires to use both the address bus and data bus to transfer data to or from memory. In response, the SBP 9900A enters the hold state after completion of its present memory cycle. The SBP 9900A then allows its address bus, data bus, WE, MEMEN, DBIN, and HOLDA facilities to be pulled to the logic level HIGH state. When HOLD is deactivated, the SBP 9900A returns to normal operation from the point at which it was stopped.
HOLDA	5	OUT	HOLD ACKNOWLEDGE. When active (pulled to logic level HIGH), HOLDA indicates that the SBP 9900A is in the hold state and that its address bus, data bus, WE, MEMEN, and DBIN facilities are pulled to the logic level HIGH state.
READY	62	IN	When active (logic level HIGH), READY indicates that the memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the SBP 9900A enters a wait state and suspends internal operation until the memory systems activate READY.
WAIT	3	OUT	When active (pulled to logic level HIGH), WAIT indicates that the SBP 9900A has entered a wait state in response to a not-ready condition from memory.
ΙΑΟ	7	OUT	TIMING AND CONTROL INSTRUCTION ACQUISITION. IAQ is active (pulled to logic level HIGH) during any SBP 9900A initiated instruction acquisition memory cycle. Consequently, IAQ may be used to facilitate detection of illegal op codes.
CYCEND	59	OUT	CYCLE END. When active (logic level LOW), CYCEND indicates that the SBP 9900A will initiate a new machine cycle on the low-to-high transition of the next CLOCK.
LOAD	4	IN	When active (logic level LOW), $\overline{\text{LOAD}}$ causes the SBP 9900A to execute a nonmaskable interrupt with memory addresses FFFC16 and FFFE16 containing the associated trap vectors (WP and PC). The load sequence is initiated after the instruction being executed is completed. $\overline{\text{LOAD}}$ will also terminate an idle state. If $\overline{\text{LOAD}}$ is active during the time $\overline{\text{RESET}}$ is active, the $\overline{\text{LOAD}}$ trap will occur after the $\overline{\text{RESET}}$ function is completed. $\overline{\text{LOAD}}$ should remain active for one instruction execution period (IAQ may be

3-18


TABLE 3 (CONCLUDED)

SIGNATURE	PIN	1/0	DESCRIPTION
LOAD (Cont.)			used to monitor instruction boundaries). TOAD may be used to implement cold-start ROM loaders. Additionally, front-panel routines may be implemented using CRU bits as front-panel-interface signals, and software-control routines to direct the panel operations.
RESET	6	IN	When active (logic level LOW), RESET causes the SBP 9900A to reset itself and inhibit WE and CRUCLK. When RESET is released, the SBP 9900A initiates a level-zero interrupt sequence acquiring the WP and PC trap vectors from memory locations 0000 ₁₆ and 0002 ₁₆ , sets all status register bits to logic level LOW, and then fetches the first instruction of the reset program environment. RESET must be held active for a minimum of three CLOCK cycles.

2.9 SBP 9900A TIMING

2.9.1 SBP 9900A MEMORY

The SBP 9900A basic memory timing for a memory-read cycle with no wait states and for a memory-write cycle with one wait state is as shown in Figure 10. During each memory-read or memory-write, MEMEN becomes active (logic level LOW) along with valid memory-address data appearing on the address bus (A0 through A14).



RD = READ DATA

FIGURE 10 - SBP 9900A MEMORY BUS TIMING

SBP 9900A, SBP 9900A-1

In the case of a memory-read cycle, DBIN becomes active (pulled to logic level HIGH) at the same time memory-address data becomes valid; the memory write strobe WE remains inactive (pulled to logic level HIGH). If the memory-read cycle is initiated for acquisition of an instruction, IAQ becomes active (pulled to logic level HIGH) at the same time MEMEN becomes active. At the end of a memory-read cycle, MEMEN and DBIN together become inactive. At that time, though the address may change, the data bus remains in the input mode until terminated by the next high-to-low transition of the clock.

In the case of a memory-write cycle, $\overline{\text{WE}}$ becomes active (logic level LOW) with the first high-to-low transition of the clock after $\overline{\text{MEMEN}}$ becomes active; DBIN remains inactive. At the end of a memory-write cycle, $\overline{\text{WE}}$ and $\overline{\text{MEMEN}}$ together become inactive.

During either a memory-read or a memory-write operation, READY may be used to extend the duration of the associated memory cycle such that the speed of the memory system may be coordinated with the speed of the SBP 9900. If READY is inactive (logic level LOW) during the first low-to-high transition of the clock after MEMEN becomes active, the SBP 9900A will enter a wait state suspending further progress of the memory cycle. The first low-to-high transistion of the clock after READY becomes active terminates the wait state and allows normal completion of the memory cycle.

2.9.2 SBP 9900A HOLD

The hold facilities allow both the SBP 9900A and external devices to share a common memory. To gain memory-bus control, an external device requiring direct memory access (DMA) sends a hold request (HOLD) to the SBP 9900A. When the next available non-memory cycle occurs, the SBP 9900A enters a hold state and signals its surrender of the memory-bus to the external device via a hold acknowledge (HOLDA). Receiving the hold acknowledgement, the external device proceeds to utilize the common memory. After its memory requirements have been satisfied, the external device returns memory-bus control to the SBP 9900A by releasing HOLD.

When HOLD becomes active (logic level LOW), the SBP 9900A enters a hold state at the beginning of the next available non-memory cycle as shown below. Upon entering a hold state, HOLDA becomes active (pulled to logic level HIGH) with the following signals pulled to a HIGH logic level by the individual pull-up resistors tied to each respective open-collector output: DBIN, MEMEN, WE, A0 through A14, and D0 through D15. When HOLD becomes inactive, the SBP 9900A exits the hold state and regains memory-bus control. If HOLD becomes active during a CRU operation, the SBP 9900A uses an extra clock cycle after the deactivation of HOLD to reassert the CRU address thereby providing the normal setup time for the CRU-bit transfer.

2.9.3 SBP 9900A CRU

The transfer of two data-bits from memory to a peripheral CRU device and the transfer of one data-bit from a peripheral CRU device memory are shown in Figure 12. To transfer a data-bit to a peripheral CRU device, the SBP 9900A outputs the corresponding CRU-bit-address on address bus bits A3 through A14 and the respective data-bit on CRUOUT. During the second clock cycle of the operation, the SBP 9900A outputs a pulse, on CRUCLK, indicating to the peripheral CRU device the presence of a data-bit. This process is repeated until transfer of the entire field of data-bits specified by the CRU instruction has been accomplished. To transfer a data-bit from a peripheral CRU device, the SBP 9900A outputs the corresponding CRU-bit-address on address bus bits A3 through A14 and receives the respective data-bit on CRUIN. No CRUCLK pulses occur during a CRU input operation.

3-20




FIGURE 11 - SBP 9900A HOLD TIMING




FIGURE 12 - SBP 9900A CRU INTERFACE TIMING

3. 9900 INSTRUCTION SET

3.1 DEFINITION

Each 9900 instruction performs one of the following operations:


- Arithmetic, logical, comparison, or manipulation operations on data
- Loading or storage of internal registers (program counter, workspace pointer, or status)
- Data transfer between memory and external devices via the CRU
- Control functions.

3.2 ADDRESSING MODES

The 9900 instructions contain a variety of available modes for addressing random-memory data (e.g., program parameters and flags), or formatted memory data (character strings, data lists, etc.). The following figures graphically describe the derivation of the effective address for each addressing mode. The applicability of addressing modes to particular instructions is described in Section 3.5 along with the description of the operations performed by the instruction. The symbols following the names of the addressing modes [R, *R, *R+, @ LABEL, or @ TABLE (R)] are the general forms used by 9900 assemblers to select the addressing mode for register R.

3.2.1 WORKSPACE REGISTER ADDRESSING R

Workspace Register R contains the operand.




3.2.2 WORKSPACE REGISTER INDIRECT ADDRESSING *F

Workspace Register R contains the address of the operand.




3.2.3 WORKSPACE REGISTER INDIRECT AUTO INCREMENT ADDRESSING *R+

Workspace Register R contains the address of the operand. After acquiring the operand, the contents of workspace register R are incremented.




3.2.4 SYMBOLIC (DIRECT) ADDRESSING @ LABEL

The word following the instruction contains the address of the operand.



3,2.5 INDEXED ADDRESSING @ TABLE (R)

The word following the instruction contains the base address. Workspace register R contains the index value. The sum of the base address and the index value results in the effective address of the operand.




3.2.6 IMMEDIATE ADDRESSING

The word following the instruction contains the operand.




3.2.7 PROGRAM COUNTER RELATIVE ADDRESSING

The 8-bit signed displacement in the right byte (bits 8 through 15) of the instruction is multiplied by 2 and added to the updated contents of the program counter. The result is placed in the PC.



3.2.8 CRU RELATIVE ADDRESSING

The 8-bit signed displacement in the right byte of the instruction is added to the CRU base address (bits 3 through 14 of the workspace register 12). The result is the CRU address of the selected CRU bit.



3.3 TERMS AND DEFINITIONS

The terms used in describing the instructions of the 9900 are defined in Table 4.

TABLE 4
TERM DEFINITIONS

TERM	DEFINITION
В	Byte indicator (1=byte, 0 = word)
С	Bit count
D	Destination address register
DA	Destination address
IOP	Immediate operand
LSB(n)	Least significant (right most) bit of (n)
MSB(n)	Most significant (left most) bit of (n)
N	Don't care
PC	Program counter
Result	Result of operation performed by instruction
s	Source address register
SA	Source address
ST	Status register
STn	Bit n of status register
т _D	Destination address modifier
т _S	Source address modifier
WR	Workspace register (working register)
WRn	Workspace register n
(n)	Contents of n
a→b	a is transferred to b
ln!	Absolute value of n
+	Arithmetic addition
	Arithmetic subtraction
AND	Logical AND
OR	Logical OR
⊕	Logical exclusive OR
n	Logical complement of n

3.4 STATUS REGISTER

The status register contains the interrupt mask level and information pertaining to the instruction operation. Table 5 explains the bit indications.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ST0	ST1	ST2	ST3	ST4	ST5	ST6		not	used	(=0)		ST 12	ST13	ST14	ST15
L>	A>	=	С	0	Р	x						ı	nterrup	ot Masi	

3-24

TABLE 5
STATUS REGISTER BIT DEFINITIONS

BIT	NAME	INSTRUCTION	CONDITION TO SET BIT TO 1
ST0	LOGICAL	С,СВ	If MSB(SA) = 1 and MSB(DA) = 0, or if MSB(SA) = MSB(DA)
	GREATER		and MSB of [(DA)-(SA)] = 1
	THAN	СІ	If MSB(WR) = 1 and MSB of IOP = 0, or if MSB(WR) = MSB of
			IOP and MSB of [IOP-(WR)] = 1
		ABS	If (SA) ≠ 0
		All Others	If result ≠ 0
ST1	ARITHMETIC	С,СВ	If MSB(SA) = 0 and MSB(DA) = 1, or if MSB(SA) = MSB(DA)
	GREATER		and MSB of [(DA)-(SA)] = 1
	THAN	СІ	If MSB(WR) = 0 and MSB of IOP = 1, or if MSB(WR) = MSB of
			IOP and MSB of [IOP-(WR)] = 1
		ABS	If MSB(SA) = 0 and (SA) \neq 0
		All Others	If MSB of result = 0 and result \neq 0
ST2	EQUAL	C, CB	If (SA) = (DA)
	}	C1	If (WR) = IOP
		· coc	If (SA) and (DA) = 0
		czc	If (SA) and (DA) = 0
		ТВ	If CRUIN = 1
		ABS	If (SA) = 0
		All Others	If result = 0
ST3	CARRY	A, AB, ABS, AI, DEC,	
		DECT, INC, INCT,	If CARRY OUT = 1
		NEG, S, SB	
	1	SLA, SRA, SRC, SRL	If last bit shifted out = 1
ST4	OVERFLOW	A, AB	If MSB(SA) = MSB(DA) and MSB of result ≠ MSB(DA)
		Al	If MSB(WR) = MSB of IOP and MSB of result ≠ MSB(WR)
	1	S, SB	If MSB(SA) ≠ MSB(DA) and MSB of result ≠ MSB(DA)
		DEC, DECT	If MSB(SA) = 1 and MSB of result = 0
		INC, INCT	If MSB(SA) = 0 and MSB of result = 1
	1	SLA	If MSB changes during shift
	}	DIV	If MSB(SA) = 0 and MSB(DA) = 1, or if MSB(SA) = MSB(DA)
			and MSB of [(DA)-(SA)] = 0
		ABS, NEG	If (SA) = 8000 ₁₆
ST5	PARITY	CB, MOVB	If (SA) has odd number of 1's
		LDCR, STCR	If 1 ≤ C ≤ 8 and (SA) has odd number of 1's
		AB, SB, SOCB, SZCB	If result has odd number of 1's
ST6	XOP	XOP	If XOP instruction is executed
	INTERRUPT	LIMI	If corresponding bit of IOP is 1
ST12-ST15			

3.5 INSTRUCTIONS

3.5.1 Dual Operand Instructions with Multiple Addressing Modes for Source and Destination Operand

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
General format:		OP COD	E	В	Т	D		D			Т	s		5	3	

If B = 1 the operands are bytes and the operand addresses are byte addresses. If B = 0 the operands are words and the operand addresses are word addresses.

The addressing mode for each operand is determined by the T field of that operand.

T _S OR T _D	S OR D	ADDRESSING MODE	NOTES
00	0, 1, 15	Workspace register	. 1
01	0, 1, 15	Workspace register indirect	
10	0	Symbolic	4
10	1, 2, 15	Indexed	2,4
. 11	0, 1, 15	Workspace register indirect auto-increment	3

NOTES: 1. When a workspace register is the operand of a byte instruction (bit 3 = 1), the left byte (bits 0 through 7) is the operand and the right byte (bits 8 through 15) is unchanged,

- 2. Workspace register 0 may not be used for indexing.
- 3. The workspace register is incremented by 1 for byte instructions (bit 3 = 1) and is incremented by 2 for word instructions (bit 3 = 0).
- 4. When $T_S = T_D = 10$, two words are required in addition to the instruction word. The first word is the source operand base address and the second word is the destination operand base address.

	OP	СО	DE	В		RESULT	STATUS	
MNEMONIC	0	1	2	3	MEANING	COMPARED	BITS	DESCRIPTION
	L.					TO 0	AFFECTED	<u> </u>
А	1	0	1	0	Add	Yes	0-4	(SA)+(DA) → (DA)
AB	1	0	1	1	Add bytes	Yes	0-5	(SA)+(DA) → (DA)
С	1	0	0	0	Compare	No	0-2	Compare (SA) to (DA) and set appropriate status bits
СВ	1	0	0	1	Compare bytes	No	0-2,5	Compare (SA) to (DA) and set appropriate status bits
s	0	1	1	0	Subtract	Yes	0-4	(DA) (SA) -> (DA)
SB	0	1	1	1	Subtract bytes	Yes	0-5	(DA) - (SA) → (DA)
soc	1	1	1	0	Set ones corresponding	Yes	0-2	(DA) OR (SA) → (DA)
SOCB	1	1	1	1	Set ones corresponding bytes	Yes	0-2,5	(DA) OR (SA) → (DA)
szc	0	1	0	0	Set zeroes corresponding	Yes	0-2	(DA) AND (SA) → (DA)
SZCB	0	1	0	1	Set zeroes corresponding bytes	Yes	0-2,5	(DA) AND (SA) → (DA)
MOV	1	1	0	0	Move	Yes	0-2	(SA) → (DA)
MOVB	1	1	0	1	Move bytes	Yes	0-2,5	(SA) → (DA)

3.5.2 Dual Operand Instructions with Multiple Addressing Modes for the Source Operand and Workspace Register Addressing for the Destination

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
General format:			OP CC	DE				D			Т	s			3	

The addressing mode for the source operand is determined by the T_S field.

TS	S	ADDRESSING MODE	NOTES
00	0, 1, 15	Workspace register	
01	0, 1, 15	Workspace register indirect	Į į
10	0	Symbolic	
10	1, 2, 15	Indexed	1
11	0, 1, 15	Workspace register indirect auto increment	2

NOTES: 1. Workspace register 0 may not be used for indexing.

2. The workspace register is incremented by 2.

MNEMONIC	OP CODE 0 1 2 3 4 5	MEANING	RESULT COMPARED TO 0	STATUS BITS AFFECTED	DESCRIPTION
coc	001000	Compare ones	No	2	Test (D) to determine if 1's are in each bit
czc	001001	corresponding Compare zeros corresponding	No	2	position where 1's are in (SA). If so, set ST2. Test (D) to determine if 0's are in each bit position where 1's are in (SA). If so, set ST2.
XOR	001010	Exclusive OR	Yes	0-2	(D) ⊕ (SA) → (D)
MPY	001110	Multiply	No		Multiply unsigned (D) by unsigned (SA) and place unsigned 32-bit product in D (most significant) and D+1 (least significant). If WR15 is D, the next word in memory after WR15 will be used for the least significant half of the product.
DIV	001111	Divide	No	4	If unsigned (SA) is less than or equal to unsigned (D), perform no operation and set ST4. Otherwise, divide unsigned (D) and (D+1) by unsigned (SA). Quotient → (D), remainder → (D+1). If D = 15, the next word in memory after WR 15 will be used for the remainder.

3.5.3 Extended Operation (XOP) Instruction

	0	_1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
General format:	0	0	1	0	1	1		D			Т	s		5	3	

The T_S and S fields provide multiple mode addressing capability for the source operand. When the XOP is executed,

ST6 is set and the following transfers occur:

 $(40_{16} + 4D) \rightarrow (WP)$ $(42_{16} + 4D) \rightarrow (PC)$ SA \rightarrow (new WR11) (old WP) \rightarrow (new WR13) (old PC) \rightarrow (new WR14)

(old ST) → (new WR15)

The 9900 does not test interrupt requests (INTREQ) upon completion of the XOP instruction.

3.5.4 Single Operand Instructions

	0	1	2	3	4	5	6	7	8	9	10	_ 11	12	13	14	15
General format:					OP C	ODE					Т	s			S	

The T_S and S fields provide multiple mode addressing capability for the source operand.

SBP 9900A, SBP 9900A-1

	OP CODE		RESULT	STATUS	we do
MNEMONIC	0 1 2 3 4 5 6 7 8 9	MEANING	COMPARED	BITS	DESCRIPTION
			TO 0	AFFECTED	en e
В	$0\; 0\; 0\; 0\; 0\; 1\; 0\; 0\; 0\; 1$	Branch	No	-	SA → (PC)
BL	0000011010	Branch and link	No	-	$(PC) \rightarrow (WR11); SA \rightarrow (PC)$
BLWP	$0\; 0\; 0\; 0\; 0\; 1\; 0\; 0\; 0\; 0$	Branch and load	No	_	$(SA) \rightarrow (WP); (SA+2) \rightarrow (PC);$
		workspace pointer			(old WP) \rightarrow (new WR 13);
					(old PC) → (new WR14);
			*		(old ST) → (new WR15);
					the interrupt input (INTREQ) is not
1					tested upon completion of the
					BLWP instruction.
CLR	0000010011	Clear operand	No	_	0 → (SA)
SETO	$0\ 0\ 0\ 0\ 0\ 1\ 1\ 1\ 0\ 0$	Set to ones	No	-	FFFF ₁₆ → (SA)
INV	$0\; 0\; 0\; 0\; 0\; 1\; 0\; 1\; 0\; 1$	Invert	Yes	0-2	(SA) → (SA)
NEG	0000010100	Negate	Yes	0-4	-(SA) → (SA)
ABS	0000011101	Absolute value*	No	0-4	(SA) → (SA)
SWPB	0000011011	Swap bytes	No	- 1	(SA), bits 0 thru $7 \rightarrow$ (SA), bits
					8 thru 15; (SA), bits 8 thru 15 →
•					(SA), bits 0 thru 7.
INC	0000010110	Increment	Yes	0-4	(SA) + 1 → (SA)
INCT	0000010111	Increment by two	Yes	0-4	(SA) + 2 → (SA)
DEC	0000011000	Decrement	Yes	0-4	(SA) - 1 → (SA)
DECT	0000011001	Decrement by two	Yes	0-4	(SA) - 2 → (SA)
χţ	0000010010	Execute	No	_	Execute the instruction at SA.

^{*}Operand is compared to zero for status bit.

3.5.5 CRU Multiple-Bit Instructions

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
General format:			OP C	ODE				С			т	s		5	3	

The C field specifies the number of bits to be transferred. If C=0, 16 bits will be transferred. The CRU base register (WR12, bits 3 through 14) defines the starting CRU bit address. The bits are transferred serially and the CRU address is incremented with each bit transfer, although the contents of WR12 is not affected. T_S and S provide multiple mode addressing capability for the source operand. If S or fewer bits are transferred (S = 1 through S), the source address is a byte address. If S or more bits are transferred (S = 0, 9 through 15), the source address is a word address. If the source is addressed in the workspace register indirect auto increment mode, the workspace register is incremented by 1 if S = 1 through S, and is incremented by 2 otherwise.

3-28

[†] If additional memory words for the execute instruction are required to define the operands of the instruction located at SA, these words will be accessed from PC and the PC will be updated accordingly. The instruction acquisition signal (IAQ) will not be true when the 9900 accesses the instruction at SA. Status bits are affected in the normal manner for the instruction executed.

MNEMONIC	OP CODE 0 1 2 3 4 5	MEANING	RESULT COMPARED TO 0	STATUS BITS AFFECTED	DESCRIPTION
LDCR	001100	Load communcation register	Yes	0-2,5 [†]	Beginning with LSB of (SA), transfer the specified number of bits from (SA) to the CRU.
STCR	001101	Store communcation register	Yes	0-2,5 [†]	Beginning with LSB of (SA), transfer the specified number of bits from the CRU to (SA). Load unfilled bit positions with 0.

[†]ST5 is affected only if $1 \le C \le 8$.

3.5.6 CRU Single-Bit Instructions

	0_	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
General format:				OP CC	DE						SIGNE	D DIS	PLACE	MENT		

CRU relative addressing is used to address the selected CRU bit.

MNEMONIC	OP CODE 0 1 2 3 4 5 6 7	MEANING	STATUS BITS AFFECTED	DESCRIPTION
SBO	00011101	Set bit to one	_	Set the selected CRU output bit to 1.
SBZ	00011110	Set bit to zero	-	Set the selected CRU output bit to 0.
ТВ	00011111	Test bit	2	If the selected CRU input bit = 1, set ST2.

3.5.7 Jump Instructions

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
General format:				OP CC	DE						Ð	ISPLA	CEMEN	ΙT		

Jump instructions cause the PC to be loaded with the value selected by PC relative addressing if the bits of ST are at specified values. Otherwise, no operation occurs and the next instruction is executed since PC points to the next instruction. The displacement field is a word count to be added to PC. Thus, the jump instruction has a range of -128 to 127 words from memory-word address following the jump instruction. No ST bits are affected by jump instruction.

*********	OP CODE	MEANING	ST CONDITION TO LOAD PC
MNEMONIC	0 1 2 3 4 5 6 7	MEANING	SI CONDITION TO LOAD FC
JEQ	0 0 0 1 0 0 1 1	Jump equal	ST2 = 1
JGT	0 0 0 1 0 1 0 1	Jump greater than	ST1 = 1
JH	00011011	Jump high	ST0 = 1 and ST2 = 0
JHE	00010100	Jump high or equal	ST0 = 1 or ST2 = 1
JL .	00011010	Jump low	ST0 = 0 and ST2 = 0
JLE	00010010	Jump low or equal	ST0 = 0 or ST2 = 1
JLT	0 0 0 1 0 0 0 1	Jump less than	ST1 = 0 and ST2 = 0
JMP	00010000	Jump unconditional	unconditional
JNC	00010111	Jump no carry	ST3 = 0
JNE	00010110	Jump not equal	ST2 = 0
JNO	00011001	Jump no overflow	ST4 = 0
JOC	00011000	Jump on carry	ST3 = 1
JOP	00011100	Jump odd parity	ST5 = 1

SBP 9900A, SBP 9900A-1

3.5.8 Shift Instructions

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
General format:				OP CC	DDE					(:			V	v	

If C = 0, bits 12 through 15 of WRO contain the shift count. If C = 0 and bits 12 through 15 of WRO ≈ 0 , the shift count is 16.

MANISMONIO			0	P C	10:	DE			145.41110	RESULT	STATUS BITS	DESCRIPTION
MNEMONIC	0	1	2	3	4	5	6	7	MEANING	COMPARED TO 0	AFFECTED	DESCRIPTION
SLA	0	0	0	0	1	0	1	0	Shift left arithmetic	Yes	0-4	Shift (WR) left, Fill vacated bit positions with 0.
SRA	0	0	0	0	1	0	0	0	Shift right arithmetic	Yes	0-3	Shift (WR) right. Fill vacated bit positions with original MSB of (WR).
SRC	0	0	0	0	1	0	1	1	Shift right circular	Yes	0-3	Shift (WR) right. Shift previous LSB into MSB.
SRL	0	0	0	0	1	0	0	1	Shift right logical	Yes	0-3	Shift (WR) right. Fill vacated bit positions with 0's.

3.5.9 Immediate Register Instructions

 O
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15

General format:

 OP CODE
 N
 W

 IOP

***********	OP CODE		RESULT	STATUS	0.50001071011
MNEMONIC	0 1 2 3 4 5 6 7 8 9 10	MEANING	COMPARED TO 0	BITS AFFECTED	DESCRIPTION
AI	00000010001	Add immediate	Yes	0-4	(WR) + IOP → (WR)
ANDI	00000010010	AND immediate	Yes	0-2	(WR) AND IOP → (WR)
СІ	00000010100	Compare immediate	Yes	0-2	Compare (W) to IOP and set appropriate status bits
LI	00000010000	Load immediate	Yes	0-2	IOP → (WR)
ORI	00000010011	OR immediate	Yes	0-2	(WR) OR IOP → (WR)

3.5.10 Internal Register Load Immediate Instructions

General format: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

| OP CODE | IOP |

MAITMONIO				(OP (CO	DE					MEANING	DECORIDATION
MNEMONIC	0	1	2	3	4	.5	6	7	8	9	10	MEANING	DESCRIPTION
LWPI	0	0	0	0	0	0	1	0	1	1	1	Load workspace pointer immediate	$IOP \rightarrow (WP)$, no ST bits affected
LIMI	0	0	0	0	0	0	1	1	0	0	0	Load interrupt mask	IOP, bits 12 thru 15 → ST12
												<u> </u>	thru ST15

3-30

279

3.5.11 Internal Register Store Instructions

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
General format:						OP CC	DDE					N		V	v	

No ST bits are affected.

MNEMONIC				0	PC	OE	ÞΕ					MEANING	DESCRIPTION
MINEMONIC	0	1	2	3	4	5	6	7	8	9	10	WEANING	DESCRIPTION
STST	0	0	0	0	0	0	1	0	1	1	0	Store status register	(ST) → (WR)
STWP	0	0	0	0	0	0	1	0	1	0	1	Store workspace pointer	(WP) → (WR)

3.5.12 Return Workspace Pointer (RTWP) Instruction

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
General format:	0	0	0		0	0	1	1	1	0	0			N		

The RTWP instruction causes the following transfers to occur:

(WR15) → (ST)

 $(WR14) \rightarrow (PC)$

 $(WR13) \rightarrow (WP)$

3.5.13 External Instructions

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
General format:						OP CC	DDE							N]

External instructions cause the three most-significant address lines (A0 through A2) to be set to the below-described levels and the CRUCLK line to be pulsed, allowing external control functions to be initiated.

MNEMONIC	OP CODE	MEANING	STATUS BITS	DESCRIPTION	ADDRESS BUS			
	0 1 2 3 4 5 6 7 8 9 10		AFFECTED		Α0	Α1	A2	
IDLE	00000011010	Idle		Suspend SBP 9900A instruction execution until an interrupt, LOAD, or RESET occurs	L	н	L	
RSET	00000011011	Reset	12-15	0 → ST12 thru ST15	L	Н	Н	
CKOF	00000011110	User defined			н	Н	L	
CKON	00000011101	User defined			н	L	Н	
LREX	00000011111	User defined			н	Н	Н	

3.6 MICROINSTRUCTION CYCLE

The SBP 9900A includes circuitry which will indicate the completion of a microinstruction cycle. Designated as the CYCEND function, it provides CPU status that can simplify system design. The CYCEND output will go to a low logic level as a result of the low-to-high transistion of each clock pulse which initiates the last clock of a microinstruction.

3.7 SBP 9900A INSTRUCTION EXECUTION TIMES

Instruction execution times for the SBP 9900A are a function of:

- Clock cycle time, t_c
- 2) Addressing mode used where operands have multiple addressing mode capability
- 3) Number of wait states required per memory access.

The following Table 6 lists the number of clock cycles and memory accesses required to execute each SBP 9900A instruction. For instructions with multiple addressing modes for either or both operands, the table lists the number of clock cycles and memory accesses with all operands addressed in the workspace-register mode. To determine the additional number of clock cycles and memory accesses required for modified addressing, add the appropriate values from the referenced tables. The total instruction-execution time for an instruction is:

$$T = t_C (C + W \cdot M)$$

where:

T = total instruction execution time;

tc = clock cycle time;

C = number of clock cycles for instruction execution plus address modification;

W = number of required wait states per memory access for instruction execution plus address modification:

M = number of memory accesses.

As an example, the instruction MOVB is used in a system with $t_c = 0.5 \mu s$ and no wait states are required to access memory. Both operands are addressed in the workspace register mode:

$$T = t_C (C + W \cdot M) = 0.5 (14 + 0 \cdot 4) \mu s = 7 \mu s.$$

If two wait states per memory access were required, the execution time is:

$$T = 0.5 (14 + 2.4) \mu s = 11 \mu s.$$

If the source operand was addressed in the symbolic mode and two wait states were required:

T =
$$t_C$$
 (C + W•M)
C = 14 + 8 = 22
M = 4 + 1 = 5
T = 0.5 (22 + 2•5) μ s = 16 μ s.

TABLE 6
INSTRUCTION EXECUTION TIMES

	CLOCK	MEMORY	ADDR	ESS		CLOCK	MEMORY	ADDR	ESS
INSTRUCTION	CYCLES	ACCESS	MODIFICA	TION	INSTRUCTION	CYCLES	ACCESS	MODIFICA	ATION†
	С	м	SOURCE	DEST		С	M	SOURCE	DEST
Α	14	4	A	А	LWPI	10	2	-	_
AB	14	4	В	В	MOV	14	4	A	Α
ABS (MSB = 0)	.12	2	A	-	MOVB	14	4	В	8
(MSB = 1)	14	3	A	-	MPY	52	5	A	-
Al	14	4	-	_	NEG	12	3	A	-
ANDI	14	4	_	-	ORI	14	4	-	_
В	8	2	A	l –	RSET	12	1	-	-
BL	12	3	A	-	RTWP	14	4	-	_
BLWP	26	6	A	_	s	14	4	Α	Α
С	14	3	A	A	SB	14	4	В	8
СВ	14	3	В	В	SBO	12	2	·-	l – .
CI	14	3	_	-	SBZ	12		-	_
CKOF	12	1	-	_	SETO	10	3	A	
CKON	12	1	_	_	Shift (C ≠ 0)	12+2C	3	-	_
CLR	10	3	A	-	(C = 0, Bits 12-15			ł	
coc	14	3	A	-	of WRO = 0)	52	4	-	_
CZC	14	3	A	-	(C = 0, Bits 12-15)				
DEC	10	3	A	-	of WRP = N ≠ 0)	20+2N	4	-	-
DECT	10	3	A	-	soc	14	4	A	A
DIV (ST4 is set)	16	3	A	-	SOCB	14	4	В	В
DIV (ST4 is reset)*	92-124	6	A	-	STCR (C = 0)	60	4	Α	-
IDLE	12	1	_		(1 <c<7)< td=""><td>42</td><td>4</td><td>В</td><td>_</td></c<7)<>	42	4	В	_
INC	10	3	A	-	(C = 8)	44	4	В	-
INCT	10	3	A	-	(9 <c<15)< td=""><td>58</td><td>4</td><td>A</td><td>-</td></c<15)<>	58	4	A	-
INV	10	3	Α .	- '	STST	8	2	_	_
Jump (PC is changed)	10	1	-	-	STWP	8	2	-	-
(PC is not changed)	8	1	_	-	SWPB	10	3	Α	-
LDCR (C = 0)	52	3	Α	- ·	szc	14	4	Α	Α .
(1 <c<8)< td=""><td>20+2C</td><td>3</td><td>В</td><td>-</td><td>SZCB</td><td>14</td><td>4</td><td>В</td><td>В</td></c<8)<>	20+2C	3	В	-	SZCB	14	4	В	В
(9 <c<15)< td=""><td>20+2C</td><td>3</td><td>A</td><td>i –</td><td>тв</td><td>12</td><td>2</td><td>l –</td><td> -</td></c<15)<>	20+2C	3	A	i –	тв	12	2	l –	-
LI	12	3	_	_	x**	8	2	A	-
LIMI	14	2	_	_	XOP	36	8	A	-
LREX	12	1	_	i –	xor	14	4	А	
RESET function	26	5		-,	Undefined op codes:				
LOAD function	22	5	_		0000-01FF,0320-033F,0C00-0FFF,	6	1	-	l –
Interrupt context switch	22	5		_	0780-07FF				1

^{*}Execution time is dependent upon the partial quotient after each clock cycle during execution.

ADDRESS MODIFICATION

	COL	JMN A	COL	UMN B
ADDRESSING MODE	CLOCK	MEMORY ACCESSES	CLOCK	MEMORY ACCESSES
WR (T _S or T _D = 00)	0	M 0	C	M 0
WR indirect (Ts or Tp = 01)	4	1	4	1
WR indirect auto-increment (T _S or T _D = 11)	8	2	6	2
Symbolic (T_S or $T_D = 10$, S or $D = 0$)	8	1	8	1
Indexed (T _S or T _D = 10, S or D \neq 0)	8	2	8	2

^{**}Execution time is added to the execution time of the instruction located at the source address minus 4 clock cycles and 1 memory access time.

[†]The letters A and B refer to the respective columns in the Address Modification Table.

4. INTERFACING

The input/output (I/O) accommodations have been designed for TTL compatibility. Direct interfacing, supportable by the entire families of catalog devices, is shown in Figure 13.




FIGURE 13 - MINIMUM SBP 9900A SYSTEM

4.1 INPUT CIRCUIT

The input circuit used on the SBP 9900A is basically an RTL configuration which has been modified for TTL compatibility as shown in Figure 14. An input-clamping diode is incorporated to limit negative excursions (ringing) when the SBP 9900A is on the receiving end of a transmission line; and input switching threshold of nominally +1.5 volts has been specified for improved noise immunity. This threshold is achieved via two resistors which function as a voltage divider to increase the one VBE threshold of the I²L input transistor to +1.5 volts.




FIGURE 14 - SCHEMATICS OF INPUTS AND INPUT/OUTPUTS

The input circuit characteristics for input current versus input voltage are shown in Figure 15. The 10-k Ω and 20-k Ω load lines and threshold knee at +1.5 volts provide a high-impedance characteristic to reduce input loading and improve the low-logic-level input noise immunity over some standard TTL inputs. Full compatibility is maintained with virtually all 5-volt-logic families even when the SBP 9900A is powered down (injector current reduced).

4.1.1 Sourcing Inputs

The inputs may be driven directly by most 5-volt-logic families. Functions that feature internal pull-up resistors at their outputs usually require no external interface components. Functions that feature open-collector outputs generally require external pull-up resistors.

4.1.2 Terminating Unused Inputs

Inputs that are selected to be hardwired to a logic-level low may be connected directly to




FIGURE 15 - TYPICAL INPUT CHARACTERISTICS

ground. Inputs that are selected to be hardwired to a logic-level high must be tied, via a current limiting (pull-up) resistor, to a logic-level-high low-impedance voltage source such as V_{CC}. A single resistor common to all (N) inputs may be used for transient protection.




FIGURE 16 - SCHEMATICS OF OUTPUTS AND INPUT/OUTPUTS

4.2 OUTPUT CIRCUIT

The output circuit selected for the SBP 9900A is a current-injected, open-collector transistor shown in Figure 16. Since this transistor is current-injected, output sourcing capability is directly related to injector current. In other words, the number of loads that may be driven by an SBP 9900A output is directly reduced as injector current is reduced.


The output circuit characteristic for low-level output voltage (VOL) versus low-level output current (IOL) is shown in Figure 17. At rated injector current, the SBP 9900A output circuit offers a low-level output voltage of typically 220 mV.

The output circuit characteristics for 1) high-level output voltage (VOH) and current (IOH), 2) rise times, and 3) next stage input noise immunity, are a function of the load circuit being driven. The load circuit may be either:

> A) the direct input of a five-volt-logic family if no source current is required

or, for greater noise immunity and improved rise times,

> B) the direct input of a five-volt-logic family in conjunction with a discrete pull-up resistor.



CHARACTERISTICS

4.2.1 OUTPUT LOAD RESISTOR

When a discrete pull-up resistor R_L is utilized, the fanout requirements will restrict both its maximum and minimum values. The maximum load resistor value R_{L(max)} will maintain the high-level output voltage minimum (2.4 V) while conducting $IOH + N \cdot IIH(Ioad)$. $R_{L(max)}$ may be calculated as shown in Figure 18.

The minimum load resistor R_L(min) should insure that the arithmetic sum of the current through R_L and the sink currents of the loads is less than IOL. RL(min) may be calculated as shown in Figure 18.

Table 7 shows, for convenience, RL(Min) and RL(Max) values for several fanout values.

HIGH-LEVEL (OFF-STATE) CIRCUIT CALCULATIONS

The allowable voltage drop across the load resistor (V_{RL}) is the difference between the pull-up source and the V_{OH} level required at the load:

The total current through the load resistor (I_{RL}) is the sum of the load current and the high-level output current (I_{OH}):

$$I_{RL}$$
 = Load Current (into the load inputs) + I_{OH} where: I_{OH} = 400 μ A max


Therefore, calculations for the maximum value of RL would be:


$$R_{L(max)} \text{ in ohms} = \frac{V_{source} - V_{OH min}}{Load Current + 400 \mu A}$$

LOW-LEVEL (ON-STATE) CIRCUIT CALCULATIONS

The maximum current through the load resistor when the output is on, plus the amount of current from the low-level input load, must be limited to the I_{OL} capability of the output. Therefore, the equation is:

$$R_{L(min)} = \frac{V_{source} - V_{OL max}}{I_{OL} - I_{load}}$$





Assume: $V_{\text{source}} = 5 \text{ V}, V_{\text{OH(min)}} = 2.4 \text{ V},$ $N = 5, I_{\text{IH}} = 50 \mu\text{A}$

$$R_{L(max)} = \frac{V_{source} - V_{OH}}{I_{load} + I_{OH}}$$

$$R_{L(max)} = \frac{5 V - 2.4 V}{250 \mu A + 400 \mu A} = \frac{2.6}{0.00065} \Omega = 4000 \Omega$$

A. RL MAXIMUM CALCULATIONS

979

Assume: $V_{\text{SOURCe}} = 5 \text{ V}, V_{\text{OL}} = 0.4 \text{ V}, I_{\text{IL}} = 2 \text{ mA},$ N = 5, I_{OL} capability = 20 mA

$$R_{L(min)} = \frac{V_{source} - V_{OL}}{I_{OL} - I_{load}}$$

$$R_{L(min)} = \frac{5 \text{ V} - 0.4 \text{ V}}{20 \text{ mA} - 10 \text{ mA}} = \frac{4.6}{0.01} \Omega = 460 \Omega$$

B. R. MINIMUM CALCULATIONS

FIGURE 18 - OUTPUT LOAD RESISTOR CALCULATIONS

3

TABLE 7 OUTPUT LOAD RESISTOR VALUES (R_L)

TYPE OF		VING OAD		RIVING LOADS		VING OADS
LOGIC	R _{L(min)}	R _{L(max)}	R _{L(min)}	R _{L(max)}	R _{L(min)}	R _{L(max)}
54LS/74LS	234 Ω	6190 Ω	252 Ω	5200 Ω	280 Ω	4333 Ω
54/74	250 Ω	5909 Ω	383 Ω	4333 Ω	1150 Ω	$3250~\Omega$
54S/74S	256 Ω	5777 Ω	460 Ω	4160 Ω	2300 Ω	2888 Ω
MOS	230 Ω	6341 Ω	230 Ω	5777 Ω	231 Ω	5200 Ω
C-MOS	230 Ω	$6500~\Omega$	230 Ω	6500 Ω	231 Ω	$6498~\Omega$
(CONDITIONS:			And unit loads of:	IIL	ΉΗ
	$V_{source} = 5 V$			54LS/74LS	0.36 mA	10 μA
	V _{OH} = 2.4 V (Sati	sfies most 5-V logic	:),	54/74	1.6 mA	40 μΑ
	$V_{OL} = 0.4 V$			54\$/74\$	2 mA	50 μA
	I _{OH} = 400 μA (Ma	aximum leakage),		N-MOS	10 µA	10 μΑ
	IOL = 20 mA			C-MOS	10 pA	10 pA

5. POWER SOURCE

1²L is a current-injected logic. When the injector and ground pins are placed across a curve tracer, the processor V-I characteristic will resemble that of a silicon switching diode. Any voltage or current source capable of supplying the desired current at the injector node voltage required will suffice. A dry-cell battery, a 5-volt TTL power supply, a programmable current supply (See Figure 19) — literally whatever power source is convenient can be used for most cases. For example, if a 5-volt TTL power supply is to be used, a series dropping resistor should be connected between the 5-volt supply and the injector pins of the I²L device, as illustrated in Figure 20, to select the desired operating current.





FIGURE 19 - INJECTOR CURRENT SOURCE




GENERAL FORMULA (OHM'S LAW)

EXAMPLE FOR V_{SUPPLY} = 5V, AND I_{CC} = 500 mA:

$$R_{DROP} = \frac{5 - 1.05}{0.5} = \frac{3.95}{0.5} = 7.9 \text{ OHMS}$$

FIGURE 20 - INJECTOR CURRENT CALCULATIONS

Figures 21 and 22 show the typical injector node voltages that occur across the temperature and injector current ranges.






FIGURE 21 — INJECTOR NODE VOLTAGE vs FREE AIR TEMPERATURE

FIGURE 22 — INJECTOR-NODE VOLTAGE vs INJECTOR CURRENT

SBP 9900A, SBP 9900A-1

ELECTRICAL AND MECHANICAL SPECIFICATIONS 6.

6.1 SBP 9900A AND SBP 9900A-1* RECOMMENDED OPERATING CONDITIONS AT ICC = MAX † (UNLESS OTHERWISE NOTED)

UNI
Τ.
- mΔ
V
mA
МН
7
ns
ns
ns
╛
7
ns
7
1
T
٦
7
ns
7
7
∵ °c
25

^{*} References to SBP 9900A apply equally to the SBP 9900A-1 throughout this document except in 6.3 Switching Characteristics, SBP 9900A-1 complies with JAN specification MIL-M-38510/46001 and MIL-STD-883 processing.

[†] For conditions shown as MIN, NOM, MAX, use the appropriate value specified under recommended operating conditions.

6.2 SBP 9900A AND SBP 9900A-1* CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

	PARAMETER		TEST CO	NDITIONS†	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
٧ _{IK}	Input clamp voltage		I _{CC} = MIN,	I _I = -12 mA			-1.5	V
		I/O Pins	I _{CC} = NOM,	V _{IH} = 2 V,			350	μА
1	Lou High level output current	Other outputs	V _{1L} = 0.8 V,	V _{OH} = 2.4 V			50	μА
¹он	High-level output current	I/O Pins	I _{CC} = NOM,	V _{IH} = 2 V			1	mA
		Other outputs	V _{IL} = 0.8 V,	V _{OH} = 5.5 V			250	μΑ
VOL	Low-level output voltage		I _{CC} = NOM, V _{II_} = 0.8 V,	V _{IH} = 2 V I _{OL} = 20 mA			0.4	٧
		Clock	 			0.6	1	mA
1	Input current	All other inputs	I _{CC} = NOM,	V ₁ = 2.4 V		200	300	μΑ

6.3 SBP 9900A AND SBP 9900A-1* SWITCHING CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED), I_{CC} = MAX, SEE FIGURES 23 AND 24

PARAMETER	EROM	то	TEST CONDITIONS	SE	3P 990	0A	SBI	P 9900	A-1*	UNIT
PANAMETER	FROM	10	LEST CONDITIONS.	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH or tPHL	CLOCK	ADDRESS BUS (A0 - A14)			90	130		90	140	ns
tpLH or tpHL	CLOCK	DATA BUS (DO - D15)			105	145		105	155	ns
tPLH or tPHL	CLOCK	WRITE ENABLE (WE)			100	155		100	185	ns
tpLH or tpHL	CLOCK	CYCLE END (CYCEND)			90	135		90	145	ns
tPLH or tPHL	CLOCK	DATA BUS IN (DBIN)	0 - 150 - 5		115	160		115	160	ns
tPLH or tPHL	CLOCK	MEMORY ENABLE (MEMEN)	C _L = 150 pF		90	130		90	140	ns
tpLH or tpHL	CLOCK	CRU CLOCK (CRUCK)			95	145		95	155	ns
tPLH or tPHL	CLOCK	CRU DATA OUT (CRUOUT)			110	175		110	185	ns
tPLH or tPHL	CLOCK	HOLD ACKNOWLEDGE (HLDA)			190	290		190	290	ns
tPLH or tPHL	CLOCK	WAIT			90	130		90	130	ns
tPLH or tPHL	CLOCK	INSTRUCTION ACQUISITION (IAQ)			90	130		90	130	ns

[†] For conditions shown MIN, NOM, or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ AII typical values are at I_{CC} = NOM, T_A = 25°C.

References to SBP 9900A apply equally to the SBP 9900A-1 throughout this document except in 6.3 Switching Characteristics, SBP 9900A-1 complies with JAN specification MIL-M-38510/46001 and MIL-STD-883 processing.

SBP 9900A, SBP 9900A-1




FIGURE 23 - SWITCHING-TIME VOLTAGE WAVEFORMS




FIGURE 24 - SWITCHING-TIME LOAD-CIRCUITS

6.4 CLOCK FREQUENCY VS. TEMPERATURE

Stability of the operational frequency over the full temperature range of -55° C to 125° C is illustrated in Figure 25. The effects of temperature on clock frequency are nil above 0°C. Below 0°C the effects are typically less than -5% with respect to the typical performance.





FIGURE 25 - AC PERFORMANCE FREE-AIR TEMPERATURE

7. MECHANICAL DATA



NOTES: A. Each pin centerline is located within 0.010 (2,54) of its true longitudinal position.

B. All linear dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.



SBP 9960 Programmable CRU I/O Expander



SBP 9960 PROGRAMMABLE CRU I/O EXPANDER

1.0 INTRODUCTION

1.1 GENERAL DESCRIPTION

The SBP 9960 Programmable CRU I/O Expander is a ruggedized monolithic software-configurable input/output device fabricated with oxide separated Integrated Injection Logic (I²L) technology. The SBP 9960 provides a flexible and efficient Communications Register Unit (CRU) based interface between the SBP/TMS 9900 series Family of microprocessors and auxiliary systems functions ranging from bit-oriented sensors and actuators to byte/word/n-bit-field oriented peripherals.



Under software control, each of the SBP 9960's sixteen single-bit I/O ports may be individually configured to either the input or output mode. I²L technology enables the SBP 9960's static logic, and TTL compatible I/O, to operate over a very wide ambient temperature range from a single d-c power source with output current sink capability up to 40 mA. When the SBP 9960 is used in conjunction with the SBP 9961 I²L Interrupt-Controller/Timer, the SBP 9960/SBP 9961 pair form an I²L systems alternate to the N-channel MOS TMS 9901 Programmable Systems Interface device while maintaining strict compatibility with existing software handlers developed in support of the TMS 9901.

1.2 KEY FEATURES

- SBP/TMS 9900 Series Microprocessor Family Peripheral
- 16 Individual, Single Bit, Software Configurable I/O Ports
- 20/40 mA current Sinking Outputs
- Software Compatibility with TMS 9901 when used in Conjunction with SBP 9961
- TTL Compatible I/O
- Wide Ambient Temperature Operation
 - SBP 9960CJ: 0°C to +70°C
 - -- SBP 9960EJ: -40°C to +85°C
 - SBP 9960MJ: -55°C to +125°C
 - --- SBP 9960NJ: -55°C to +125°C (with high-reliability processing)
- I²L Technology
 - Constant Current Power Source
 - Fully Static Operation
 - Single Phase Edge-Triggering Clock
 - Wide Temperature Stability

DESIGN GOAL

2.0 FUNCTIONAL DESCRIPTION

2.1 SBP 9960/CPU INTERFACE

The SBP 9960 communicates with the CPU through the communications Register Unit (CRU) interface as shown in Figures 1 and 3. The SBP 9960's CRU interface consists of: a) five CRU address select lines (S0-S4), B) a single chip enable ($\overline{\text{CE}}$), c) a 9960 to CPU serial data-bit line (CRUIN), d) a CPU to 9960 serial data-bit line (CRUOUT), and e) a CPU to 9960 serial data-bit clock (CRUCLK). When $\overline{\text{CE}}$ is activated (logic-level low), S0-S4 select a specific single-bit I/O port as indicated in Table 1. In the case of an SBP 9960 write operation, the datum is transferred from the CPU to the SBP 9960 via the CRUOUT line. The CRUOUT datum is strobed into the selected single-bit port by CRUCLK. In the case of a SBP 9960 read operation, the selected single-bit port is sampled by the CPU via the CRUIN line.




FIGURE 1. SBP9960 FUNCTIONAL BLOCK DIAGRAM

2.2 CRU BIT ASSIGNMENTS

Table 1 describes the SBP 9960's CRU bit assignments. Note that CRU bits 1-14 have been reserved for the SBP 9961 thereby insuring software compatibility between the SBP 9960/SBP9961 pair and the TMS 9901.

2.3 INPUT/OUTPUT

One of sixteen SBP 9960, single-bit, combination open-collector-output/resistor-divider-input I/O ports is conversationally represented in figure 2. As a direct result of the open-collector output structure, the data flow direction through the port is determined by the stored logic-level of the associated output-register bit in combination with the data flow direction of the external device serviced by the port. When

DESIGN GOAL

the output-register bit (Q) is at logic-level high, the corresponding package pin (P) is essentially floating and therefore free to be externally pulled to either the high or low logic-level. In other words, when Q is at logic-level high, the ports data flow direction can be either inward, where an external device pulls P to the high or low logic-level; or the data flow direction can be outward, where an external resistor (R) both pulls P to logic-level high and sources current drive into the inputs of external devices. When Q is at logic-level low, the ports unconditional data flow direction is outward, where P has the capacity to sink 20/40*mA of current from external devices. Q can be reset to logic-level low through CPU execution of a SET BIT TO ZERO (SBZ) instruction; Q can be set to logic-level high through: 1) a hardware initiated reset (RESET), 2) a software initiated reset (REST: CRU BIT 15) preceded by setting the control bit (CRU BIT 0) to logic-level high, or 3) CPU execution of a SET BIT TO ONE (SBO) instruction. Note that both RESET and RST affect all sixteen single-bit I/O ports while CPU execution of either an SBO or SBZ instruction can be targeted at an individual single-bit port independent of uninvolved ports. Once the data flow direction has been established for each single-bit port, CPU communication with the external devices driven or sensed by each individual port is effected through execution of the CRU instructions: LDCR, STCR, SBO, SBZ, and TB.




FIGURE 2. 1 OF 16 SINGLE-BIT I/O PORTS

DESIGN GOAL



^{*}Outputs P0, P1, P2, and P3 have extended current sink capability to 40 mA.

TABLE 1 - SBP 9960 CRU BIT ASSIGNMENTS

CRU BIT	S0	S1	S2	S3	S4	CRU READ DATA	CRU WRITE DATA			
0	0	0	0	0	0	Control Bit	Control Bit			
1-14						Note 1	Note 1			
15	0	1	1	1	1	"1"	No Operation/ RST ⁽²⁾			
16	1	0	0	0	0	PO Input ⁽³⁾	P0 Output ⁽⁴⁾ (5)			
17	1	0	0	0	1	P1 Å	P1 🛕 (5)			
18	1	0	0	1	0	P2	P2 (5)			
19	1	0	0	1	1	P3	P3 (5)			
20	1	0	1	0	0	P4	P4			
21	1	0	1	0	1	P5	P5			
22	1	0	1	1	0	P6	P6			
23	1	0	1	1	1	P7	P7			
24	1	1	0	0	0	P8	P8			
25	1	1	0	0	1	P9	P9			
26	1	1_	0	1	0_	P10	P10			
27	1	1	0	1	1	P11	P11			
28	1	1	1	0	0	P12	P12			
29	1	1_	1	0	1_	P13	P13			
30	1	1	1	1	0	P14 ¥	P14 ¥			
31	1	1	1	1	1	P15 Input ⁽³⁾	P15 Output ⁽⁴⁾			

- NOTES: (1) Bits 1-14 reserved for SBP 9961 Interval Timer/Interrupt Controller
 - (2) Writing a zero to bit 15 while CONTROL = 1 executes a software reset of the I/O ports.
 - (3) Data present on the port will be read without affecting the data.
 - (4) Writing data to the port will both program the port to the output mode and output the data.
 - (5) These outputs are provided with extended sink-current capability to 40 mA.

2.4 SYSTEM OPERATION

During a typical power-up sequence of a SBP 9960-based system, RESET should be activated (logic-level low) to force the SBP 9960 to the state where each of the sixteen individual single-bit I/O ports is in the input mode. System software should then configure each single-bit port as required. If a given port must be reconfigured from the input to output mode after power-up, the associated output-register bit must be set to logic-level high through CPU execution of an SBO instruction.

2.5 SBP 9960/SBP 9961 EMULATION OF THE TMS 9901

Figure 3 shows the system configuration of a SBP 9960 functioning in conjunction with a SBP 9961 in emulation of a TMS 9901. Note the common connection of: a) the individual chip enables, and b) the CRU interface lines. For a complete description of the SBP 9961 and the TMS 9901 refer respectively to the SBP 9961 Interrupt-Controller/Timer Data Manual and the TMS 9901 Programmable Systems Interface Data Manual.

DESIGN GOAL




FIGURE 3 - SYSTEM CONFIGURATION USING SBP 9960 AND SBP 9961

DESIGN GOAL

2.6 SBP 9960 PIN ASSIGNMENTS AND FUNCTIONS

SIGNATURE	PIN	I/O	DESCRIPTION	
S0 S1 S2 S3 S4	6 7 8 9 10	12 12 12 12 12	ADDRESS SELECT LINES. The data bit being accessed by the CRU interface is specified by the 5-bit code appearing on S0-S4.	
CRUIN	4	OUT	CRU DATA IN (to CPU). Data specified by S0-S4 is transmitted to the CPU by CRUIN. When $\overline{\text{CE}}$ is not active, CRUIN is pulled to logic-leve high.	
CRUOUT	2	IN	CRU DATA OUT (from CPU). When $\overline{\text{CE}}$ is active data present on the CRUOUT input will be strobed by CRUCLK and written into the CRU bit specified by S0-S4.	
CRUCLK	3	IN	CRU CLOCK (from CPU). CRUCLK specifies that valid data is present on the CRUOUT line.	
RESET	1	IN	POWER-UP RESET. When active (low), $\overline{\text{RESET}}$ forces all I/O's (P0-P15) to input mode.	
CE	5	IN	CHIP ENABLE. When active (low), data may be bidirectionally transferred between the SBP 9960 and the CPU.	
INJ	28		Supply Current RESET 1 [O]28 INJ	
GND	14		Ground Reference CRUOUT 2 27 PO	
P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15	27 26 25 24 23 22 21 20 19 18 17 16 15 13 12	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	CRUIN 4	
			GND 14 [] 15 P12	

DESIGN GOAL

3.1 RECOMMENDED OPERATING CONDITIONS UNLESS OTHERWISE NOTED, ICC = 70 mA

PARAMETER MIN MOM UNIT MAX Supply current, I_{CC} 63 70 77 mΑ 5.5 V High-level output voltage, VOH 20† Low-level output current, IOL mΑ SBP 9960MJ, SBP 9960NJ -55 125 °c Operating free-air temperature, TA SBP 9960EJ -40 85 SBP 9960CJ 0 70

3.2 ELECTRICAL CHARACTERISTICS (OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE, UNLESS OTHERWISE NOTED)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
VIH	High-level input voltage			2			V	
VIL	Low-level input voltage					0.8	V	
VIK	Input clamp voltage	ICC = MIN,	I _j = -12 mA			-1.5	V	
	High level output ourrent	I _{CC} = 70 mA,	V _{IH} = 2 V,			400	T	
ЮН	High-level output current	V _{IL} = 0.8 V,	V _{OH} = 5.5 V	İ		400	μA	
V	Low level output voltage	I _{CC} = 70 mA,	V _{IH} = 2 V,			0.5	V	
VOL	Low-level output voltage	V _{IL} = 0.8 V,	IOL = 20 mA (40 mA§)			0.5	"	
11	Input current	I _{CC} = 70 mA,	V ₁ = 2.4 V		225		μА	

 $^{^\}dagger For \ conditions \ shown \ as \ MAX$, use the appropriate value specified under recommended operating conditions.

3.3 TIMING REQUIREMENTS OVER FULL RANGE OF OPERATING CONDITIONS

PARAMETER		1	/IN	NOM	MAX	UNIT
t _{su}	Setup time for S0-S4, CE, or CRUOUT before CRUCLK			200		ns
t _{su}	Setup time, input before valid CRUIN			200		ns
tw(CRUCLK)	CRU clock pulse width			100		ns
th	Hold time for Address or Data			0		ns

3.4 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS


PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
t _{PD}	Propagation delay, S0-S4 or CE	C _L = 100 pF, R _L = 300 Ω	300	200		
	to valid CRUIN				ns	

DESIGN GOAL

[†]40 mA on extended drive outputs P0, P1, P2, and P3


[†]All typical values are at $I_{CC} = 70$ mA, $T_A = 25^{\circ}$ C.

[§]Extended drive outputs only.




SWITCHING CHARACTERISTICS

4.0 INPUT, OUTPUT, AND INPUT/OUTPUT STRUCTURES



DESIGN GOAL



NOTES: A. EACH PIN CENTERLINE IS LOCATED WITHIN 0.100 OF ITS TRUE LONGITUDINAL POSITION.

B. ALL LINEAR DIMENSIONS ARE IN INCHES (AND PARENTHETICALLY IN MILLIMETERS FOR REFERENCE ONLY). INCH DIMENSIONS GOVERN.





SBP 9961 Interrupt Controller and Timer

DESIGN GOAL

1.0 INTRODUCTION

1.1 GENERAL DESCRIPTION

The SBP 9961 Interrupt Controller and Timer is a ruggedized, monolithic, Communications Register Unit (CRU) programmable, multifunction systems support device fabricated with oxide separated Integrated Injection Logic (I²L) technology. The SBP 9961 provides the SBP/TMS 9900 series Family of Microprocessors with a flexible independently clocked interval/event timer plus maskable prioritized interrupt encoding capability. I²L technology enables the SBP 9961s static logic, and TTL compatible I/O, to operate over a very wide ambient temperature range from a single d-c power source. When the SBP 9961 is used in conjunction with the I²L SBP 9960 CRU I/O Expander, the SBP 9961/SBP 9960 pair form an I²L systems alternate to the N-channel MOS TMS 9901 Programmable Systems Interface device while maintaining strict compatibility with existing software handlers developed in support of the TMS 9901.

1.2 KEY FEATURES

- SBP/TMS 9900 Series Microprocessor Family Peripheral
- 15 Dedicated, Maskable, Prioritized, Encoded Interrupts
- 20 mA Current Sinking Outputs
- 40-Pin Package
- Independently Clocked 14-Bit Interval/Event Timer
- Software Compatible with TMS 9901 when used in conjunction with SBP 9960
- TTL Compatible I/O
- Wide Ambient Temperature Operation
 - SBP 9961CJ: 0°C to +70°C
 - SBP 9961EJ: -40°C to +85°C
 - SBP 9961MJ: -55°C to +125°C
 - SBP 9961NJ: -55°C to +125°C (with high-reliability processing)
- I²L Technology
 - Constant Current Power Source
 - Fully Static Operation
 - Single Phase Edge-Triggering Clock
 - Wide Temperature Stability

2.0 FUNCTIONAL DESCRIPTION

2.1 SBP 9961/CPU INTERFACE

The SBP 9961 communicates with the CPU through the Communications Register Unit (CRU) interface as shown in Figures 1 and 4. The SBP 9961s CRU interface consists of: a) five CRU address select lines (S0-S4), b) a single chip enable ($\overline{\text{CE}}$), c) a 9961 to CPU serial data-bit line (CRUIN), d) a CPU to 9961 serial data-bit line (CRUOUT), and e) a CPU to 9961 serial data-bit clock (CRUCLK). When $\overline{\text{CE}}$ is activated (logic-level low), S0-S4 selects a specific CRU-bit function as indicated in Table 1. In the case of a SBP 9961 write operation, the datum is transferred from the CPU to the SBP 9961 via the CRUOUT line. The CRUOUT datum is strobed into the selected 9961 CRU-bit function by CRUCLK. In the case of a SBP 9961 read operation, the selected CRU-bit function is sampled by the CPU via the CRUIN line.

TABLE 1 - CRU BIT ASSIGNMENTS

CRU BIT	SO	S1	S2	S3	S4	CRU READ DATA	CRU WRITE DATA
0	0(4)	0	0	0	0	Control Bit	Control Bit ⁽¹⁾
1	0	0	0	0	1	INT1/TIM1 ⁽²⁾	Mask1/TIM1(3)
2	0	0	0	1	0	INT2/TIM2	Mask2/TIM2
3	0	0	0	1	1	ĪNT3/TIM3	Mask3/TIM3
4	0	0	1	0	0	INT4/TIM4	Mask4/TIM4
5	0	0	1	0	1	INT5/TIM5	Mask5/TIM5
6	0	0	1	1	0	INT6/TIM6	Mask6/TIM6
7	0	0	1	1	1	INT7/TIM7	Mask7/TIM7
8	0	1	0	0	0	INT8/TIM8	Mask8/TIM8
9	0	1	0	0	1	TNT9/TIM9	Mask9/TIM9
10	0	1	0	1	0	INT10/TIM10	Mask10/TIM10
11	0	1	0	1	1	INT11/TIM11	Mask11/TIM11
12	0	1	1	0	0	INT12/TIM12	Mask12/TIM12
13	0	1	1	0	1	INT13/TIM13	Mask13/TIM13
14	0	1	1	1	1	INT14/TIM14	Mask14/TIM14
15	0	1	1	1	1	INT15/INTREQ	Mask 15

NOTES:

- (1) 0 = Interrupt Mode; 1 = TIMCK Mode.
- (2) Data present on INT input (or timer value) will be read regardless of mask value.
- (3) While in the Interrupt Mode (Control Bit = 0), writing a "1" into a mask will enable interrupt, "0" will disable.
- (4) When the SBP 9961/SBP 9960 pair are used in emulation of the TMS 9901, S0 is used to distinguish between activation of the 9961 (S0 = 0) v.s. the 9960 (S0 = 1).

2.2 INTERRUPT CONTROL

A block diagram of the SBP 9961 interrupt control section is shown in Figure 2. The interrupt inputs are sampled on the positive-going edge of CLOCK and are ANDed with their respective mask bits. If an interrupt input is active (low) and enabled (MASK = 1), the signal is passed through the priority encoder where the highest priority signal is encoded into a 4-bit binary word as shown in Table 2. This word, along with an interrupt request, is then output to the CPU on the positive-going edge of the next CLOCK.

The output signals will remain valid until either the corresponding interrupt input is removed, the interrupt is disabled (MASK = 0), or a higher priority enabled interrupt becomes active. When the highest priority enabled interrupt is removed, the code corresponding to the next highest priority enabled interrupt is output. If no enabled interrupt is active, INTREQ will be pulled to logic-level high with ICO-IC3 retaining the last asserted interrupt code. RESET (power-up reset) will force the interrupt code ICO-IC3 to (0,0,0,0) with INTREQ pulled high, and will reset all mask bits low (interrupts disabled). Individual interrupts can be subsequently enabled (disabled) by programming the appropriate mask bits. Unused interrupt inputs may be used as data inputs by disabling the interrupt (MASK = 0).

DESIGN GOAL

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.




FIGURE 1 - SBP 9961 BLOCK DIAGRAM




FIGURE 2 - INTERRUPT CONTROL LOGIC

TABLE 2
INTERRUPT CODE GENERATION

INTERRUPT/STATE	PRIORITY	lco	lc1	I _{C2}	lc3	INTREQ
INT 1	1 (HIGHEST)	0	0	0	1	0
INT 2	2	0	0	1	0	0
INT 3/TIMER	3	0	0	1	1	0
INT 4	4	0	1	0	0	0
INT 5	5	0	1	-0	1	0
INT 6	6	0	1	1	0	0
INT 7	7	0	1	1	1	0
INT 8	8	1	0	0	0	0
INT 9	9	1 1	0	0	1	0
INT 10	10] 1	0 .	1	0	0
INT 11	11] 1	0	1	1	0
INT 12	12	1	1	0	0	0
INT 13	13	1	1	0	1	0
INT 14	14	1 1	1	1 1	0	0
INT 15	15 (LOWEST)	1	1	1	1	0
NO INTERRUPT	_	Note 1	Note 1	Note 1	Note 1	1

(1) ICO-IC3 hold the level code of the previous interrupt.

2.3 INTERVAL TIMER

The SBP 9961's interval/event timer, shown in Figure 3, has the following operational features:

- a) Independent clock input TIMCK
- b) Programmable 14-bit decrementer
- c) Timer-reaches-zero level-3 interrupt
- d) Timer reaches zero output pulse TDZ
- e) Able to read the current decremented value and therefore function as an event timer
- f) Able to determine the SBP 9961's operating mode and value of INTREQ.

The SBP 9961 has an independent timer clock input, TIMCK, which allows the user to define an interval timer clock frequency other than that of the CPU. This, however, does not preclude the user option of connecting TIMCK to the CPU's CLOCK input and therefore running the interval timer at the CPU's clock frequency. The typical operating range of TIMCK is 0-5 MHz.

The timer's CRU control bits are shown in Table 1. The SBP 9961 is placed into the timer-access mode by writing a logic-level high to the control bit located at CRU address zero. CRU bits 1-14 are then used to initiate the write-register with the desired start count. Writing a non-zero value to the write-register a) enables the decrementer, b) programs the third priority interrupt (INT3) as the timer interrupt, and c) disables the influence of external interrupts on the INT3 input pin. A single LDCR instruction can be used to accomplish the above initialization operation. After the write-register has been initialized with the desired start count, the timer begins decrementing toward zero. Upon reaching zero, the timer issues the level-3 interrupt, outputs the timer-zero pulse TDZ, and restarts itself with the write-register value. Since the timer interrupt is latched, clearing that interrupt is accomplished by writing either a logic-level low or high to the respective interrupt mask bit at CRU address three. The CRUCLK that accompanies that write operation is the stimulus which resets the timers interrupt latch. However, in order to retain the current mask value, the appropriate SBZ or SBO CRU-write instruction must be executed unless the mask value itself is to be changed. At any point in the timer's decrement sequence, a timer restart can be accomplished by either reinitiating the entire write-register with an LDCR instruction, or by writing to any individual write-register bit with an SBZ or SBO instruction.

If the control bit is at logic-level low, the timer's read-register is updated with the current decrementer value after each decrement operation (once every 64 TIMCK clocks); if the control bit is at logic-level high (timeraccess mode), the read-register retains its current value thereby ensuring that the read-register is not changed in the event a CRU read operation is executing during a decrement operation. Consequently, the current value of the timer's decrementer can be interrogated by 1) placing the SBP 9961 into the timeraccess mode, and 2) performing a CRU-read operation on the timer's read-register through execution of an STCR instruction. The timer, then, can function as an event timer by reading the elapsed time between software events as shown in Table 3. Note that when accessing the timer, all interrupts should be disabled. The timer is disabled by either RESET (power-up reset) or by writing all zeroes to the write-register.




FIGURE 3 - INTERVAL/EVENT TIMER

DESIGN GOAL

This document provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.


2.4 SBP 9961 STATUS

The SBP 9961s status can be determined by reading the value of the control bit located at CRU address zero. If the control bit has a logic-level low value, then the interrupt masks may be changed and data on the interrupt inputs may be read. However, access to the interval timer is inhibited. If the control bit has a logic-level high value, then the timer may be initiated, restarted, or read. Also, reading CRU address fifteen gives the status of INTREQ where logic-level low indicates activation.

TABLE 3 - SOFTWARE EXAMPLES


ASSUMPTIONS:

- Total of 6 interrupts are used
- RESET has been applied
- System uses timer at maximum interval



DESIGN GOAL

This document provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.



2.5 SYSTEM OPERATION

During power-up, RESET should be activated (low) to force the SBP 9961 into a known state. RESET will disable all interrupts, disable the timer, and force ICO-IC3 to (0,0,0,0) with INTREQ pulled high. System software should then enable the proper interrupts and program the timer (if used). See Table 3 for an example. After initial power up, the SBP 9961 is accessed only as needed to service the timer and enable or disable interrupts.

Figure 4 shows SBP 9961s system configuration. Figure 5 shows the use of a SBP 9961 with a SBP 9960 CRU I/O expander in emulation of the TMS 9901. (See *TMS 9901 Systems Interface Data Manual.*)




FIGURE 5 - SYSTEM CONFIGURATION USING SBP 9960 AND SBP 9961


SBP 9961

2.6 SBP 9961 PIN ASSIGNMENTS AND FUNCTIONS

SIGNATURE	PIN	I/O	DESCRIPTION
S0	33	IN	ADDRESS SELECT LINES. The data bit being accessed by the CRU interface is speci-
S1	35	IN	fied by the 4-bit code appearing on S1-S4. S0 is used as the high order select line when
S2	31	IN	the SBP 9961 is used with the SBP 9960 in emulation of the TMS 9901. Otherwise,
S3	34	IN	tie SO to logic-level low.
S4	32	IN	
CRUIN	28	OUT	CRU DATA IN (to CPU). Data specified by S0-S4 is transmitted to the CPU by CRUIN. When $\overline{\text{CE}}$ is not active, CRUIN is logic-level high.
CRUOUT	17	IN	CRU DATA OUT (from CPU). When CE is active, data present on the CRUOUT input will be sampled during CRUCLK and written into the CRU bit specified by S0-S4.
CRUCLK	1	IN	CRU CLOCK (from CPU). CRUCLK specifies that valid data is present on the CRUOUT line.
RESET	38	IN	POWER-UP RESET. When active (low), RESET forces all interrupt masks to "0", and disables the clock.
CE	2	IN	CHIP ENABLE. When active (low), data transfers may occur between the CPU and the SBP 9961.
TIMCK	11	IN	TIMER CLOCK IN. External clock used for the timer decrementer. May be externally tied to the CLOCK input pin.
TDZ	30	OUT	TIMER DECREMENTER EQUALS ZERO. Low active pulse indicating that the timers decrementer contains a value of zero (all logic-level lows).
ICO	3	OUT	INTERRUPT CODE LINES (to CPU). ICO (MSB) through IC3 output the binary code
IC1	4	OUT	corresponding to the highest priority enabled interrupt most recently asserted.
IC2	5	OUT	
IC3	6	OUT	
INTREQ	7	оит	INTERRUPT REQUEST (to CPU). When active (low) INTREQ indicates to the CPU that an enabled interrupt has been asserted, prioritized, and encoded.
CLOCK	9	IN	CPU SYSTEM CLOCK. Used by the SBP 9961 to synchronize the interrupt interface (INTREO, ICO-IC3) to the CPU.
INJ	40		Supply Current
GND	19, 20		Ground Reference
Vcc	37		Common voltage return/reference for all I/O pull-up resistors.
INT1	12	IN	INTERRUPT INPUTS. When active (low), the signal is ANDed with its corresponding
ĪNT2	13	IN	mask bit and if enabled sent to the interrupt control section. INT1 has highest priority.
INT3	21	IN	g.,
INT4	14	IN	
INT5	15	IN	
INT6	16	IN	
INT7	18	IN	
INT8	8	IN	
INT9	10	IN	
INT 10	22	IN.	
INT11	23	IN	
INT12	25	IN	
INT13	26	IN	
INT14	27	IN	
INT 15	29	IN	
	'	·	

DESIGN GOAL

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.



3.0 ELECTRICAL SPECIFICATIONS

3.1 RECOMMENDED OPERATING CONDITIONS, UNLESS OTHERWISE NOTED I_{CC} = 130 mA

PARAMETER		MIN	NOM	MAX	UNIT
Supply current, ICC		115	130	145	mA
High-level output voltage, VOH			5.5	V	
Low-level output current, IOL				20	mA
	SBP 9961MJ, SBP 9961NJ	-55		125	1
Operating free-air temperature, TA	SBP 9961EJ	-40		85	ີ່ °c
	SBP 9961CJ	0		70]

3.2 ELECTRICAL CHARACTERISTICS (OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE, UNLESS OTHERWISE NOTED)

PARAMETER	TEST CONDITIO	NS [†] MIN TYP [†] MAX UNI
VIH High-level input voltag	e	2 V
VIL Low-level input voltag	е	0.8 V
VIK Input clamp voltage	I _{CC} = MIN, I _I = -1:	2 mA -1.5 V
IOH High-level output curre	ICC = 130 mA, V _{IH} = 2 V _{IL} = 0.8 V, V _{OH} =	-400 Ι μΑ
VOL Low-level output volta	I _{CC} = 130 mA, V _{IH} = 2 V _{IL} = 0.8 V, I _{OL} = 2	1 0.5 I V
I Input current	I _{CC} = 130 mA, V _I = 2.4	4 V 180 μA

[†]For conditions shown as MAX, use the appropriate value specified under recommended operating conditions

DESIGN GOAL

 $^{^\}dagger$ All typical values are at † CC = 130 mA, † A = 25°C.


3.3 TIMING REQUIREMENTS OVER FULL RANGE OF OPERATING CONDITIONS

PAR	AMETER	MIN	NOM	MAX	UNIT
tc	Clock cycle time	333			ns
t _r	Clock rise time		10	20	ns
tf	Clock fall time		10	20	ns
twL	Clock pulse low width	111			ns
twH	Clock pulse high width	222			ns
t _{su}	Setup time for S0-S4, CE, or CRUOUT before CRUCLK		200		ns
t _{su}	Setup time, input before valid CRUIN		200		ns
t _{su}	Setup time, interrupt before clock high		60		ns
tw(CRUCLK)	CRU clock pulse width		100		ns
t _h	Address hold time		80		ns
^t TC	TIMCK cycle time		200		ns

3.4 SWITCHING CHARACTERISITICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPD	Propagation delay, ↑ CLOCK to valid INTREQ, ICO-IC3	C _L = 25 pF, R _L = 5 kΩ		150		ns
tPD	Propagation delay, S0-S4 or CE to valid CRUIN	C _L = 25 pF, R _L = 5 kΩ		330		ns

4.0 INPUT, OUTPUT, AND INPUT/OUTPUT STRUCTURES



DESIGN GOAL

This document provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.



NOTE 1: ALL TIMING MEASUREMENTS ARE FROM 10% and 90% POINTS

SWITCHING CHARACTERISTICS


DESIGN GOAL

This document provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.


SBP 9961

5.0 MECHANICAL DATA

5.1 40-PIN PLASTIC DUAL-IN-LINE PACKAGE



5.2 40-PIN CERAMIC DUAL-IN-LINE PACKAGE



Miscellaneous 9900 Family Products

TIMING CONTROLLER FOR THE SBP 9900A

- 14-Bit Interval Timer-Event Counter
- RESET and LOAD Synchronization
- SBP 9900A Clock Generation
- 20-Pin Package
- TTL Compatible Open-Collector I/O

DESCRIPTION

The SBP 9964 is a 14-bit interval timer-event counter, an SBP 9900A clock generator and an SBP 9900A RESET and LOAD signal synchronizer. The interval timer-event counter communicates with the SBP 9900A through the SBP 9900A's Communication Register Unit (CRU) I/O interface. The interval timer-event counter may be efficiently applied to a variety of applications in which the interval between external events, the number of external events, or the initiation of periodic events is desired. RESET and LOAD synchronizers provide for SBP 9900A compatible synchronization of these signals from asynchronously applied external signals.




FIGURE 1 - FUNCTION BLOCK DIAGRAM

PRODUCT PREVIEW

PERIPHERAL INTERFACE ADAPTER

- Microprocessor Memory-Mapped I/O Peripheral Interface
- Dual 8-Bit Input/Output Peripheral Ports
- Internal Mask Registers and Associated Compare Logic for Character/Data Recognition
- TTL Compatible Open-Collector I/O
- 40-Pin Package

DESCRIPTION

The SBP 9965 Peripheral Interface Adapter is a byte oriented, parallel memory-mapped, input/output interface which interfaces to microprocessor CPU's through the memory bus. Two 8-bit I/O ports with independent handshake lines are provided which allow a variety of byte oriented peripheral devices to be efficiently interfaced to the CPU. High data rates are effected through parallel transfers of data between the CPU and the peripheral device.

Two internal mask registers, one associated with each I/O port, may compare logic which flags the CPU whenever an equal condition exists between I/O and mask register data. This feature is useful for byte string searches or control character recognition.




FIGURE 1 - FUNCTIONAL BLOCK DIAGRAM

PRODUCT PREVIEW

This document contains information on a product under development. Texas Instruments reserves the right to change or discontinue this product without notice.

JUNE 1979

12L MASK-PROGRAMMABLE READ-ONLY MEMORIES


- TTL-Compatible Inputs and Outputs
- Industry Standard Pin Assignments in 24-Pin Plastic and Ceramic Dual-In-Line Packages
- Open-Collector Outputs

description

These mask-programmed read-only memories offer the designer a wide range of options such as activehigh or active-low memory-enable pins and strobe control for latched or transparent output flip flops (see Programmable Options Table). These flexible, high-density ROMs can provide the basis for costeffective solutions to many design problems includingthose in large, fixed program memories with capability for code converters, constants, character generators, and look-up tables.

The SBP 9818M is characterized for operation over the full military temperature range of -55°C to 125°C. The SBP 9818C is designed for operation from 0°C to 70°C.

SBP 9818M ... J PACKAGE SBP 9818C . . . J OR N PACKAGE (TOP VIEW)




PROGRAMMABLE OPTIONS TABLE


PINS	MEMORY	'ENABLE	OUTPUTS
18	S2	S2	
20	S1	S1	
21	S3	S3	Strobe Controlled*
21	No Output Latches	No Output Latches	Output Latches

^{*}A TTL high level at pin 21 will make the output flip flops transparent, a low TTL level latches the outputs.

schematics of inputs and outputs


79





TYPES SBP 9818C, SBP 9818M 2048-WORD BY 8-BIT READ-ONLY MEMORIES

functional block diagram



NOTE: Indicates Programmable Options

recommended operating conditions

3-78

	SI	SBP 9818C			SBP 9818M			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply current, I _{CC}	300		500	300		500	mA	
Strobe pulse width, tW(G)	100			100	•		ns	
Address setup time, t _{su(ad)}	250↓			250↓			ns	
Address hold time, th(ad)	50↓			50↓			ns	
Operating free-air temperature, TA	0		70	-55		125	°C	

\$\tag{The arrow indicates that the high-to-low transition of the strobe input is used for reference.

TYPES SBP 9818C, SBP 9818M 2048-WORD BY 8-BIT READ-ONLY MEMORIES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	I _{CC} = 3 mA or V _{CC} = 5 V, I _I = -12 mA				-1.5	V
	Iti-b level	L = 200 to 500 mA	V _O = 2.4 V		100	200	
ЮН	High-level output current	I _{CC} = 300 to 500 mA	V _O = 5.5 V		200	00 400	μA
		V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.25	0.4	
VOL	Low-level output voltage	I_{CC} = 300 mA,	$I_{OL} = 16 \text{ mA}$		0.25		
I _I	1	V ₁ = 2.4 V			340		
	Input current	V ₁ = 0.4 V			25		μΑ

switching characterisitics, $T_A = 25^{\circ}C$, $C_L = 50 pF$

PARAMETER	TEST CONDITIONS	ТҮР
ta(ad) Access time from address		250 ns
ta(S) Access time from chip select	I _{CC} = 300 mA	150 ns
ta(G) Access time from strobe		150 ns




FIGURE 1 - TIMING DIAGRAM

NOTE 2: A typical strobe pulse is indicated by the solid waveform. Select inputs may be active high or active low (as indicated by the dashed reference line) and enable or disable the outputs for the duration of their steady active or inactive conditions respectively.

TYPES SBP 9818C, SBP 9818M 2048-WORD BY 8-BIT READ-ONLY MEMORIES

ORDERING INSTRUCTIONS

TO BE COMPLETED BY REQUESTOR	BIT PROGRAMMING INSTRUCTIONS						
COMPANY:	Programming instructions for each bit location of these read-only memories are solicited in the form of a sequenced deck of standard						
ADDRESS:	80-column data cards providing the information requested below,						
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	and accompanied by a properly sequenced listing of these cards. Upon receipt of these items, a computer run will be made from the						
POSTAL ZIP CODE:	deck of cards which will produce a complete function table for the						
CONTACT (NAME):	requested part. This function table, showing output conditions for each of the words, will be forwarded to the purchaser as verification						
PHONE: (Area Code) (NO.)	of the input data as interpreted by the computer-automated design						
	(CAD) program. This single run also generates mask and test						
CUSTOMER PURCHASE ORDER NO:	program data; therefore, verification of the function table should be completed promptly.						
CUSTOMER PRINT OR I.D. NO:							
CUSTOMER PART NO:	Each card in the deck prepared by the purchaser identifies the words specified and describes the levels at the outputs for each of						
SYMBOLIZE AS PART NO:	those words. All addresses must have all outputs defined and columns designated as "blank" must not be punched. The 512 cards should be punched according to the following data card format:						
	Column						
ROM MEMORY-ENABLE OPTIONS (Choose one option for each pin):	1-3 Punch a right-justified integer representing the binary input address (000-2044) for the first set of outputs described on the card.						
A. PIN 18 H = true enable							
(Check one)	4 Punch a "-" (Minus sign)						
B BW 99	5-7 Punch a right-justified integer representing the binary						
B. PIN 20 ☐ H = true enable (Choose one) ☐ L = true enable	input address (003-2047) for the last set of outputs described on the card.						
NOTES: 1. L = True enable pins will be logically true if left open.	8-9 Blank						
All memory enable pins must be true to enable the outputs.	10-17 Punch "H", "L", or "X" for bits eight, seven, six, five, four, three, two, and one (outputs DO 8, DO 7, DO 6, DO 5, DO 4, DO 3, DO 2, and DO 1 in that order) for the first set of outputs specified on the card. (See note 1.)						
ROM LATCH/ENABLE OPTIONS	18 Blank						
(Choose one option):	19-26 Punch "H", "L", or "X" for the second set of outputs.						
A. ☐ TRANSPARENT LATCH FOR EACH OUTPUT (Pin 21 = H for transparency, L for storing)	27 Blank						
B. NO LATCHES (Choose memory enable option for pin 21):	28-35 Punch "H", "L", or "X" for the third set of outputs.						
B1. PIN 21 (Choose one)	36 Blank						
	Punch "H", "L", or "X" for the fourth set of outputs.						
	45-49 Blank						
	50-80 Same as the '187 data card format, page 15.						
TO BE COMPLETED BY TI							
SPECIAL DEVICE NO:							
SALES ORDER NO:	LOCATION:						
CONTACT (NAME):	PHONE EXT:						

SBP/TMS 9900 TRANSPORTABLE CROSS-SUPPORT SOFTWARE PRODUCT DESCRIPTION

PACKAGING

The SBP/TMS 9900 transportable cross-support package, which is now available for sales and distribution, is composed of three distinct products: 9900 Cross Assembler, Simulator, and ROM Utility. The part number for the package is SYS9900/16F.X. The Product Name is TMS 9900 Transportable Cross-Support Software. Initially, the package will be manufactured only on ½ inch, 9 track PE encoded (IBM compatible) magnetic tape recorded at 1600 BPI. The tape will be un-labeled, un-blocked, with 80 ASCII bytes per data record and will contain 131 files. The first file on the tape is a data file which contains:

- a) A one-time descriptor for each file on the tape
- b) A bill of materials (to verify that the complete package has been received), and
- c) An errata list of problems and known solutions for the software version on that tape.

Each file on the tape is terminated by an EOF mark except for the last file which is terminated with a double EOF to indicate end-of-logical tape.

Included in the shipping package is a *User Manual* for each of the three programs and an *Installation Manual* covering each of the three programs (4 manuals, total).

OPERATING ENVIRONMENT

The programs are written to conform to ANSI STANDARD X3.0 (1966) 16-BIT FORTRAN and are designed to execute on any minicomputer with the following minimum characteristics.

- 1) ANSI STANDARD X3.0 (1966) 16-BIT FORTRAN COMPILER
- 2) Two's complement arithmetic
- 3) Disc capacity for up to 7 simultaneously active sequential files.
- 4) A 20K-word user program-memory partition.

To date, the package has been extensively tested on the TI 990/10 under DX10V2.2, DEC PDP11/10 under RSX-11M (FIN IV PLUS), and System 370/160 under MVS.

9900 CROSS ASSEMBLER DESCRIPTION

The SBP/TMS 9900 Assembly Language source is translated by the 9900 Cross Assembler into relocatable linkable SBP/TMS 9900 Object module format. Both the source input and the object output are fully compatible with the FS 990 Prototype Development System and TMS time-sharing services (GE TERMINET, NCSS, and TYMSHARE).

SBP/TMS 9900 SIMULATOR DESCRIPTION

The Simulator is patterned after and affords extensions to the SBP/TMS 9900 Simulator on GE TERMINET, NCSS and TYMSHARE. Object modules generated by the Cross Assembler along with "link-control" statements are input to the first stage of the simulator. The output from this stage, an absolute, non-relocatable load module, plus simulation/debug control statements to the second stage of simulation. This stage may be operated in "batchmode" or interactively (e.g., the simulation/debug control stream is entered to the Simulator from a Keyboard/Display device). In this second phase of Simulation the user's program logic is verified and the program's performance characteristics are ascertained. Performance parameterization is supported for considerations such as target system clock speed, memory characteristics, and I/O part descriptions. Debug features include multiple breakpoints, full instruction trace and snapshots, plus the normal inspect/modify for CPU registers. All program references may be made symbolically, using symbols defined in the user's source program.

ROM UTILITY DESCRIPTION

When the application program has been satisfactorily verified, the object module may be input to the ROM Utility Program for translation into a format acceptable for production of a gate placement program (preparatory to mass production). Alternatively, the utility may be used to generate a BNPF formatted file which may be input to a PROM Programmer (DATA I/O) to produce a PROM version of the program. In all, there are 12 acceptable input formats and 12 output formats in support of the TMS 1000 and the SBP/TMS 9900 microprocessors.

AMPL... A COMPLETE MICROPROCESSOR PROTOTYPING LAB

The AMPL* Microprocessor Prototyping Lab combines the high performance 990 computer with the low-cost flexibility of the floppy disk to provide a complete microprocessor prototyping lab. The AMPL lab provides in-circuit emulation support, logic-state trace and analysis, read-only memory implementation aids, and SBP 9900A software development support. This microprocessor lab provides the user a dedicated design center where 9900-based systems can be developed in an integrated software-hardware design and debug sequence. Substantial savings in design cost and design time in each phase of new product development is ensured with this system.

The microprocessor lab is structured around the FS9900 system, a fellow member of TI's 990 computer family. The FS990 system includes the Model 911 Video Display Terminal dual floppy-disk drive and TX990/TXDS system software license, all packaged in a self-contained single-bay desk. The Texas Instruments Model 810 Printer option for the FS990 system provides the user a fast throughput for software listings, trace data, and other hard-copy output requirements.

In-Circuit Emulation Support

The SBP 9900A in-circuit emulation feature includes the SBP 9900A emulator, SBP 9900A buffer, and SBP 9900A target connector. This feature allows the SBP 9900A microprocessor-based system design engineer to simulate his target system by utilizing the dedicated 4096 words of emulator memory and the SBP 9900A microprocessor emulator. All functions of the proposed system can be simulated except input/output, and benchmark data can be tabulated.

SBP 9900A emulation is designed to aid the design engineer through each stage of his prototype implementation. Emulation control provided by the FS9900 system allows the design engineer to step through the developed code, setting breakpoints and instruction traces to start/stop tests at desired points within his code.

Two significant advantages included in the emulation feature are the use of dedicated emulator memory and the ability under interactive software control to switch back and forth between target system memory and emulator memory. The dedicated 4096 16-bit words of emulator memory provides a significant speed advantage over systems which utilize host system memory on a cycle-stealing basis. The faster, dedicated emulator is designed so that this dedicated memory can have precedence over target system memory so that even after target system memory is implemented, 9900 code changes can be quickly evaluated and tested before implementing this change in target system ROM/PROM.

Logic-State Trace

The logic-state trace feature adds a dramatic new dimension to the integration and checkout of the target system.

The FS9900 system trace/emulation features interactive on-line control and analysis to provide fast data reduction and programmable emulation control based on the results of this analysis.

The trace feature can be interconnected with the emulator module or it can utilize the general-purpose Trace Data Probe. When interconnected to the emulator, the design engineer can trace 256 events of both address and 16-bit data. The Trace Data Probe provides 20 individual logic-line trace probes.

These probes can be used by the design engineer to trace any TTL logic lines desired in his target system. The sampling rate can be controlled by a 10-megahertz internal clock or by an external clock up to 10 megahertz. Of the 20 trace probes, 4 have a special glitch latch feature and can detect noise pulses down to 10 nanoseconds in width.

In addition to the 20 trace data probes, 4 general-purpose trace clock qualifier probes are provided to allow the user to prequalify trace conditions based on logic-state conditions within his target system. By using the interactive programming features within the host FS990 system, the design engineer can define procedures and functions to automatically process incoming trace data from these events, perform data reduction looking for defined conditions, display or print only the desired results, or branch into other emulation/trace procedures. Thus, for example the design engineer can set qualifying conditions and start trace and emulation in a continuous cycle while looking for those random troublesome noise glitches. Upon detecting a glitch, the trace/emulation cycle can be programmed to pause momentarily, analyze and print conditions, and then continue the trace/emulation sequence looking for the next glitch. This feature can mean tremendous savings in manpower and design checkout time since the full speed and power of the 990 computer is processing the problem.

SBP 9900A-BASED

TM 990/110M MICROCOMPUTER

The TM 990/110M is an assembled, tested microcomputer module utilizing as its CPU the powerful, ruggedized, I²L 16-bit SBP 9900A microprocessor. With RAM and ROM/EPROM included on board as well as programmable serial and parallel I/O, the TM 990/100M is a powerful single-board microcomputer. Since all address, data, and control lines are brought to the board connectors, the board can be expanded to use the entire capabilities of the SBP 9900A in larger systems. The TM 990/110M is also being reformatted to meet the form factor/ruggedness requirements of the U.S. Navy's standard electronic module (SEM) program.

Features

- SBP 9900A 16-bit CPU
- 1024 words of 4045 Static RAM
- 1K words of 2708 EPROM, expandable to 4K words using 2716 EPROMs
- SBP 9960/SBP 9961 programmable system interface
- TMS 9902 asynchronous communications controller
- EIA or TTY terminal interface option
- Fully expandable bus structure
- Designed to fit the 990/510 chassis
- TIBUG operating monitor.

Operation

The TM 990/110M microcomputer is a software compatible member of the SBP 9900A/990 family. The SBP 9900A is used as a CPU to provide 16 bits of processing power with a minicomputer instruction set which includes multiply and divide. The TM 990/110M module is designed for 3-MHz operation, utilizing the full 16 levels of prioritized interrupts and the advanced memory-to-memory architecture of the SBP 9900A. Additionally, the bus structures are set up to take advantage of the full 64K-byte memory-addressing capability of the SBP 9900A and the nonmultiplexed memory, I/O and interrupt buses.

Memory

The on-board memory includes both an EPROM/ROM section and a static RAM section. Four sockets are available for TMS 2708, TMS 2716 EPROM or TMS 4700, TMS 4732 ROM operation. Using the available jumper option, all four sockets can be populated with TMS 2716's, providing a maximum on-board EPROM capability of 4K words. The static RAM area consists of 1024 words of memory. Four TMS 4045's are included. The cycle time of this memory is 0.667 microseconds. The minimum area of EPROM/RAM area may not be used for off-board expansion. DMA control lines are also accessible on the bus.

Interrupts and Timers

Fifteen maskable interrupts plus the reset and load trap vectors are implemented. The SBP 9961 handles all 15 external interrupts which can be generated from either the bus connector or the SBP 9961 I/O bus. The SBP 9961 enables each level to be individually maskable under program control. Additionally, level 3 can be programmed to use the interval timer in the SBP 9961. Level 4 can be generated from the TMS 9902 as an interval timer or for three other serial interface conditions (see the TMS 9902 Data Manual). Two programmable timers, therefore, are available on board.

I/O

The serial I/O and the parallel I/O are handled over the dedicated I/O bus of the SBP 9900A, the communications register unit (CRU). The TMS 9902 acts as the controller for this asynchronous serial interface. The character length, band rate (75 to 38,400), and parity and stop bits are programmable. Three optional types of interface are supported:

- EIA
- 20 mA neutral current loop TTY
- Private wire differential line driver/receiver.

The TM 990/110M board is delivered complete with a 25-pin RS-232 type female connector, and is jumper selectable to support EIA or TTY operation. The differential line driver is normally unpopulated (see *Options*). Also, the TMS 9903 synchronous communications controller can be utilized since the TMS 9902/9903 are socket compatible.

The parallel I/O is handled by the SBP 9900/SBP 9961 pair; 16 parallel lines are all interfaced to the top edge connector which as 40 pins on 0.100 inch centers. Additionally, eight parallel lines are interfaced to the bus connectors. All I/O lines are equipped with pullup resistors.

TIBUG

The TIBUG monitor TM 990/401-1 is normally supplied preprogrammed in the populated TMS 2708 EPROMs (see *Options*). Its operation is described in the *User's Manual* or the TM 990 Series literature.

Options

The TM 990/110M-1 board is equipped with two TMS 2708's preprogrammed with the TIBUG monitor, and the serial I/O is jumper selectable as EIA port or a TTY interface. The TM 990/110M-2 board is populated with two blank EPROMs, and a private wire differential line driver interface is populated instead of the TTY interface. Other software or accessories, such as the line by line assembler and the microterminal, may be ordered under separate part numbers.




Figure F-1. TM 990/110 FUNCTIONAL DIAGRAM

Specifications

CPU: SBP 9900A

Instruction Set — 69 instructions 8,16, or 32-bit operation 3 MHz System Clock

Interrupts: 16 levels - 15 may be external

Interval Timers: Two (in SBP 9961 and TMS 9902)

		Maximum
	Resolution	Interval
SBP 9961	21.3 μsec	349 msec
TMS 9902	64 μsec	16.32 msec

Memory: 16-bit word configuration

On-board EPROM/ROM, 1K words, expandable to 4K

On-board RAM, 1024 words

Off-board expansion to full 32K words

I/O

Parallel: 16 lines (expandable to 4K total I/O using CPU)

Serial: Asynchronous Controller TMS 9902

5-8 bit character

Programmable data rate, stop bits, parity

Baud Rates (bps):	75	2400
· - ·	110	4800
	150	9600
	300	19,200
	600	38,400
	1200	· .

Interfaces

Bus: Data and Address

Control

Three-state TTL compatible buffered output

TTL compatible

Parallel I/O and Interrupts:

TTL compatible

Serial I/O:

RS-232, 20 mA current loop or differential line driver

Software

TIBUG monitor self-contained in EPROM

Mating Connectors

Bus	100 pin, 0.125 in.	TI TI	H321150 (wire wrap) H322150 (solder tail)
Parallel I/O	40 pin, 0.100 in.	TI 3M	H311120 (wire wrap) 3464-0001 (no ears)

FIBER-OPTIC COMPONENTS



- Inexpensive, Reliable Alternative to Conventional Copper-Wire Systems
- Single 5-Volt Supply
- Inputs and Outputs Compatible with TTL and Low-Level MOS
- Data Rate of 1 Megabit/Second
- Byte-Oriented Expansion Capability for 16-Bit Applications
- Interfaces With a Wide Range of Optical-Link Components
- Space-Saving 20-Pin 300-Mil Package

SN74LS462 TRANSMITTER

- Drive Current Up To 200 mA
- Three Operational Modes: Continuous Data Stream DC Sync (8-Bit or 16-Bit Bursts) AC Sync (8-Bit or 16-Bit Bursts)
- Automatic Start-Up

20 VCC DATA START 1 19 DA D7 2 ¹⁸ E0 D6 3 17 E1 16 СКО D4 5 D3 6 15 ø 14 MODE D2 7 D1 8 13 AC 12 E2 D0 9 11 SO GND 10

SN74LS462 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

SN74LS463 JOR'N DUAL-IN-LINE PACKAGE (TOP VIEW)

E0 🔟	U	20 V _{CC}
E1 2		19 D7
E2[3		18 D6
φ 4		17 D5
AV 5		16 D4
EF 6		15 D3
GND 2 7		14 D2
NONINV 8		13 D1
INV[9		12 D0
GND 1 10		11 OE

SN74LS463 RECEIVER

- Input Sensitivity of 1 μA
- Error Indication
- 3-State Parallel Data Outputs
- Isolated Comparator Ground For Improved Common-Mode Noise Rejection

description

The SN74LS462 transmitter and SN74LS463 receiver are designed for use in optical-wave data-transmission systems. Fabricated with oxide-isolated Integrated Injection Logic (I²L) and low-power Schottky[†] TTL technology, these devices are operated from a single 5-volt dc power source and are completely TTL-compatible on all inputs and outputs. The SN74LS462/SN74LS463 transmitter/receiver pair are designed to provide the appropriate encoding, synchronizing, and decoding logic necessary control the transmission of digital data through a wide variety of serial fiber-optic datalink assemblies.

Copyright © 1979 by Texas Instruments Incorporated

TYPES SN74LS462, SN74LS463 FIBER-OPTIC DATA-LINK CONTROLLERS

description (continued)

The basic fiber-optic data link shown in Figure 1 consists of five stages; encoding logic, which converts parallel data to be transmitted into a modulated serial data stream; a transducer (source) to convert the electrical serial data stream into optical logic levels (LED on or off); an optical waveguide (fiber) for transmission of the optical data stream; a transducer (detector), which converts the optical levels back into electrical logic levels; and lastly, decoding logic to convert the modulated serial data stream back into parallel output data.





FIGURE 1 - TYPICAL SIMPLEX FIBER-OPTIC DATA LINK

The functions of encoding and decoding are efficiently provided by the SN74LS462 transmitter and SN74LS463 receiver, respectively, by incorporating all of the necessary logic in space-saving, 20-pin, 300-mil packaging. Transducer functions and transmission fibers can be selected from a wide variety of plastic, glass, or silica assemblies now available including Texas Instruments TXE series of low-cost, all plastic, source, detector, and fiber-cable assemblies.

The SN74LS462 transmitter accepts eight-bit parallel data inputs, encodes this data into frequency-shift coding (FSC), and transmits this information in the user-selected operating mode out of the serial output. (For an explanation of frequency-shift coding, see the "Operation" section of this data sheet). The serial output is capable of driving directly an infrared-emitting diode (IRED), which is coupled through a fiber-optic cable to a PIN detector diode. The SN74LS463 receiver then accepts very low-level currents from the PIN detector into an internal transimpedance amplifier, which amplifies this signal to the level required by the logic. The receiver then decodes the serial data stream and reconstructs the eight bits of parallel data originally transmitted. The parallel data word may be expanded to 16-bits through the addition of four standard low-power Schottky components interfaced to the transmitter's and receiver's expand pins. Both transmitter and receiver require either a crystal or TTL-level clock connected to the ϕ input.

More detailed information on the functions of these controllers is included elsewhere in this data sheet in the section entitled "Operation".

schematics of inputs and outputs



TYPES SN74LS462, SN74LS463 FIBER-OPTIC DATA-LINK CONTROLLERS

		SN74LS462
PIN 1	SIGNATURE DS	FUNCTION Data start input loads data into the buffer register on the low-to-high-level transition provided that the data acknowledge output is high.
2	D7	
3	D6	1
4	D5	
5	D4	
6	D3	Parallel data inputs.
7	D2	
8	D1	
9	D0	J
10	GND	Ground.
	SO	Serial output provides a signal capable of driving an infrared-emitting diode (200 mA maximum). SO is connected to the cathode of the diode, and the anode is connected to five volts through a 33-ohm resistor.
12	E2	Expand-2 input accepts inverted data from an external eight-bit shift register for 16-bit operation.
13	AC	AC sync input, which, if mode input is high, selects the AC mode of operation when high and the DC mode when low.
14 .	MODE	Mode input when high allows the AC input to select either AC sync mode or DC sync mode, When low (and AC is low), it selects the continuous mode of operation.
15	ϕ	Clock input for crystal or TTL clock, (Clock frequency = 8X data rate).
16	ско	Clock output provides clock frequency to the receiver at the same location when bidirectional operation is required.
17	E1	Expand-1 output shifts data out of the external shift register for 16-bit operation. For eight-bit operation this is an input and it must be high.
18	EO	Expand-0 output loads external serial shift register for 16-bit operation.
19	DA	Data-acknowledge output provides a signal that, when high, indicates that the buffer register is ready to accept data. It goes low approximately 250 ns after a low-to-high-level transition of data start thereby acknowledging the input of data.
20	Vcc	+5V Supply.

TYPES SN74LS462, SN74LS463 FIBER-OPTIC DATA-LINK CONTROLLERS

		SN74LS463
PIN	SIGNATURE	FUNCTION
1	E0 .	Expand-0 output supplies serial data to an external shift register for 16-bit operation.
2	E1	Expand-1 output supplies a clock signal to an external serial shift register for 16-bit operation. For eight-bit operation this is an input and should be shorted to $V_{\hbox{\scriptsize CC}}$.
3	E2	Expand-2 output provides a signal to load data from the external serial register to the external parallel-output buffer register for 16-bit operation.
4	ϕ	Clock input for crystal or TTL clock. (Clock frequency = 8X data rate).
5	AV	Data-available output goes high when a demodulated word is transferred from the serial shift register to the parallel-output buffer register. This output is self-clearing: it goes inactive (low) typically 800 nanoseconds after going high.
6	EF	Error-flag output goes high if a data bit times out during the transmission of 8 or 16 bits of data; that is, if an FSC transition has not occurred in 10 clock periods. It will then remain high (and AV will be inhibited [low]) until 8 bits (or 16 bits for 16-bit operation) have been received without a time-out error occurring on any bit.
7	GND2	Comparator ground.
8	NONINV	Noninverting comparator input from the infrared-detecting diode.
9	INV	Inverting comparator input from the infrared-detecting diode.
10	GND1	Digital ground.
11	ŌĒ	Output enable input, which, when low, enables the buffer register outputs and when high, forces the buffer register outputs into the high-impedance state.
12	DO	
13	D1	
14	D2	
15	D3	
16	D4	Buffer register data outputs.
17	. D5	
18	D6	
19	D7	
20	Vcc	+5 V Supply.

TYPES SN74LS462, SN74LS463 FIBER-OPTIC DATA-LINK CONTROLLERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, any logic input	7 V
Off-state output voltage, SN74LS463 data outputs	
Operating free-air temperature range	ა 70°C
Starge temperature range	150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

		S	SN74LS462			SN74LS463			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		4.75	5	5.25	4.75	5	5.25	V	
Off-state output voltage, SN74LS4	-state output voltage, SN74LS463 data outputs 5.		5.5	V					
High-level output voltage, SO output				5.5				V	
High-level output current, IOH			-400 -400		μА				
	SO output			200					
Low-level output current, IOL	E1 output						3	mA	
	other outputs			8			8		
Operating free-air temperature, TA		0		70	0		70 °C		

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		SN74LS462			SN74LS463			···-	
1	PARAMET	EK	TEST COM	NDITIONS	MIN	TYP [‡]	MAX	MIN		UNIT	
VIH	High-level logic	input voltage			2			2			V
VIL	Low-level logic	input voltage					0.8			0.8	V
VIK	Input clamp vol	tage	V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
VΤ	Comparator inp voltage	ut threshold	V _{CC} = MAX						1.2		v ·
	Comparator inp	ut current	V _{CC} = MAX					1		100	μΑ
Voн	High-level output	•	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = 0.4 mA	2.4			2.4			٧
<u> </u>		SO output			1		0.5				
VOL	Low-level	E1 output	V _{CC} = MIN,			0.35	0.5		0.35	0.8 -1.5 1.2 100	v
"	output voltage	other outputs	V _{IL} = 0.8 V,	IOL = MAX		0.35	0.5		0.35		
ГОН	High-level outpo	ut current,	V _{CC} = MIN,	V _{IH} = 2 V, V _{OH} = 5.5 V			4				mA
lozh	Off-state output high-level voltag (D0-D7 outputs	e applied	V _{CC} = MAX, V _O = 2.7 V	5		-				50	μΑ
lozL	Off-state output low-level voltage (D0-D7 outputs	e applied	V _{CC} = MAX, V _O = 0.4 V	V _{IH} = 2 V,						-50	μΑ
Ц	Input current at input voltage	maximum	V _{CC} = MAX,	V _I = 5.5 V						1	mA
Чн	High-level input	current	V _{CC} = MAX,	V _I = 2.4 V			20			20	μΑ
I _{IL}	Low-level input	current	V _{CC} = MAX,	V _I = 0.4 V			-0.4			-0.4	mA
los	Short-circuit ou	tput current§	V _{CC} = MAX		-20		-100	-20		-100	mA
1cc	Supply current		V _{CC} = MAX				100			100	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

879

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

 $[\]S$ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

TYPES SN74LS462, SN74LS463 FIBER-OPTIC DATA-LINK CONTROLLERS

timing requirements over recommended ranges of TA and VCC


	DADAMETED	SN74LS462 SN74LS463					
	PARAMETER		MAX	MIN	NOM	MAX	UNIT
$t_{c(\phi)}$	Clock cycle time	100		100			ns
t _r (φ)	Clock rise time					18	ns
t _f (φ)	Clock fall time	-	9			18	ns
t _{w(φ)}	Clock pulse width	50		50			ns
t _{su}	Setup time, data in before data start	15					ns
th	Hold time, data in after data start	30					ns

switching characteristics over recommended ranges of TA and VCC

	DADAMETED	PARAMETER TEST CONDITIONS		SN74LS462			SN74LS463		
	PARAMETER	TEST CONDITIONS	MIN T	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
t _d	Delay time, data start high to data acknowledge low			450	•				ns
^t d	Delay time, data in to serial out			250					ns
t _d	Delay time, output enable to data out					35			ns
td	Delay time, data in to data available	See Figures 2 and 3					400		ns
^t d	Delay time, invalid data to error flag						300		ns
td	Delay time, clock (φ) input to clock output			30					ns
tw	Pulse width, data available high						800		ns

 $^{^{\}pm}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION




C_L includes probe and jig capacitance SN74LS462 LOAD CIRCUIT OUTPUT UNDER TEST $C_L = 25 \text{ pF}$

C_L includes probe and jig capacitance SN74LS463 LOAD CIRCUIT


FIGURE 2 - LOAD CIRCUITS

PARAMETER MEASUREMENT INFORMATION



4

SN74LS462 VOLTAGE WAVEFORMS



SN74LS463 VOLTAGE WAVEFORMS

FIGURE 3 - SWITCHING CHARACTERISTICS

OPERATION

serial data coding and synchronization

frequency-shift coded (FSC) data

Frequency-shift coding, or FSC, is a term for a data transmission code in which each bit period begins with a transition. A space ('0') has no transition during the bit period, however, a mark ('1') has one transition during the bit period (See Figure 4). FSC formatting provides the advantage that it is self-clocking and therefore precludes the necessity of transmitting a clock signal to the receiving end to define the point in time in which data is valid. The SN74LS462 transmitter and SN74LS463 receiver incorporate FSC data to provide a data rate of one megabit per second.



FIGURE 4-FSC SERIAL DATA

continuous-data-stream mode

Continuous-data-stream mode refers to a mode of serial data transmission in which the word boundaries between consecutive transmissions are not defined by any type of synchronization periods. (See Figure 5A). That is, the next consecutive word is transmitted immediately following the previous word. When no further data is to be transmitted, the serial data line goes to a logic high (LED off) state until a new word is to be transmitted. Continuous data stream offers the advantage of a higher data rate than synchronized transmission schemes.

dc-synchronization mode

In the dc-synchronization mode, word boundaries are separated by two bit times at a high logic level (LED off). When no data is to succeed the previous transmission, the serial data line goes to a logic high state until a new word is to be transmitted (See Figure 5B). When new data is to be transmitted after an extended (greater than two bit times) idle period, the current synchronization period will be completed prior to transmission. (i.e., idle periods are always a multiple of two bit time sync periods). Dc synchronization offers the advantage over continuous data stream in that word boundaries are defined by the synchronization period.

ac-synchronization mode

Ac synchronization refers to a three-bit time synchronization period wherein the signal is low for one half of the synchronization period (one and a half bit times) and is high for the other half of the synchronization period. The initial state of the synchronization period is dependent upon the status of the serial data line when the synchronization period is entered. If the serial line is low, the first half of the synchronization period is high and the second half is low. Likewise, if the serial line is high, the first half of the synchronization period is low and the second half is high. When no further data is to succeed the previous transmission, the alternating synchronization period is repeated until the next word is to be transmitted. The current synchronization period will be completed prior to data transmission. (See Figure 5C). Ac synchronization provides the advantage that the receiving end remains in constant synchronization with the transmitting end, even during extended idle periods.

OPERATION




FIGURE 5 - SN74LS462 TRANSMITTER MODES OF OPERATION

(C) AC SYNCHRONIZATION

SN74LS462 transmitter functional description

SN74LS462 operational description

When power is first applied to the transmitter, power-up circuitry causes the data acknowledge (DA) output to go active (high) indicating that the buffer register is empty and ready to accept data. (See Figure 6). Parallel loading of the data present on the D0-D7 input pins is accomplished by taking the data start (DS) input high when the data acknowledge is high. Loading will then occur on the rising edge of data start. The parallel data loaded into the buffer register appears at the inputs of the shift register. Approximately 250 nanoseconds after the rising edge of data start, data acknowledge (DA) goes inactive (low). Simultaneously, control logic sends out a pulse to the shift register, and the shift register loads the data from the buffer register. After this operation is complete, data acknowledge once again goes active (high) to indicate that the buffer register is ready to accept new data. The new data now present on the D0-D7 data lines will be entered into the buffer register upon the occurance of the next low-to-high transition of data start. The shift register begins shifting data, one bit at a time, into the modulator where it is encoded into FSC format and output on the serial output (SO) pin. After the eighth bit has been transmitted, further operation depends upon the mode of operation selected by the MODE and ac-sync (AC) inputs. (See Table 1). If the continuous-data-stream mode is selected, the next eight bits are loaded into the shift register from the buffer register and shifting of the data continues without interruption. In the dc-sync mode, the two-bit synchronization period will be inserted between consecutive transmissions. In the



OPERATION

ac-sync mode, the three-bit synchronization period will be inserted between consecutive transmissions. (See ac-synchronization mode.) In all modes, the output of the modulator is amplified so that the serial output (SO) is capable of directly driving an external infrared-emitting diode (source).

In all modes, if the buffer and shift registers are empty, data acknowledge will be high and the transmitter will enter the wait mode. In the wait mode, if dc-sync or continuous (bit stream) operation is selected, the SO output will remain high (transmit diode off). In the ac-sync mode, the SO output will repeat the three-bit synchronization period. The wait mode is ended by the rising edge of a data start pulse. When exiting an extended wait period, the transmitter will complete the current synchronization period (two bit times for dc-sync, three bit times for ac-sync) prior to beginning serial output from SO.

The transmitter has a clock input (ϕ) for connection of crystal or TTL-level clock. The bit time is defined as eight cycles of the clock input so that for one-megabit-per-second operation, the clock (ϕ) frequency must be 8 megahertz. The clock output (CKO) may be used to source the SN74LS463 receiver clock input when full-duplex (bidirectional) systems are configured. The two expander outputs, E0 and E1, and the expander input E2 are used to control external devices when the transmitter is configured for 16-bit operation (see Figure 7). However, for 8-bit operation E1 must be tied directly to V_{CC} (+5 volts).

FUNCTION TABLE

INP	UTS	
MODE (PIN 14)	AC (PIN 13)	SYNC SELECTED
L	L	Continuous (no sync)
L	н	Undefined
н	L.	DC sync
н	н	AC sync

H = high level, L = low level

TABLE 1 - MODE-SELECT FUNCTION TABLE




FIGURE 6-SN74LS462 FUNCTIONAL BLOCK DIAGRAM

OPERATION

SN74LS462 transmitter 16-bit expansion


Sixteen-bit expansion of the transmitter is effected through connection of an SN74LS377 octal D-type flip-flop and an SN74LS165 octal shift register to the expander pins of the transmitter (E0, E1, and E2). (See Figure 7). Addition of these two standard low-power Schottky devices effectively expands the buffer and shift registers of the transmitter to 16 bits. Input E2 is the serial data output of the 'LS165. Outputs E0 and E1 control the shift/load and clock functions, respectively, of the 'LS165. Note that the data start (DS) input is also used to clock data into the 'LS377 external buffer register. Operation in 16-bit mode is identical to 8-bit operation except that the transmitted word length is now 16-bits long.

source interface to SN74LS462 transmitter

79

The serial output (SO) of the transmitter utilizes extremely large output buffer circuitry to provide 200 milliamperes of low-level sink current. This allows the SN74LS462 transmitter to be interfaced to a wide variety of infrared emitting diode (IRED) source assemblies.

The source assembly is connected in the manner illustrated in Figure 8. Note that for a forward diode current of 100 milliamperes, resistor R is shown to be 32 ohms.



OPERATION

SN74LS463 receiver functional description

SN74LS463 operation description

The SN74LS463 receiver receives very-low-level currents generated by the external photodiode detector, amplifies this signal, and decodes it into eight (or optionally 16) parallel data outputs. A block diagram of the SN74LS463 is shown in Figure 9.

The SN74LS463 has amplifier/comparator inputs, NONINV and INV, which receive the signal from the photodetector. The clock input (ϕ) provides the synchronization for the circuit. The error flag (EF) output indicates a long-bit error has occurred during the transmission of the eight (or 16) bits of data. The data available output (AV) indicates when the data is available at the output buffer register (D0-D7). The AV output will remain active (high) until the occurrence of an appropriate edge is received by the receiver. For the ac-sync mode, AV will clear typically 800 nanoseconds after it becomes active. For the continuous and dc-sync modes, the time at which AV is cleared inactive (low) is dependent upon the state of the input when the last bit of a bit stream is received. If the bit stream is concluded with a high logic level, the next input transition that clears AV will not occur until the first transition of the first bit of the next eight (or 16) bits to be received. However, if the bit stream is concluded with a low logic level, AV will be cleared when the transition to the high logic level of idle is entered. Because the actual point when AV becomes inactive (low) is dependent upon the subsequent data transmitted system designers are urged to utilize the rising edge of AV to set flags, control logic, etc. in their systems. The output enable (\overline{OE}) input either enables the eight parallel three-state outputs or forces them into the high-impedance state. The expander outputs, E0, E1, and E2, are used to expand receiver operation to 16 bits. For eight-bit operation, E1 must be connected to VCC.

The first stage of the SN74LS463 is a low-noise front-end amplifier optimized for use with a PIN detector diode. When the photodiode detects the infrared signal transmitted through the fiber-optic cable, it produces an output current proportional to the received infrared intensity. This current is converted to a voltage by the comparator transimpedance amplifier and amplified to the levels required for internal logic. The FSC information synchronizes with the timer-counter logic in the demodulator where it is demodulated into non-return-to-zero (NRZ) format and fed to a serial shift register. The internal shift register accepts eight-bit serial data and transfers it in parallel to the buffer register. The data outputs from the buffer register are controlled by the output enable (\overline{OE}) input; a low at this input enables the outputs, a high forces the outputs to the high-impedance state. If 16-bit operation is selected, serial data will shift out through output EO to the serial input of an external shift register and data from the external shift register is loaded




FIGURE 9 - SN74LS463 FUNCTIONAL BLOCK DIAGRAM

OPERATION

into an external buffer register with a pulse from output E2. A clock signal is supplied to the external shift register through output E1, but for eight-bit operation E1 acts as an input and must be tied to VCC.

The receiver counts eight clock pulses for each data bit. If an FSC transition has not occurred within ten clock periods, the bit will time-out. If less than eight bits (or 16 bits for 16-bit operation) have been received when a time-out error occurs, data available will be inhibited (low) and error flag will go high until eight bits (or 16 bits for 16-bit operation) have been received without a time-out error occurring on any bit. After eight bits (or 16 bits for 16-bit operation) have been received without a time-out error, error flag will go low and data available will operate normally. At the end of each eight bits (or 16 bits), a two-bit or longer synchronization pulse (idle period) may occur. This will be recognized as such by the internal circuitry, and error flag will remain low. If synchronization pulses do not occur after eight bits (or 16 bits for 16-bit operation), the continuous bit-stream mode will be assumed.

SN74LS463 receiver 16-bit expansion

Sixteen-bit expansion of the receiver is effected through connection of an SN74LS164 8-bit serial shift register and an SN74LS374 octal D-type flip-flop to the expander pins of the receiver (E0, E1, and E2). Figure 10 illustrates the connection of these devices to the receiver.

detector interface to the SN74LS463 receiver

The detector assembly is connected to the receiver in the manner illustrated in Figure 11. The PIN detector diode is connected to the NONINV comparator input, and the second diode is a compensating diode connected to the INV comparator input to offset the effects of temperature on the PIN diode characteristics and to establish a PIN "dark" low-level current level.




FIGURE 10 - SN74LS463 16-BIT CONFIGURATION

879

OPERATION




FIGURE 12 - WIRING DIAGRAM 8-BIT AC SYNC MODE




FIGURE 13 - WIRING DIAGRAM 16-BIT AC SYNC MODE


Bipolar Memories



PROM NUMBERING SYSTEM AND ORDERING INSTRUCTIONS

To complement Texas Instruments continually expanding line of bipolar PROMs, a new numbering system is being implemented. This system provides the user with information regarding the generic programming family, bit density, organization, temperature range, and the size and type of package without the necessity of looking up this information in tables. Below is a guide for use of this new numbering system.

Factory orders for PROMs described in this book should include a type number as explained in the following example.



USER-PROGRAMMABLE READ-ONLY MEMORY (PROM) LINE SUMMARIES STANDARD PROMS

NEW OLD		NEW OLD OUTPUT BIT SIZE		TYPICAL PER	FORMANCE	SEE	
TYPE NUMBER	TYPE NUMBER	TYPET	(ORGANIZATION)	ADDRESS ACCESS TIME	POWER DISSIPATION	PAGE	
TBP18SA030	SN74S188	\Q	256 Bits	25 ns	400 mW		
TBP18S030	SN74S288		(32W X 8B)	400 11144	5-7		
TBP14S10	SN74S287	∇		42 ns	500 mW	J - /	
TBP14SA10	SN74S387	\Diamond	1024 Bits	42 113	500 11144	<u> </u>	
TBP24S10		∇	(256W X 4B)	35 ns	375 mW	5-13	
TBP24SA10		\Diamond		35118	3/511144	0,0	
TBP18SA22	SN74S470	\Q	2048 Bits	50 ns	550 mW		
TBP18S22	SN74S471	∇	(256W X 8B)	50 115	550 11144	_	
TBP18S42	SN74S472	∇				5-7	
TBP18SA42	SN74S473	♦		55 ns	600 mW	"	
TBP18S46	SN74S474	∇	4096 Bits	55 118	000 1111		
TBP18SA46	SN74S475	Ω	(512W X 8B)				
TBP28S42		\Box	}	35 ns	500 mW		
TBP28S45		∇		35 118		╛	
TBP24S41	SN74S476	∇	4096 Bits	40 ns]	
TBP24SA41	SN74S477	_	(1024W X 4B)	40 118	475 HW		
TBP24S81	SN74S454		8192 Bits	45 ns	625 mW]	
TBP24SA81	SN74S455	♦	(2048W X 4B)	45115	025 1110	5-13	
TBP28S86	SN74S478	∇				3-13	
TBP28SA86	SN74S479	Ω	8192 Bits	45 ns	625 mW		
TBP28S2708	SN74S2708	∇	(1024W X 8B)			_	
TBP28S85		\Box		35 ns	550 mW		
TBP28S166		∇	16,384 Bits (2048W X 8B)	35 ns	500 mW		

LOW-POWER PROMS

NEW	OLD	OUTDUT	UT BIT SIZE TYP		FORMANCE	255
TYPE NUMBER	OLD OUTPUT TYPE NUMBER TYPE†		(ORGANIZATION)	ADDRESS ACCESS TIME	POWER DISSIPATION	SEE PAGE
TBP28L22		∇	2048 Bits (256W X 8B)	45 ns	300 mW	
TBP28L42		∇	4096 Bits	20	050 141	1
TBP28L45		∇	(512W X 8B)	60 ns	250 mW	5-13
TBP28L86	SN74LS478	∇	8192 Bits	80 ns	350 mW	1 5.5
TBP28L85		∇	(1024W X 8B)	65 ns	275 mW	1
TBP28L166		∇	16,384 Bits (2048W X 8B)	65 ns	250 mW	

[†] \triangle = open collector, ∇ = three state.

POWER-DOWN PROMS

ALE IV	OLD	OUTPUT BIT SIZE		TYPICAL PE	TYPICAL PERFORMANCE		
NEW TYPE NUMBER	TYPE NUMBER TYPE†		(ORGANIZATION)	ADDRESS ACCESS TIME	POWER DISSIPATION	SEE PAGE	
TBP28P42		▼ 4096 Bits 25 no.	25	550/60 mW			
TBP28P45		∇	(512W X 8B)	35 ns	350/60 mv	Ì	
TDDGGDGF			8192 Bits	25	550/60 mW	5-13	
TBP28P85	1		√ (1024W X 8B) 35 ns	(1024W X 8B) 35 ns 550/60 mi	(1024W X 8B)	550/60 11100	1 3.3
TDD000400		7	16,384 Bits	35 ns	550/35]	
TBP28P166			(2048W X 8B)	35 ns	550/75 mW	Ì	

REGISTERED PROMS

1510	OLD	OUTPUT BIT SIZE		TYPICAL PE	SEE	
NEW TYPE NUMBER	TYPE NUMBER TYPET	OUTPUT TYPE†	(ORGANIZATION)	CLOCK TO OUTPUT	POWER DISSIPATION	PAGE
TBP28R45		∇	4096 Bits (512W X 8B)	20 ns	550 mW	
TBP28R85		∇	8192 Bits (1024W X 8B)		20 ns 600 mW	
TBP28R166		∇	16,384 Bits (2048W X 8B)		550 mW	

READ/WRITE MEMORY (RAM) LINE SUMMARY

	BIT SIZE	OUTPUT	TYPICAL PE	eee.	
TYPE NUMBER	(ORGANIZATION)	CONFIGURATION [†]	ADDRESS ACCESS TIME	POWER DISSIPATION	PAGE
SN54S189/SN74S189	64 Bits	∇	0.5	0.75 . 144	5-29
SN54S289/SN74S289	(16W X 4B)	\triangle	25 ns	375 mW	5-29
SN74S201	256 Bits	∇	42 ns	500 mW	5-33
SN74S301	(256W X 1B)	Φ	42 ns	500 mW]

FIRST-IN/FIRST-OUT (FIFO) MEMORY WITH 3-STATE OUTPUTS

TYPE NUMBER BIT SIZE	TYPICAL PERFORMANCE				055	
		DATA RATES		FALL	POWER	SEE
	(ORGANIZATION)	INPUT	ОПТРОТ	THROUGH	DISSIPATION	PAGE
SN74S225	80 Bits (16W X 5B)	d-c to 10 MHz	d-c to 10 MHz	190 ns	400 mW	5-37

[†] \triangle = open collector, ∇ = three state.



BULLETIN NO. DL-S 12727, SEPTEMBER 1979

- Titanium-Tungsten (Ti-W) Fuse Link For Reliable Low-Voltage Full Family Compatible Programming
- Full Decoding And Fast Chip Select Simplify System Design
- P-N-P Inputs For Reduced Loading On System Buffers/Drivers
- Each PROM Supplied With a High Logic Level Stored At Each Bit Location
- Applications Include:
 Microprogramming/Firmware Loaders
 Code Converters/Character Generators
 Translators/Emulators

Address Mapping/Look-Up Tables

NEW TYPE NUMBER	OLD TYPE NUMBER	BIT SIZE	TYPICAL PERFORMAN			
0°C to 70°C	0°C to 70°C	(ORGANIZATION)	OUTPUT CONFIGURATION [†]	ADDRESS ACCESS TIME	POWER DISSIPATION	
TBP18SA030 (J, N)▲	SN74S188 (J, N)	256 Bits	♦ .	05	400 111	
TBP18S030 (J, N)▲	SN74S288 (J, N)	(32W X 8B)	∇	25 ns	400 mW	
TBP14S10 (J, N)▲	SN74S287 (J, N)	1024 Bits	∇	40	500 mW	
TBP14SA10 (J, N)▲	SN74S387 (J, N)	(256W X 4B)	\Diamond	42 ns		
TBP18SA22 (J, N)▲	SN74S470 (J, N)	2048 Bits	Φ	F0		
TBP18S22 (J, N)▲	SN74S471 (J, N)	(256W X 8B)	∇	50 ns	550 mW	
TBP18S42 (J, N)▲	SN74S472 (J, N)	4096 Bits	∇		222 141	
TBP18SA42 (J, N)▲	SN74S473 (J, N)	(512W X 8B)	♦	55 ns	600 mW	
TBP18S46 (J, N)▲	SN74S474 (J, N)	4096 Bits	∇	FE	COO W	
TBP18SA46 (J, N)▲	SN74S475 (J, N)	(512W X 8B)	Ω	55 ns	600 mW	

For full temperature parts (-55°C to +125°C) use suffix MJ. For devices with MIL-STD 883B processing (-55°C to +125°C) see page 5-2.

† \triangle = open collector, ∇ = three state.

TBP18SA030, TBP18S030 256 BITS (32 WORDS BY 8 BITS) (TOP VIEW)	TBP14S10, TBP14SA10 1024 BITS (256 WORDS BY 4 BITS) (TOP VIEW)	TBP18SA22, TBP18S22 2048 BITS (256 WORDS BY 8 BITS) (TOP VIEW)	TBP18S42, TBP18SA22 4096 BITS (512 WORDS BY 8 BITS) (TOP VIEW)	TBP18S46, TBP18SA46 4096 BITS (512 WORDS BY 8 BITS) (TOP VIEW)
Q1 1	A71 U 16 VCC A62 15 A8 A53 14 S2 A44 13 S1 A15 12 Q1 A26 11 Q2 A37 10 Q3 GND 8 9 Q4	A1 1 20 VCC A2 2 19 A8 A3 3 19 A7 A4 4 17 A6 A5 5 16 S2 Q1 6 15 S1 Q2 7 14 Q8 Q3 8 13 Q7 Q4 9 12 Q6 GND 10 11 Q5	A1 1 20 VCC A2 19 A9 A3 3 18 A8 A4 4 17 A7 A5 5 16 A6 Q1 6 15 S1 Q2 7 14 Q8 Q3 8 33 Q7 Q4 9 12 Q6 GND 10 11 Q5	A8 1 24 VCC 23 A9 A6 A7 A7 A7 A7 A7 A7 A7 A7 A7 A7 A7 A7 A7
Pin accionmente for all of th	and mamoriae are the same fo	er all nackage		GND [12] [13] Q4

in assignments for all of these memories are the same for all packages

description

These monolithic TTL programmable read-only memories (PROMs) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in 100 microseconds. The Schottky-clamped versions of these PROMs offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

The high-complexity 2048- and 4096-bit PROMs can be used to significantly improve system density for fixed memories as all are offered in the 20-pin dual-in-line package having pin-row spacings of 0.300 inch (7,62 mm).

Copyright © 1979 by Texas Instruments Incorporated

SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES


description (continued)


Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROMs, except the TBP14S10 and TBP14SA10 are supplied with a low-logic-level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs that have never been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.


A low level at the chip-select input(s) enables each PROM. The opposite level at any chip-select input causes the outputs to be off.

The three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull-up.

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)		7V
Input voltage		5.5V
Off-state output voltage		5.5V
Operating free-air temperature range:	Full-temperature-range circuits	_55°C to 125°C
	Commercial-temperature-range circuits	0°C to 70°C
Storage temperature range		-65°C to 150°C

recommended conditions for programming the TBP18S', TBP18SA', TBP14S', and TBP14SA' PROMs

		MIN	NOM	MAX	UNIT
Supply voltage, VCC (see Note 1)	Steady state	4.75	5	5.25	V
Supply voltage, VCC (see (40te 1)	Program pulse	10	10.5	11 [†]	\
Input voltage	High level, VIH	2.4		5	V
Input voltage	Low level, V _{1L}	0		0.5	1 '
Termination of all outputs except the one to be programmed	-	See load circuit		rcuit	
remination of an outputs except the one to be programmed		(Figure 1)		1)	
Voltage applied to output to be programmed, VO(pr) (see Note 2)		0	0.25	0.3	V
Duration of V _{CC} programming pulse X (see Figure 2 and Note 3)		98	100	1000	μs
Programming duty cycle for Y pulse			25	35	%
Free-air temperature		. 0		55	"C

[†] Absolute maximum ratings.

NOTES: 1. Voltage values are with respect to network ground terminal. The supply voltage rating does not apply during programming.


- 2. The TBP18S030, TBP18SA030, TBP18SA22, TBP18S22, TBP18S42, TBP18SA42, TBP18SA46 and TBP18SA46 are supplied with all bit locations containing a low logic level, and programming a bit changes the output of the bit to high logic level. The TBP14S10, TBP14SA10 are supplied with all bit outputs at a high logic level, and programming a bit changes it to a low logic level.
- 3. Programming is guaranteed if the pulse applied as 98 μs in duration.

step-by-step programming procedure for the TBP18SA030, TBP18S030, TBP14S10, TBP18SA10, TBP18SA22, TBP18SA22, TBP18SA42, TBP18S42, TBP18S46, TBP18SA46

- 1. Apply steady-state supply voltage ($V_{CC} = 5$ V) and address the word to be programmed.
- 2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
- 3. If the bit requires programming, disable the outputs by applying a high-logic-level voltage to the chip-select input(s).
- 4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through 3.9 k Ω and apply the voltage specified in the table to the output to be programmed. Maximum current into the programmer output is 150 mA.
- 5. Step VCC to 10.5 V nominal. Maximum supply current required during programming is 750 mA.
- Apply a low-logic-level voltage to the chip-select input(s). This should occur between 1 μs and 1 ms after VCC has reached its 10.5-V level. See programming sequence of Figure 2.
- 7. After the X pulse time is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
- 8. Within the range of 1 μs to 1 ms after the chip-select input(s) reach a high logic level, V_{CC} should be stepped down to 5 V at which level verification can be accomplished.
- The chip-select input(s) may be taken to a low logic level (to permit program verification) 1 μs or more after VCC reaches its steady-state value of 5 V.
- At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a bit.
- Verify accurate programming of every word after all words have been programmed using V_{CC} values of 4.5 and 5.5 volts.

NOTE: Only one programming attempt per bit is recommended.

79



LOAD CIRCUIT FOR EACH OUTPUT NOT BEING PROGRAMMED OR FOR PROGRAM VERIFICATION

FIGURE 1 - LOAD CIRCUIT




FIGURE 2 - VOLTAGE WAVEFORMS FOR PROGRAMMING

. 5

SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES

recommended operating conditions

PARAMETER		TBP14	S10, TBF	P18S22	1	TBP18S03	30	TBP18	S42, TBF	P18S46	UNIT
FARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Complement V	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
Supply voltage, VCC	J, N	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	1 °
	MJ			-2	,		-2			-2	0
High-level output current, IOH	J, N			-6.5			-6.5			-6.5	mA
Low-level output current, IOL				16			20			12	mA
Operation for air temperature T	MJ	-55		125♦	-55		125	-55		125	°c
Operating free-air temperature, TA	J, N	0		70	0		70	0		70	1 "

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†		F	ULL TE	MP	CC	OMM. TE	MP	UNIT
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage			2			2			٧
VIL	Low-level input voltage					0.8			8.0	V
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA			-1.2			-1.2	٧
Voн	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = MAX	2.4	3.4		2.4	3,2		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = MAX			0.5			0.5	٧
lоzн	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _O = 2.4 V	V _{IH} = 2 V,			50			50	μА
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _O = 0.5 V	V _{IH} = 2 V,			-50			-50	μΑ
Ц	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V			1			1	mA
ЧН	High-level input current	V _{CC} = MAX,	V _I = 2.7 V			25			25	μΑ
IIL.	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V		-	-250			-250	μΑ
los	Short-circuit output current §	V _{CC} = MAX		-30		-100	-30		-100	mA
		V _{CC} = MAX,	TBP14S10		100	135		100	135	
,	Supply surrent	Chip select(s) at 0 V,	TBP18S030		80	110		80	110	mA
l cc	Supply current	Outputs open,	TBP18S22 110	155		110	155] ""A		
		See Note 4	TBP18S42, TBP18S46		120	155		120	155	

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

TYPE	TEST CONDITIONS	t _{a(A)} (ns) Access time from address		t _a (S) (ns) Access time from chip select (enable time)			tpXZ (ns) Disable time from high or low level			UNIT	
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
TBP14S10MJ			42	75		15	40	1	12	40	ns
TBP14S10	0 00 5,		42	65		15	35		12	35	ns
TBP18S030MJ	C _L = 30 pF for		25	50		12	30		8	30	ns
TBP18S030	t _{a(A)} and t _{a(S)} ,		25	40		12	25		8	20	ns
TBP18S22MJ	5 pF for tpXZ,		50	80		20	40		15	35	ns
TBP18S22	$R_L = 300 \Omega$,		50	70		20	35		15	30	ns
TBP18S42MJ, TBP18S46MJ	See Page 1-14		55	85		20	45		15	40	ns
TBP18S42, TBP18S46			55	75		20	40		15	35 -	ns

tormerly (4 Family).

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25° C.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

† The military product versions of the '14S10 in the W package operating at free-air temperatures above 108° C requires a heat sink that provides a thermal resistance from case-to-free-air, R_{BCA}, of not more than 42° C/W.

NOTE 4: The typical values of I_{CC} are with all outputs low.

SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES

recommended operating conditions

DADAMETER		TBP149	SA10, TB	P18SA22	7	TBP18SA	030	TBP189	A42, TB	P18SA46	
PARAMETER	TANAMETER		NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supelu voltage V -	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	, , , , , , , , , , , , , , , , , , ,
Supply voltage, V _{CC}	J, N	4.75	5	5 5.25	4.75	75 5	5.25	4.75	5	5.25	V
High-level output voltage, VOH			-	5.5			5,5			5.5	V
Low-level output current, IOL				16			20			16	mA
Operating free-air temperature, T _A	MJ	-55		125♦	-55		125	-55		125	°c
Operating free-air temperature, 1 A	J, N	0		70	0		70	0		70	1 .

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS†	MIN TYP‡	MAX	UNIT
VIH	High-level input voltage			2		V
VIL	Low-level input voltage				8.0	V
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA		-1.2	V
	High-level output current	V _{CC} = MIN, V _{IH} = 2 V,	V _{OH} = 2.4 V		50	μА
lон	mign-level output current	V _{IL} = 0.8 V	V _{OH} = 5.5 V		100] #^
Va	Low level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,		0.5	V
VOL	Low-level output voltage	V _{IL} = 0.8 V,	IOL = MAX		0.5	
l ₁	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V		1	mA
I _{IH}	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V		25	μА
IIL	Low-level input current	V _{CC} = MAX,	V ₁ = 0.5 V		-250	μΑ
		V _{CC} = MAX,	TBP18SA030	80	110	
	Constitution of the consti	Chip select(s) at 0 V,	TBP14SA10	100	135	1
ICC	Supply current	Outputs open,	TBP18SA22	110 155		mA
		See Note 4	120	155	1	

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ	TEST CONDITIONS	Acc	t _a (A) ess time f address	rom		ta(S) cess time t chip selec enable tim	t	low-to	tPLH Propagation delay time, low-to-high-level out- put from chip select (disable time)		UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX]
TBP18SA030MJ			25	50	İ	12	30		12	30	ns
TBP18SA030	0 - 20-5		25	40		12	25		12	25	ns
TBP14SA10MJ	C _L = 30 pF,		42	75		15	40		15	40	ns
TBP14SA10	$R_{L1} = 300 \Omega$,		42	65		15	35		15	35	ns
TBP18SA22MJ	$R_{L2} = 600 \Omega$,		50	80		20	40	1	15	35	ns
TBPSA22	See Page 1-14		50	70		20	35		15	30	ns
TBP18SA42MJ, TBP18SA46MJ			55	85		20	45		15	40	ns
TBP18SA42, TBP18SA46			55	75		20	40		15	35	ns

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

[•] The military product versions of the '14SA10 in the W package operating at free-air temperatures above 108°C requires a beat sink that provides a thermal resistance from case-to-free-air, R_{θCA}, of not more than 42°C/W.

NOTE 4: The typical values of ICC are with all output low.



BULLETIN NO. DL-S 12728, SEPTEMBER 1979

- New, Expanded Family of Standard, Low Power, Power Down, And Registered PROMs
- Titanium-Tungsten (Ti-W) Fuse Links for Reliable Low-Voltage Full-Family-Compatible **Programming**
- Full Decoding And Fast Chip Select Simplify System Design
- P-N-P Inputs for Reduced Loading On System **Buffers/Drivers**
- Each PROM Supplied With a High Logic Level Stored At Each Bit Location
- Applications Include:

Microprogramming/Firm Ware Loaders Code Converters/Character Generators Translators/Emulators Address Mapping/Look-Up Tables

STANDARD PROMS

TYPE N	UMBER	OUTPUT	BIT SIZE	TYPIC	CAL PERFO	RMANCE
NEW TYPE NUMBER	OLD TYPE NUMBER	CONFIGURATION+	(ORGANIZATION)	ACCESS	TIMES	POWER
MEM LANE MOMBER	OLD TYPE NUMBER			ADDRESS	SELECT	DISSIPATION
TBP24S10 (J, N) [†]		∇	1024 Bits	35 ns	20 ns	375 mW
TBP24SA10 (J, N)†		\Diamond	(256W X 4B)	35 hs	20 hs	3/5/1100
TBP28S42 (J, N) [†]		∇	4096 Bits	35 ns	15 ns	500 mW
TBP28S45 (J, N) [†]		∇	(512W X 8B)	35 NS	15 118	500 1110
TBP24S41 (J, N)▲	SN74S476 (J, N)	∇	4096 Bits	40 ns	20 ns	475 mW
TBP24SA41 (J, N)▲	SN74S477 (J, N)	\Diamond	(1024W X 4B)	40 ns		4/5 mv
TBP24S81 (J, N)	SN74S454 (J, N)	∇	8192 Bits	45 ns		625 mW
TBP24SA81 (J, N)	SN74S455 (J, N)	Ω	(2048W X 4B)	45 118	20 118	62511100
TBP28S86 (J, N)	SN74S478 (J, N)	∇				
TBP28SA86 (J, N)	SN74S479 (J, N)	\Diamond	8192 Bits	45 ns	20 ns	625 mW
TBP28S2708 (J, N)	SN74S2708 (J, N)	∇	(1024W X 8B)	l		
TBP28S85 (J, N) [†]		∇		35 ns	15 ns	550 mW
TBP28S166 (J, N) [†]		∇	16,384 Bits (2048W X 8B)	35 ns	15 ns	500 mW

LOW POWER PROMS

TYPE N	UMBER	OUTPUT	BIT SIZE	TYPICAL PERFORMANCE		DRMANCE
NEW TYPE NUMBER	OLD TYPE NUMBER	CONFIGURATION*	(ORGANIZATION)	ACCESS	TIMES	POWER
NEW TYPE NUMBER	OLD TYPE NUMBER			ADDRESS	SELECT	DISSIPATION
TBP28L22 (J, N) [†]		∇	2048 Bits (256W X 8B)	45 ns	35 ns	300 mW
TBP28L42 (J, N) [†]		∇	4096 Bits		20	050
TBP28L45 (J, N) [†]		∇	(512W X 8B)	60 ns	30 ns	250 mW
TBP28L86 (J, N)▲	SN74LS478 (J, N)	∇	8192 Bits	80 ns	35 ns	350 mW
TBP28L85 (J, N) [†]		∇	(1024W X 8B)	65 ns	30 ns	275 mW
TBP28L166 (J, N) [†]		∇	16,384 Bits (2048W X 8B)	65 ns	30 ns	250 mW

[†] NOTE — Electrical parameters for these devices are design goals only.

979

ANOTE — These devices available as full-temperature-range and as high-rel processed devices (use suffix MJ or NJ).

 $^{^{\}ddagger}$ \bigcirc = open collector, ∇ = three state.

POWER DOWN PROMS

ſ	TYPE N	IUMBER	OUTPUT	BIT SIZE	TYPICAL PERFORMAN		RMANCE
Ī		W TYPE NUMBER OLD TYPE NUMBER CONF		(ORGANIZATION)	ACCESS TIMES		POWER
ı	NEW TYPE NUMBER	OLD TYPE NUMBER			ADDRESS	SELECT	DISSIPATION
ľ	TBP28P42 (J, N) [†]		∇	4096 Bits	25 500		500/00
ľ	TBP28P45 (J, N) [†]		∇	(5RW X 8B)	35 ns	35 ns 500	500/60 mW
Ì	TDD00005 (1 N)†			8291 Bits	25	25	550/60 mW
l	TBP28P85 (J, N) [†]		\ \ \	(1024W X 8B)	35 ns	35 ns	550/60 mw
ľ				16,384 Bits	35 ns	25	500/75 mW
۱	TBP28P166 (J, N) [†]		\ \ \	(2048W X 8B)	Sons	35 ns	500/75 mw

REGISTERED PROMS

TYPE N	IUMBER	OUTPUT	BIT SIZE	TY	PICAL PERFOR	MANCE
NEW TYPE NUMBER	OLD TYPE NUMBER	CONFIGURATION	(ORGANIZATION)	CLOCK TO OUTPUT	ADDRESS SET UP TIME	POWER DISSIPATION
TBP 28R45 (J, N)†		∇	4096 Bits (512W X 8B)			550 mW
TBP28R85 (J, N)†		∇	8192 Bits (1024W X 8B)	20 ns	20 ns	600 mW
TBP28R166 (J, N) [†]		∇	16,384 Bits (2048W X 8B)			550 mW

[†] Electrical parameters for these devices are design goals only.

description

5-14

The new 24 and 28 Series of monolithic TTL programmable read-only memories (PROMs) feature an expanded selection of standard, low-power, power-down, and registered PROMs. This expanded PROM family provides the system designer with considerable flexibility in upgrading existing designs or optimizing new designs. Featuring proven titanium-tungsten (Ti-W) fuse links with low-current MOS-compatible p-n-p inputs, all family members utilize a common programming technique designed to program each link with a 100-microsecond pulse.

The new 4096-bit and 8192-bit PROMs are offered in 24-pin 300-mil-wide packages, greatly improving system density for large PROM arrays. For systems requiring even higher levels of complexity and density, the 16,384-bit PROMs provide twice the bit density of the 8192-bit PROMs in 24-pin 600-mil-wide packages, All PROMs are supplied with a logic-high output level stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs that have never been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.

Active level(s) at the chip-select input(s) (S or \overline{S}) enables all of the outputs. An inactive level at any chip-select input causes all outputs to be off. On power-down PROMs, active level(s) at the chip-enable input(s) (E or \overline{E}) power up the device and enables all of the outputs. An inactive level at any chip-enable input causes all the outputs to be off and the PROM to be in a reduced-power standby mode.

The three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus connected to other similar outputs, yet it retains the fast rise time characteristics of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull-up.

 $^{^{\}ddagger} \nabla$ = three state.

PIN ASSIGNMENTS (TOP VIEWS)

TBP24S10, TBP24SA10 1024 BITS (256 WORDS BY 4 BITS) A7 1	TBP28L22 2048 BITS (256 WORDS BY 8 BITS) A1 1	TBP28S42*, TB TBP28P42 409 (512 WORDS BY A1 1 A2 2 A3 3 A4 4 A5 5 Q1 6 Q2 7 Q3 6 Q4 9 GND 10	6 BITS 7 8 BITS) (10) 20 VCC 119 A9 18 A8 17 A7 16 A6 18 \$\overline{5}\overline{E}^*\$ 14 Q8 13 Q7	A62 17 A53 16 A44 15 A15 14 A26 13 A37 12	81 BITS) (2048 WO VCC A8 1 A8 A7 2 A9 A6 3 A10 A5 4 Q1 A4 5 Q2 A1 6 Q2 A1 6 Q3 A2 7 Q4 A3 8	11, TBP24SA81 92 BITS RDS BY 4 BITS) 18 VCC 17 A9 18 A10 15 A11 19 Q1 13 Q2 17 Q3 10 Q4 10 \$\bar{5}\$
TBP28S45, TBP28L45, TBI 4096 BITS (512 WORDS BY 8 BI	4096 B	ITS	28S86, TBP28S 8192 B (1024 WORDS)		TBP28S27 8192 BI (1024 WORDS B	TS
A5 4 21 S A4 5 0,300-in 20 S A3 6 Row 19 S	9 A7 2 1/E1* A6 3 2/E2* A5 4 3/E3* A4 5 4/E4* A3 6 5/E5* A2 7 88 A1 8 17 Q1 9 16 Q2 10 15 Q3 11	nm) 19 G3 (SYNC)	A8 1	mm) 120 S2 v 139 S3	A8 1 A7 2 A6 3 A5 4 O.600-ir 115,24-mr Row Spacing A1 8 Q1 9 Q2 10 Q3 11 GND 12	n) iii NC
TBP28S85, TBP28L85, TB 8192 BITS	P28P85* TBP28F 8192 B	_	28S166, TBP28L 16.384	.166, TBP28P166 BITS	* TBP28R1	
(1024 WORDS BY 8 B			(2048 WORDS		(2048 WORDS B	
A4 5 (7,62-mm) 20 S A3 6 Row 19 S	10 A6 3 0.300 (7.82-m Row Spacin B7 O1 9 0.301 0.300 (7.82-m Row Spacin B7 O1 9 0.301 0.300 (7.82-m Row Spacin B8 A1 8 0.7 O1 9 0.5 O2 10 0.5 O3 11	G3 (SYNC)	A8 1 A7 2 A6 3 A5 4 A4 5 (15,24- A3 6 A2 7 Spaci A1 8 O1 9 O2 10 O3 11 GND 12	mm) 20 S1/E1*	A8 1 A7 2 A6 3 A5 4 0.600-in A3 6 15,24-mn A3 7 A1 8 Q1 9 Q2 10 Q3 11 GND 13	

NC = No internal connection

979

[•] For those pins having dual designations, the designation to the right of the virgule (/) applies only to the type number(s) immediately followed by an asterisk (*) above the pinout drawing.

standard PROMs

The standard PROM members of Series 24 and 28 offer the highest performance for applications requiring the uncompromised speed of Schottky technology. The fast chip-select access times allow additional decoding delays to occur without degrading speed performance.

low-power PROMs

To upgrade systems utilizing MOS EPROMs or MOS PROMs, the low-power PROM family offers the increased output drive and speed performance of bipolar technology and the reduced power dissipation necessary to implement effective upgrades. Additionally, low-power PROMs offer substantially reduced power dissipation over standard PROMs with minimal speed penalty.

power-down PROMs


For power-sensitive systems requiring the speed performance of the standard PROM members as well as reduced system power dissipation, the power-down PROM members allow a 75% or better reduction in power dissipation when disabled while providing standard PROM speed performance when enabled. The power-down and power-up functions are sequenced to occur with the outputs at a high-impedance state. The enable (power-up) function provides adequate performance to allow power-up to occur during the normal read access time precluding any degradation in memory speed performance.

registered PROMs


For microprogrammed pipelined systems the Series 24 and 28 registered PROM members offer the system designer reduced package count and improved system performance by incorporating the pipeline register onto the PROM chip. Available in 4096-bit, 8192-bit and 16,384-bit densities, all registered PROMs are provided with synchronous and asynchronous output controls (G and $\overline{\rm G}$) allowing maximum flexibility in data bus control.


When power is first applied, the edge-triggered latch for the synchronous output control is cleared, and the Ω outputs are placed in a high-impedance state. To read data, the address is set up, the synchronous output enable, G(SYNC), is taken high, and a low-to-high transition on the clock (C) input causes the selected data to be stored in the registers. That same transition causes the outputs to be enabled if asynchronous output enable \overline{G} is low. At this time the address may be changed and a new word addressed without affecting the register contents. If the synchronous output enable is low at the time of a low-to-high clock transition, the outputs will be disabled to the high-impedance state. They may be disabled at any time by taking output enable G high.


block diagram (positive logic)



schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)
Input voltage 5.5 V
Chip-select peak input voltage (S, S1, S2) (see Note 2)
Off-state output voltage 5.5 V
Off-state peak output voltage (see Note 2) 17.25 V
Operating free-air temperature range: Full-temperature-range circuits (MJ)
Commercial-temperature-range circuits (J, N)0°C to 70°C
Storage temperature range

NOTES: 1. Voltage values are with respect to network ground terminal.

2. These ratings apply only under the conditions described in the programming procedure.

SERIES 24 AND 28 STANDARD PROGRAMMABLE READ-ONLY MEMORIES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

DADAMETER			TBP28SA	86	TBP24S	A81, TB	P24SA41	T	BP24SA1	10*	דומט
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	וואוט
	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5,5	l v
Supply voltage, V _{CC}	J, N	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	7 °
High-level output voltage, VOH				5.5			5.5			5.5	V
	MJ			12			16			16	^
Low-level output current, IOL	J, N			12			16			16	mA
2	MJ	-55	-	125	-55		125	-55		125	- °c
Operating free-air temperature range	J, N	0		70	0		70	0		70	7 '

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				TBP	24SA	81							
l	PARAMETER	TEST CONDITION	uet	TBP	28SA	86	TE	P24SA	41	TBI	24SA	10*	UNIT
	PARAMETER	TEST CONDITION	vo.	MIN 1	TYP [‡]	MAX	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	CIVIT
VIH	High-level input voltage			2			2			2			V
VIL	Low-level input voltage					0.8			0.8			0.8	V
VIK	Input clamp voltage •	V _{CC} = MIN, I _I = -18 mA				-1.2			-1,2			-1.2	V
1	High lavel quanta average	V _{CC} = MIN, V _{IH} = 2 V,	V _O = 2.4 V			50			50			50	μА
ІОН	High-level output current	V _{IL} = 0.8 V	V _O = 5.5 V			100			100			100	μ.Α.
	1 1 1 1 1	V _{CC} = MIN, V _{IH} = 2 V,	MJ			0,5			0.5			0.5	V
VOL	Low-level output voltage	V _{IL} = 0.8 V, I _{OL} = MAX	J, N			0.5			0.5			0.45	
Ч	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1			1			1	mA
Iн	High-level input current	V _{CC} = MAX, V _I = 2.7 V				25			25			25	μА
IIL	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-250			-250			-250	μА
loo	Supply current	V _{CC} = MAX	MJ		125			95	140		75		mΑ
1CC	oupply current	ACC - MAY	J, N		125	175		95	140		75		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ		TEST CONDITIONS	Acc	t _a (A) cess time address			t _a (S) s time fr ct (enable	om chip e time)	time,			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
TBP24SA10*	MJ			35		ľ	20	40		15	40	
1 BP245A10*	J, N			35			20	30		15	30	ns
TBP24SA81		C _L = 30 pF,		45	70		20	40		20	40	ns
TBP24SA41	MJ	See Page 1-14		40	75		20	40		20	40	
1 DF 243A41	J, N			40	60		20	30		20	30	ns
TBP24SA86				45	70		20	40		20	40	ns

^{*} Electrical parameters for these devices are design goals only.

 $^{^{\}pm}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

SERIES 24 AND 28 STANDARD PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

		I	TBP24S1	0*	TBP28	S86, TBP	28\$2708	TBP2	4S81, TE	BP24S41	UNIT
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	וואט
	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
Supply voltage, VCC	J, N	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	7 °
	MJ			-2			-2			-2	mA
High-level output current, IOH	J, N			-3.2			-3.2			-3.2	7 '''^
	MJ			16			12			16	mA
Low-level output current, IOL	J, N			16			12			16	7 '''^
	MJ	-55		125	-55		125	-55		125	°c
Operating free-air temperature range	J, N	0		70	0		70	0		70	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	;†	TB	P24S1	0*	TE	3P24S8 3P24S8 P28S2	36,	TE	3P24S	41	UNIT
				MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	
v_{IH}	High-level input voltage			2			2			2			V
VIL	Low-level input voltage					0.8			0.8			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA				-1.2			-1.2			-1.2	V
VOH	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX		2.4	3,1		2.4	3.1		2.4	3.1		٧
VOL	Low-level output voltage	$V_{CC} = MIN, V_{1H} = 2 V,$ $V_{1L} = 0.8 V, I_{OL} = MAX$				0.5			0.5			0.5	٧
lozh	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V	_O = 2.4 V			50			50			50	μΑ
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V	_O = 0.5 V			50			-50			-50	μΑ
l ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1			1			1	mA
ЧН	High-level input current	V _{CC} = MAX, V ₁ = 2.7 V			_	25			25			25	μА
IIL	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-250			-250			-250	μΑ
1	Short-circuit	V MAY	MJ	-15		-100	-15		-100	-15		-100	mA
los	output current §	V _{CC} = MAX	J, N	-20		-100	-20		-100	-20		-100	ША
1	Committee	V MAY	MJ					125	175		95	140	mA
ICC	Supply current	V _{CC} = MAX	J, N		75			125	175		95	140	IIIA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ		TEST C	ONDITIONS	Ac	t _a (A) cess time address		i	^t a(S) s time fr ct (enable	om chip e time)		^t PXZ Disable ti	me	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
TDD24640*	MJ				35			20	35		15	35	ns
TBP24S10*	J, N	C _L = 30 pF			35			20	40		15	30	ns
TBP24S81		for ta(A)	D 200 C		45	70		20	40		20	40	ns
TBP24S41	MJ	and ta(S),	R _L = 300 Ω, See Page 1-14		40	75		20	40		20	40	ns
16724541	J, N	Cլ = 5 pF	See rage 1-14		40	60		20	30		20	30	ns
TBP28S86		for tpXZ			45	70		20	40		20	40	
TBP28S2708					45			20	40			40	ns

^{*} Electrical parameters for these devices are design goals only.

979

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

 $[\]S$ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SERIES 24 AND 28 STANDARD PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

DADAMETER		TBP28	S42*, TB	P28S45*	[·	TBP28S8	5*	Т	BP28S16	6*	UNIT
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	וואוט
	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	
Supply voltage, VCC	J, N	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	l
	MJ			-2			-2			-2	^
High-level output current, IOH	J, N			-3.2			-3.2			-3.2	mA
	MJ			16			16			16	I ^
Low-level output current, IOL	J, N			16	1		16			16	mA
0	MJ	-55		125	-55		125	-55		125	-°c
Operating free-air temperature range	J, N	0		70	0		70	0		70	7

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	;†		P28S4 P28S4	-	TE	3P28S8	15*	ТВ	2851	66*	UNIT
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage			2			2			2			V
VIL	Low-level input voltage					0.8			8,0			0.8	V
VIK	Input clamp voltage	VCC = MIN, I ₁ = -18 mA				-1.2			-1.2			-1.2	V
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX		2.4	3,1		2.4	3.1		2.4	3.1		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = MAX				0.5			0.5			0.5	٧
lozh	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V	O = 2.4 V			50			50			50	μА
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V	O = 0.5 V			-50			-50			-50	μА
Ч	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1			1			1	mA
ΊΗ	High-level input current	V _{CC} = MAX, V _I = 2.7 V				25			25			25	μΑ
1 ₁ L	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-250			-250			-250	μА
los	Short-circuit output current §	V _{CC} = MAX	J, N	-15 -20		-100 -100			-100 -100	-15 -20		-100 -100	mA
	•		MJ		105			110			100		
¹cc	Supply current	VCC = MAX	J, N		105			110			100		mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

TYPE	TEST CO	ONDITIONS	Ac	t _a (A) cess time addres			^t a(S) s time fr ct (enabl	om chip e time)		TPXZ Disable time	UNIT	
1			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	-
TBP28S42* TBP28S45*	$C_L = 30 pF$ for $t_a(A)$	R _L = 300 Ω,		35			15			12		ns
TBP28S85*	and $t_a(S)$, $C_L = 5 pF$	See Page 1-14		35			15			12		ns
TBP28S166*	for tpxz	_		35			15			12		ns

^{*}Electrical parameters for these devices are design goals only.

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SERIES 24 AND 28 LOW-POWER PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

DADAMETED		Į ·	TBP28L2	2*	TBP28	L42*, TE	P28L45*		TBP28L8	36	UNIT
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	CIVIT
Supply voltage V	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	
Supply voltage, V _{CC}	J, N	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	7 ° ¦
High level output assured Last	MJ			-1			-1			-1	mA
High-level output current, IOH	J, N			-1.6		_	-1.6			-1.6	7 IIIA
I am land autom annual I am	MJ			8			8			4	mA
Low-level output current, IOL	J, N			8			8			8	IIIA
Operating free six temperature range	MJ	-55		125	-55		125	-55		125	-°c
Operating free-air temperature range	J, N	0		70	0		70	0		70	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	S [†]	тв	P28L2	22*		8P28L4 8P28L4	7	ТВ	P28L8	36	UNIT
				MIN .	ГҮР‡	MAX	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage			2			2			2			V
VIL	Low-level input voltage					0.8			0.8			0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = -18 \text{ mA}$				-1.2			-1.2			-1.2	V
Voн	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX		2.4	3,1		2.4	3.1		2.4	3.1		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = MAX				0.5		-	0.5			0.5	٧
IOZH	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V	o = 2.4 V			50			50			50	μА
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V	'O = 0.5 V			-50			-50			-50	μΑ
1	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1			1			1	mA
Iн	High-level input current	V _{CC} = MAX, V _I = 2.7 V				25	-		25			25	μΑ
ΠL	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-250			-250			-250	μА
los	Short-circuit	V _{CC} = MAX	MJ	-10		-100	-		-100	-10		-100	mA
	output current §		J, N	-10		-100	-10		-100	-10		-100	
Icc	Supply current	V _{CC} = MAX	MJ				ļ			L	60	100	mA l
100			J, N	L	60	85		50			60	100	

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

TYPE		TEST CON	IDITIONS	Ace	t _a (A) cess time address			t _a (S) s time fro t (enable		C	tPXZ Disable tir	me	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
TBP28L22*	MJ	0 - 20 - 5			45			20			15		ns
IBP28L22*	J, N	CL = 30 pF	D - 000 G		45			20			15		ns
TBP28L42* TBP28L45*		for t _a (A) and t _a (S),	R _L = 600 Ω, See Page 1-15		60			30			25		ns
TDDGGL GG	MJ	C _L = 5 pF			85	175		55	135		50	90	
TBP28L86	J, N	for tPXZ			85	130		55	90		50	75	ns

^{*} Electrical parameters for these devices are design goals only.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SERIES 24 AND 28 LOW-POWER PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

DADAMETED			TBP28L8	5*	Т	1		
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Complement	MJ	4.5	5	5.5	4.5	5	5.5	Τ.,
upply voltage, VCC	J, N	4.75	5	5.25	4.75	5	5.25	√ \
IP I I and a second of	MJ			-1			-1	^
High-level output current, IOH	J, N			-1.6			-1.2	mA.
Law lavel autout autout la	MJ			8			8	
Low-level output current, IOL	J, N			8			8	mA
On a ration from air town and the same	MJ	-55		125	-55		125	°c
Operating free-air temperature range	J, N	0		70	0		70	7 '

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST SOND	izionet	Т	BP28L8	5*	TE	P28L16	6*	·
	PARAMETER	TEST COND	IIIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input voltage			2		_	2			V
VIL	Low-level input voltage					0.8			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -18	B mA			-1.2			-1.2	V
VOH	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX		2.4	3.1		2.4	3.1		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = MAX				0.5		-	0.5	V
lozh	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V _O = 2.4 V				50			50	μΑ
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IH} =	2 V, V _O = 0.5 V			-50			-50	μΑ
l _l	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.	.5 V			1			1	mA
ЧН	High-level input current	V _{CC} = MAX, V _I = 2	.7 V			25			25	μΑ
1IL	Low-level input current	V _{CC} = MAX, V _I = 0	.5 V			-250			-250	μΑ
1	Short-circuit	Vcc = MAX	MJ	-10		-100	-10		-100	mA
los	output current §	ACC - MAY	J, N	-10		-100	-10		-100	'''A
loo	Supply current	Voc = MAX			55			50		mA
1cc	Supply current	V _{CC} = MAX			55			50] '''^

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ	TEST CONDITIONS		^t a(A) Access time from address			[†] a(S) Access time from chip select (enable time)			t _{PXZ} Disable time			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
TBP28L85*	C _L = 30 pF for	$R_1 = 600 \Omega$,		65			30			25		ns
TBP28L166*	$t_a(A)$ and $t_a(S)$, $C_L = 5 pF$ for t_{PXZ}	_		65			30			25		ns

^{*} Electrical parameters for these devices are design goals only.

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

 $[\]S$ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

NOTE: MJ designates full-temperature-range circuits (formerly 54 Family), J and N designate commercial-temperature-range circuits (formerly 74 Family).

SERIES 24 AND 28 POWER-DOWN PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

PARAMETER		TBP28	TBP28P42*, TBP28P45*			TBP28P8	5*	TBP28P166*			UNIT
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNII
	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
Supply voltage, VCC	J, N	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	V
	MJ			-2			-2			-2	
High-level output current, IOH	J, N			-3.2			-3.2			-3.2	mA
	MJ			16			16			16	
Low-level output current, IOL	J, N			16			16			16	mA
	MJ	55		125	-55		125	-55		125	°c
Operating free-air temperature range	J, N	0		70	0		70	0		70	Ç

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	ş†	1	3P28P4		TE	3P28P8	35*	TBP28P166*			UNIT
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	L
VIH	High-level input voltage			2			2			2			V
VIL	Low-level input voltage					0.8			0.8			0.8	_ v _
VIK	Input clamp voltage	$V_{CC} = MIN, I_{I} = -18 \text{ mA}$				-1.2			-1.2			-1.2	V
Voн	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX		2.4	3.1		2.4	3.1		2.4	3.1		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = MAX				0.5			0.5			0.5	٧
lоzн	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V _O	= 2.4 V			50		_	50			50	μΑ
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V _O	= 0.5 V			-50			-50			50	μΑ
11	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1			1			1	mA
ЧН	High-level input current	V _{CC} = MAX, V _I = 2.7 V				25			25			25	μΑ
IIL	Low-level input current	$V_{CC} = MAX, V_{I} = 0.5 V$				-250			-250			-250	μΑ
	Short-circuit	V MAY	MJ	-15		-100	-15		100	-15		-100	
los	output current §	V _{CC} = MAX	J, N	-20		-100	-20		-100	-20		-100	mA
	Supply Power Up	V MAY			100			110			100		^
Icc	current Power Down	V _{CC} = MAX			12			12			15		mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ	TEST CONDITIONS		t _a (A) Access time from address			ta(E) Access time from chip enable (enable time)			D	UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
TBP28P42* TBP28P45*	C _L = 30 pF for	R _L = 300 Ω,		35			35			12		ns
TBP28P85*	t _{a(A)} and t _{a(E)} ,	See Page 1-14		35			35			12		ns
TBP28P166*	$C_L = 5 pF for tpXZ$			35			35			12		ns

^{*}Electrical parameters for these devices are design goals only.

979

 $^{^{+}}$ AII typical values are at V_{CC} = 5 V, T_{A} = 25°C.

 $[\]S$ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SERIES 24 AND 28 REGISTERED PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

DADAMETER		7	BP28R4	5*	1	BP28R8	5*	Т	BP28R16	6*	
PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Complementary V-	MJ	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	v
Supply voltage, V _{CC}	J, N	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	Ţ v
Alleh Investment of	MJ			-2			-2			-2	
High-level output current, IOH	J, N			-3.2			-3.2			-3.2	mA
	MJ			16			16			16	
Low-level output current, IOL				16			16			16	mA
Clock pulse width high, tw(CH)		20			20			20			ns
Clock pulse width low, tw(CL)		20			20			20			ns
Address setup time, t _{su} (A)		20		.,	20			20			ns
Chip select setup time, t _{su(S)}		0			0			0			ns
Address hold time, th(A)		0			0			0			ns
Chip select hold time, th(S)		5	-		5			5			ns
Operation from six termonature reason	MJ	-55		125	55		125	55		125	- °c
Operating free-air temperature range	J, N	0		70	0		70	0		70	1

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]		TBI	28R4	5*	TE	P28R8	35*	TBI	P28R1	66*	UNIT
	FANAMETEN	TEST CONDITIONS		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input voltage			2			2			2			V
VIL	Low-level input voltage					8.0			0.8			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA				-1.2			-1.2			-1.2	V
Voн	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX		2.4	3.1		2.4	3.1		2.4	3.1		v
V	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,	MJ			0.5			0.5			0.5	V
VOL	Low-lever output voltage	$V_{IL} = 0.8 V, I_{OL} = MAX$	J, N			0.5			0.5			0.5	
lozh	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{1H} = 2 V, V _O =	2.4 V		-	50			50			50	μА
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V _O =	0.5 V			-50			-50			-50	μА
l ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1			1			1	mA
ЧН	High-level input current	$V_{CC} = MAX, V_I = 2.7 V$				25			25			25	μА
IIL.	Low-level input current	V _{CC} = MAX, V ₁ = 0.5 V				-250			-250			-250	μΑ
1	Short-circuit	V WAY	MJ	-15		-100	-15		-100	-15		-100	
los	output current§	V _{CC} = MAX	J, N	-20		-100	-20		-100	-20		-100	mA
loo	Cupply surrent	V MAY	MJ		110			120			110		
ICC	Supply current	V _{CC} = MAX	J, N		110			120			110		mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

^{*} Electrical and switching parameters for these devices are design goals only.

SERIES 24 AND 28 REGISTERED PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS


switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

types TBP28R45*, TBP28R85*, TBP28R166*

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t _a (C)	Access time from clock		20	ns
tPXZ(C)	Output disable time from clock	$R_L = 300 \Omega$,	20	ns
tPZX(C)	Output enable time from clock	$C_L = 30 pF$,	20	ns
tPXZ(G)	Output disable time from G	See Figure 1	12	ns
tPZX(G)	Output enable time from G		15	ns

^{*} Electrical and switching parameters for these devices are design goals only.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. All diodes are 1N916 or 1N3064.

LOAD CIRCUIT




FIGURE 1 - SWITCHING WAVEFORMS FOR TYPES TBP28R45, TBP28R85, AND TBP28R166

SERIES 24 AND 28 PROGRAMMABLE READ-ONLY MEMORIES

recommended conditions for programming

PARAMETER		MIN	TYP	MAX	UNIT
Steady-state supply voltage, VCC		4.5	5	5.5	>
Address input voltage	V _{IH}	2.4		5	V
Address input voitage	VIL	0		0.5	ν.
E3 and E4 input voltage (where appropriate)	VIH	2.4		5	V
Voltage at all outputs except the one to be programmed					V
	Voltage, VCC(pr)	5.75	6	6.25	V
Supply voltage programming pulse (see Figure 2)	Pulse width, t _w	1000		2000	μs
	Duty cycle		25	35	%
Select or enable programming pulse (see Figure 2)	Voltage, VS(pr)	9.75	10	11	V
defect of enable programming pulse (see Figure 2)	VIL				•
	Voltage, V _{O(pr)}	16.75	17	17.25	V
Output programming pulse (see Figure 2)	Rise time, t _r	10		50	μs
Output programming purse (see) igure 2/	Pulse width, t _W	98	100	1000	μs
	VIL	0		0.5	
Registered PROM verify clock pulse width	tw(CH)		20		ns
Free-air temperature, TA		0		55	°C

step-by-step programming instructions (see Figure 2)

- Address the word to be programmed, apply 5V ± 10% to V_{CC} and active levels to all chip select (S and S̄) or chip enable (E and Ē) inputs.
- Verify the status of a bit location by checking the output level. For registered PROMs a clock must be applied to the clock pin to verify the output level.
- 3. Increase VCC to VCC(pr) with a minimum current capability of 200 milliamperes.
- 4. Apply $V_{S(pr)}$ to all the \overline{S} , \overline{E} or \overline{G} inputs. $I_1 \leq 15$ mA.
- Connect all outputs, except the one to be programmed, to a logic low level (0 ≤ V_{1L} ≤ 0.5 V). Only one bit is programmed at a time.
- Apply the output programming pulse for at least 98 microseconds. Minimum current capability of the programming supply should be 200 milliamperes.
- 7. After terminating the output pulse, disconnect all outputs from VIL conditions.
- 8. Reduce the voltage at S, E or G inputs to VIL.
- Reduce V_{CC} to steady-state voltage and verify output status. Note that for registered PROMs, a clock must be applied to the clock input pin to verify output status.
- 10. Repeat steps 3 through 9 for each bit location that requires programming.
- 11. Verify accurate programming of every word after all words have been programmed using V_{CC} values of 4.5 and 5.5 volts. Note that registered PROMs must be clocked to verify the output condition.

SERIES 24 AND 28 PROGRAMMABLE READ-ONLY MEMORIES




FIGURE 2 – TIMING DIAGRAM AND VOLTAGE WAVEFORMS FOR PROGRAMMING SEQUENCE

NOTE: The output to be programmed may be forced to zero volts after the transition to $V_{O(pr)}$ at the E input has begun.



SCHOTTKY† TTL MEMORIES

TYPES SN54S189A, SN54S289A, SN74S189A, SN74S289A 64-BIT HIGH-PERFORMANCE RANDOM-ACCESS MEMORIES


SEPTEMBER 1976-REVISED JUNE 19

STATIC RANDOM-ACCESS MEMORIES

- Fully Decoded RAM's Organized as 16 Words of Four Bits Each
- Schottky-Clamped for High Speed: Read Cycle Time . . . 25 ns Typical Write Cycle Time . . . 25 ns Typical
- Choice of Three-State or Open-Collector Outputs
- Compatible with Most TTL and I²L Circuits
- Chip-Select Input Simplifies External Decoding

description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of four bits each. They are fully decoded and feature a chip-select input to simplify decoding required to achieve expanded SN54S189A, SN54S289A J OR W PACKAGE SN74S189A, SN74S289A J OR N PACKAGE (TOP VIEW)



Pin assignments are same for all packages.

system organization. The memories feature p-n-p input transistors that reduce the low-level input current requirement to a maximum of -0.25 milliamperes, only one-eighth that of a Series 54S/74S standard load factor. The chip-select circuitry is implemented with minimal delay times to compensate for added system decoding.

write cycle

The information applied at the data input is written into the selected location when the chip-select input and the write-enable input are low. While the write-enable input is low, the 'S189A output is in the high-impedance state and the 'S289A output is off. When a number of outputs are bus-connected, this high-impedance or off state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up.

read cycle

The stored information (complement of information applied at the data input during the write cycle) is available at the output when the write-enable input is high and the chip-select input is low. When the chip-select input is high, the 'S189A output will be in the high-impedance state and the 'S289A output will be off.

FUNCTION TABLE


FUNCTION	IN	PUTS	'S189A	'S289A
FUNCTION	CHIP SELECT	WRITE ENABLE	ОИТРИТ	ООТРОТ
Write	L	L	High Impedance	Off
Read	L	H	Complement of Data Entered	Complement of Data Entered
Inhibit	Н	×	High Impedance	Off

H ≡ high level, L ≡ low level, X ≡ irrelevant


Copyright © 1979 by Texas Instruments Incorporated


TYPES SN54S189A, SN54S289A, SN74S189A, SN74S289A 64-BIT HIGH-PERFORMANCE RANDOM-ACCESS MEMORIES


functional block diagram



schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		 	7 V
Input voltage		 	5.5 V
Off-State output voltage			
Operating free-air temperature range:	SN54S' Circuits	 	–55°C to 125°C
	SN74S' Circuits	 <i></i>	0°C to 70°C
Storage temperature range		 	$65^{\circ}C$ to $150^{\circ}C$

NOTE 1: Voltage values are with respect to network ground terminal.

TYPES SN54S189A, SN54S289A, SN74S189A, SN74S289A 64-BIT HIGH-PERFORMANCE RANDOM-ACCESS MEMORIES

recommended operating conditions

		Si	N54S18	9A	s	N74S18	9A	s	N74S28	9A	L_s	N54S28	9A] . _
	_ :	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	דואט
Supply Voltage, V _{CC}		4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
High-l	High-level output voltage, VOH						5.5						5.5	V
High-l	evel output current, IOH			-2						-6.5				mA
Low-l	evel output current, IOL			16			16			16			16	mA
	of write pulse (write enable (w(wr)	25			25			25			25			ns
	Address before write pulse, t _{su(da)}	0†			01			01			0↓			
Setup time	Data before end of write pulse, t _{su(da)}	25↑			25↑			25↑			25↑			ns
	Chip-select before end of write pulse, t _{Su} (S)	25↑			25↑			25↑			25↑			
	Address after write pulse, th(ad)	3↑			3↑			01			01			
Hold	Data after write pulse, th(da)	01			01			0↑			0↑			j
time	Chip-select after write pulse, $t_h(\overline{S})$	01			01			0↑			01			ns
Operating free-air temperature, TA		-55	···	125	-55		125	0		70	0		70	°c

^{†↓}The arrow indicates the transition of the write-enable input used for reference: † for the low-to-high transition, ↓ for the high-to-low transition.

electrical characteristics over recommended operating free-air temperature range (otherwise noted)

	PARAMETER	TEST	CONDITIONS	·†		'S189A			′S289A		UNIT
	TANAMETEN	1631	CONDITIONS	, ·	MIN	TYP‡	MAX	MIN	TYP ‡	MAX	CIVIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	V
v_{IK}	Input clamp voltage	V _{CC} = MIN,	I _I = -18mA		,		-1.2			-1.2	V
Voн	High-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,	SN54S'	2.4	3.4					v
₹ОН	riigii-level output voltage	$V_{1L} = 0.8 V$,	I _{OH} = MAX	SN74S'	2.4	3.2					\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	High-level output current	V _{CC} = MIN,	V _{IH} = 2 V,	V _O =2.4 V						40	μА
Іон	High-level output current	V _{IL} = 0.8 V		V _O =5.5 V						100	μΑ.
		V _{CC} = MIN,	V _{IH} = 2 V,	SN54S'		0.35	0.5		0.35	0.5	
VOL	Low-level output voltage	V _{IL} = 0.8 V,	IOL = 16 mA	SN74S'		0.35	0.45		0.35	0.45	V
	Off-state output current,	V _{CC} = MAX,	V _{IH} = 2 V,								
IOZH	high-level voltage applied	V ₁ L ≃ 0.8 V,	V _{OH} = 2.4 V		Į		50	}			μА
	Off-state output current,	V _{CC} = MAX,	V _{1H} = 2 V,								
IOZL	low-level voltage applied	V _{IL} = 0.8 V,	V _{OL} = 0.4 V		1		50	}			μА
I _I	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
чн	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				25			25	μΑ
11L	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V				-250			-250	μА
los	Short-circuit output current §	V _{CC} = MAX			-30		-100				mA
¹ CC	Supply current	V _{CC} = MAX,	See Note 2			75	110		75	105	mA

 $^{^{\}dagger}$ For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.

NOTE 2: 1_{CC} is measured with the read/write and chip-select inputs grounded. All other inputs at 4.5V, and the outputs open.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Duration of the short circuit should not exceed one second.

TYPES SN54S189A, SN54S289A, SN74S189A, SN74S289A 64-BIT HIGH-PERFORMANCE RANDOM-ACCESS MEMORIES

'S189A switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	SN549	SN74	S189A		
	FANAMETER	TEST CONDITIONS	TYP‡	MAX	TYP#	MAX	UNIT	
ta(ad)	Access time from address		C _L = 30 pF,	25	50	25	35	ns
ta(S)	Access time from chip select (enable time)		R _L = 300 Ω See Note 3	18	25	18	22	ns
tSR	Sense recovery time			22	40	22	35	ns
tPXZ	Disable time from high or low level	from S	$C_L = 5 pF$, $R_1 = 300 \Omega$,	12	25	12	17	
PXZ	Disable time from high or low level	from W	See Note 3	12	30	12	25	ns

'S289A switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted)

	DADAMETED		TEST CONDITIONS	SN54	SN74			
	PARAMETER		TEST CONDITIONS	TYP‡	MAX	TYP‡	MAX	UNIT
ta(ad)	Access time from address		$C_L = 30 pF$,	25′	50	25	35	ns
ta(S)	Access time from chip select (enable time)		$R_{L1} = 300 \Omega$,	18	25	18	22	ns
tSR	Sense recovery time		$R_{L2} = 600 \Omega$,	22	40	22	35	ns
•••	Propagation delay time, low-to-high-level fr	rom S	See Note 3	12	25	12	17	
tPLH	output (disable time) fr	rom W		12	30	12	25	ns

 \ddagger AII typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

NOTE: 3. Load circuit and voltage waveforms are shown on page 1-14.

TYPES SN74S201, SN74S301 256-BIT HIGH-PERFORMANCE RANDOM-ACCESS MEMORIES


SEPTEMBER 1977-REVISED JUNE 1979

STATIC RANDOM-ACCESS MEMORIES

- Static Fully Decoded RAM's Organized as 256 Words of One Bit Each
- Schottky-Clamped for High Performance
- Choice of Three-State or Open-Collector Outputs
- Compatible with Most TTL and I²L Circuits
- Chip-Select Inputs Simplify External Decoding
- Typical Performance:

Read Access Time 42 ns Power Dissipation 500 mW

SN74S201, SN74S301 . . J OR N PACKAGE (TOP VIEW) 16 Vcc



description

These 256-bit active-element memories are monolithic transistor-transistor logic (TTL) arrays organized as 256 words of one bit. They are fully decoded and have three chip-select inputs to simplify decoding required to achieve expanded system organizations.

write cycle

The information applied at the data input is written into the selected location when the three chip-select inputs and the write-enable input are low. While the write-enable input is low, the '\$201 outputs are in the high-impedance state and the 'S301 outputs are off. When a number of outputs are bus-connected, this high-impedance or off state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up.



read cycle

The stored information (complement of information applied at the data input during the write cycle) is available at the output when the write-enable input is high and the three chip-select inputs are low. When any one of the chip-select inputs are high, the 'S201 outputs will be in the high-impedance state and the 'S301 outputs will be off.

FUNCTION TABLE

	INF	PUTS		
FUNCTION	CHIP SELECT (S)	WRITE ENABLE (W)	'S201 OUTPUT (DO)	'\$301 OUTPUT (DO)
Write	L	L	High Impedance	Off
Read	L	н	Complement of Data Entered	Complement of Data Entered
Inhibit	Н	X	High Impedance	Off

H≡high level, L≡low level, X≡irrelevant


Copyright © 1979 by Texas Instruments Incorporated

†Integrated Schottky-Barrier diode-

[‡]For chip-select: L ≡ all Si inputs low, H ≡ one or more Si inputs high

TYPES SN74S201, SN74S301 256-BIT HIGH-PERFORMANCE RANDOM-ACCESS MEMORIES

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	5.5 V
Off-State output voltage	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range6	

recommended operating conditions

			SN74S20	1		SN74S301	I	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply	Supply Voltage, V _{CC} (see Note 1)		5	5.25	4.75	5	5.25	V
High-level output voltage, VOH							5.5	V
High-le	vel output current, IOH			-10,3				mA
Low-te	vel output current, IOL			16			16	mA
Width	of write pulse (write enable low), t _{W(wr)}	65			65			ns
Setup	Address before write pulse, t _{su(ad)}	01			Ot			
time	Data before end of write pulse, t _{su(da)}	65↑			65↑			ns
time	Chip-select before end of write pulse, t _{su} (S)	65↑			65↑			
Hold	Address after write pulse, th(ad)	0↑			01			
	Data after write pulse, th(da)	0↑			01			ns
time	Chip-select after write pulse, th(S)	O†		-	01			
Operat	Operating free-air temperature, TA			70	0		70	°c

^{↑↓} The arrow indicates the transition of the write input used for references: ↑ for the low to high transistion, ↓ for the high to low transistion.

NOTE 1: Voltage values are with respect to network ground terminal.

TYPES SN74S201, SN74S301 256-BIT HIGH-PERFORMANCE RANDOM-ACCESS MEMORIES

electrical characteristics over recommended operating free-air temperature range (otherwise noted)

	PARAMETER	TEC	T CONDITIONS [†]	L	'S201			'S301		UNIT
	FARAMETER	1 1 2 3	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	٧
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18mA			1.2			-1.2	V
v _{oH}	High-level output voltage	V _{CC} = MIN, V _{1L} = 08 V,	***	2.4						V
VOL	Low-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,			0.45			0.45	V
ЮН	High-level output current	V _{CC} = MIN, V _{IL} = 0.8 V	V _{IH} = 2 V, V _O =2.4 V V _O =5.5 V						40 100	μА
lozh	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{IL} = 0.8 V,	V _{IH} = 2 V, V _{OH} = 2.4 V			40				μΑ
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{1L} = 0.8 V,	•••			-40				μА
l _l	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V			1			1	mA
Чн	High-level input current	V _{CC} = MAX,	V _I = 2.7 V			25			25	μА
ΙιL	Low-level input current	VCC = MAX,	V ₁ = 0.5 V			-250			-250	μА
los	Short-circuit output current §	V _{CC} = MAX		-30		-100				mA
¹ CC	Supply current	V _{CC} = MAX,	See Note 2		100	140		100	140	mA

[†]For conditions shown as MIN or MAX use the appropriate value specified under recommended operation conditions.

'S201 switching characteristics over recommended operating ranges of T_A and V_{CC} (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
ta(ad)	Access time from add	ess	C _L = 30 pF,		42	65	ns
ta(S)	Access time from chip	select (select time)	R _L = 300 Ω,		13	30	ns
tSR	Sense recovery time		See Note 3		20	40	ns
^t PXZ	Disable time from high or low level	From S From W	C _L = 5 pF, R _L = 300 Ω, See Note 3		9	20	ns

'S301 switching characteristics over recommended operating ranges of T_A and V_{CC} (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
ta(ad)	Access time from address		C _L = 30 pF,		42	65	ns
ta(S)	Access time from chip enab	le (enable time)	$R_{L1} = 300 \Omega$,		13	30	ns
tSR	Sense recovery time		R _{L2} = 600 Ω		20	40	ns
^t PLH	Propagation delay time, low-to-high-level output (disable time)	From S From W	See Note 3		8 15	20 35	ns

‡All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

NOTE: 3. Load circuit and voltage waveforms are shown on page 1-14.

 $[\]ddagger$ These typical values are at V_{CC} = 5 V, T_A = 25°C.

SDuration of the short circuit should not exceed one second.

NOTE: 2. I_{CC} is measured with all chip-select inputs grounded, all other inputs at 4.5 V, and the output open

TYPE SN74S225 16 x 5 ASYNCHRONOUS FIRST-IN/FIRST-OUT MEMORY

SEPTEMBER 1976-REVISED JUNE 1979

- Independent Synchronous Inputs and Outputs
- Organized as 16-Words of 5 Bits
- DC to 10-MHz Data Rate
- 3-State Data Outputs
- 20-Pin, 300-mil, High-Density Package

description

This 80-bit active-element memory is a monolithic Schottky-clamped transistor-transistor logic (STTL) array organized as 16 words of five-bits each. A memory system using the SN74S225 can easily be expanded in multiples of 16 words or of 5 bits as shown in Figure 2. The three-state outputs controlled by a single enable, OE, make bus connection and multiplexing easy.

SN74S225...J OR NPACKAGE (TOP VIEW) СК А 1 Vcc CK B IR 2 CLR CK OUT 3 18 OR DI 1 4 17 DI 2 5 CK IN DI3 6 DO 1 15 DO 2 DI 4 7 14 DO 3 DI 5 8 13 ŌF 9 DO 4 12 DO 5 GND 10 11

Pin assignments are same for all packages

operation

679

A FIFO is a memory storage device which allows data to be written into and/or read from its array at independent data rates. The 'S225 is a FIFO which will process data at any desired clock rate from DC to 10 MHz. The data is processed in a parallel format, word by word.

Reading or writing is done independently utilizing separate synchronous data clocks. Data may be written into the array on the low-to-high transition of either load clock input. Data may be read out of the array on the low-to-high transition of the unload clock input (normally high). When writing data into the FIFO one of the load clock inputs must be held high while the other strobes in the data. This arrangement allows either load clock to function as an inhibit for the other.

Status of the 'S225 is provided by three outputs. Input ready monitors the status of the last word location and signifies when the memory is full. This output is high whenever the memory is available to accept any data. The unload clock output also monitors the last word location. This output generates a low-logic-level pulse (synchronized to the internal clock pulse) when the location is vacant. The third status output, output ready, is high when the first word location contains valid data and unload clock input is high. When unload clock input is low, output ready will be low. The first word location is defined as the location from which data is provided to the outputs.

The data outputs are noninverted with respect to the data inputs and are three-state with a common control input, output enable. When output enable is low, the data outputs are enabled to function as totem-pole outputs. A high-logic-level forces each data output to a high-impedance state while all other inputs and outputs remain active.

The clear input invalidates all data stored in the memory array by clearing the control logic and setting output ready to a low-logic-level on the high-to-low transition of a low-active pulse. The data outputs do not change as a result of the clear input; however, the output ready at a low-logic-level signifies invalid data.

FUNCTION TABLES


Table 1 - Input Functions


Input	Pin	Description
CK A	1	Load Clock A
DI 1 - DI 5	4-8	Data Inputs
ŌĒ	9	Output Enable
CKIN	16	Unload Clock Input
CLR	18	Clear
CK B	19	Load Clock B
GND	10	Ground pin
_ V _{CC}	20	Supply Voltage


Table 2 — Output Functions

Output	Pin	Description
IR	2	Input Ready
CK OUT	3	Unload Clock Output
DO 5 - DO 1	11 - 15	Data Outputs
OR	17	Output Ready

schematics of inputs and outputs







5-38

TYPE SN74S225 16 x 5 ASYNCHRONOUS FIRST-IN/FIRST-OUT MEMORY

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply Voltage, VCC (see Note 1) .														7V
Input Voltage														5.5V
Off-State Output Voltage														5.5V
Operating Free-Air Temperature Range											C)°C	to	70°C
Storage Temperature Range										_	65°	C t	o 1	50°C

NOTE 1: All voltage values are with respect to network ground terminal.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply Voltage, V _{CC}		4.75	5	5.25	V
III-t-land autout autout land	All Outputs Except Data			-3.2	mA
High-level output current, IOH	Data Outputs			-6.5	
	All Outputs Except Data			8	mA
Low-level output current, IOL	Data Outputs			16	
	Load Clock A or B, t _W (high)	25			
Pulse Width	Unload Clock Input, t _W (low)	7			ns
	Clear, t _W (low)	40			Ī
Setup Time	Data to Load Clock, t _{SU} (DIi) See Note 2	-20↑			ns
Setup time	Clear Release to Load Clock, t _{su}	25†			115
Hold Time, Data from Load Clock, th(Dli)		70t			ns
Operating free-air temperature, TA		0		70	°c

NOTE 2: Data must be setup within 15 ns after the load clock positive transition.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	IDITIONS†	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.2	V
VOH	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = MAX	2.4	2.9		٧
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = MAX		0.35	0.50	٧
lozh	Off-state output current, high-level voltage applied		V _{CC} = MAX, V _{IL} = 0.8 V,	V _{IH} = 2 V, V _O = 2.4 V			50	μΑ
lozL	Off-state output current, low-level voltage applied		V _{CC} = MAX, V _{IL} = 0.8 V,	V _{1H} = 2 V, V _O = 0.5 V			-50	μА
Ιį	Input current at maximum input voltage		V _{CC} = MAX,	V _I = 5.5 V			1	mA
чн	High-level input current	Data In Ali Inputs Except Data In	V _{CC} = MAX,	V _I = 2.7 V			40 25	μА
		Data In					-1	mA
11L	Low-level input current	All Inputs Except Data In	V _{CC} = MAX,	V _I = 0.5 V			-250	μΑ
los	Short-circuit output current §		V _{CC} = MAX		-30		-100	mA
Icc	Supply Current		V _{CC} = MAX,	See Note 3		80	120	mA

[†]For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.

 $[\]uparrow$ \equiv The arrow Indicates that the low-to-high transition of the load clock is used for reference.

 $[\]ddagger$ All typical values are at V_{CC} -5 V, T_A = 25°C.

[§]Duration of the short circuit should not exceed one second.

NOTE 3: I_{CC} is measured with all inputs grounded and the output open.

16 x 5 ASYNCHRONOUS FIRST-IN/FIRST-OUT MEMORY

switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted)

PARAMETERS¶	FROM	то	TEST CONDITIONS	MIN	түр‡	MAX	UNIT
f _{max}	CK A		C _L = 30 pF,	10	20		MHz
f _{max}	СК В		$R_L = 300 \Omega$,	10	20		MHz
f _{max}	CK IN		See Note 4	10	20		MHz
t _W	CK OUT			7	14		ns
tPXZ	ŌĒ	DOi	C _L = 5 pF		10	25	
tPZX	OL .				25	40	ns
^t PLH	CK IN	DOi			50	75	
tphl	OK IN	501			50	75	ns
^t PLH	CK A or CK B	OR			190	300	ns
tPLH	CK IN	OR			40	60	
tPHL		On			30	45	ns
^t PHL	CLR	OR			35	60	ns
[†] PHL	CK A or CK B	ск опт	$C_L = 30 pF$, $R_L = 300 \Omega$,		25	50	ns
tPHL	CK IN	CK OUT	See Note 4		270	400	ns
	CK A						
tPH L	or	IR			55	75	ns
	CK B						
^t PLH	CK IN	IR			255	400	ns
^t PLH	CLR	IR			16	35	ns
_tPLH	or↑	DOi			10	20	ns

[¶] f_{max} = maxlmum clock frequency.

NOTE 4: Load circuit and voltage waveforms are shown on page 1-14.

t_W ≡ pulse width (output)


^{↑↓ ≡} The arrow Indicates that the low-to-high (↑) or high-to-low (↓) transition of the output ready (OR) output is used for reference.

 $t_{\mbox{\scriptsize PLH}} \equiv \mbox{\scriptsize propagation delay time, low-to-high level output.}$

tpHL = propagation delay time, high-to-low-level output.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

TYPE SN74S225 16 x 5 ASYNCHRONOUS FIRST-IN/FIRST-OUT MEMORY





Texas Instruments

TYPICAL WAVEFORMS FOR A 16-WORD FIFO




FIGURE 1 - TYPICAL WAVEFORMS FOR A 16-WORD FIFO




FIGURE 2 - EXPANDING THE 'S225 FIFO (48 WORDS OF 10 BITS SHOWN)

679

Support Functions


INDEX TO SUPPORT FUNCTIONS

Octal Buffers and Line Drivers (3-State Outputs)	
'LS240, 'LS241, 'LS244, 'S240, 'S241	6-7
'LS540, 'LS541	6-77
'S340, 'S341, 'S344	6-23
'S740, 'S741, 'S744	6-105
Bus Transceivers	
'LS242, 'LS243 (4-Bit)	6-11
'S226 (4-Bit Latched)	6-3
'LS440 thru 'LS444 (4-Bit Tridirectional)	6-59
'LS245 (8-Bit, 3-State Outputs)	6-13
'LS620 thru 'LS623 (8-Bit, Open-Collector and 3-State Outputs)	6-91
'LS640 thru 'LS645 (8-Bit, Open-Collector and 3-State Outputs)	6-99
Clock Generators	
'LS424 (2-Phase)	6-47
'LS362 (4-Phase)	6-27
8-Bit Universal Shift/Storage Registers	
'LS299, 'S299	6-15
'LS323	6-21
Latches	
'LS373, 'LS374, 'S373, 'S374 (Octal D-Type Transparent)	6-35
'S412 (Multi-Mode Buffered)	6-42
'LS604 thru 'LS607 (Octal 2-Input Multiplexed)	6-82
Controller and Bus Driver for 8080A Systems	
'S428, 'S438	6-55
BCD-to-Binary and Binary-to-BCD Converters	
'S484, 'S485	6-67
Memory Refresh Controllers	
'LS600 thru 'LS603	6-80
Memory Cycle Controllers	
'LS608	6-86
Memory Mappers	
'LS610 thru 'LS613	6-88
16-Bit Error Detection and Correction Circuits .	
'L\$630, L\$631	6-95

BULLETIN NO. DL-S 12477, OCTOBER 1976-REVISED AUGUST 1979

- Universal Transceivers for Implementing System Bus Controllers
- Dual-Rank 4-Bit Transparent Latches Provide:
 - Exchange of Data Between 2 Buses In One Clock Pulse
 - Bus-to-Bus Isolation
 - Rapid Data Transfer
 - Full Storage Capability
- Hysteresis at Data Inputs Enhances Noise Rejection
- Separate Output-Control Inputs Provide Independent Enable/Disable for Either Bus Output
- 3-State Outputs Drive Bus Lines Directly

description



These high-performance Schottky[†] TTL quadruple bus transceivers employ dual-rank bidirectional four-bit transparent latches and feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The bus-management functions implemented and the high-impedance controls offered provide the designer with a controller/transceiver that interfaces and drives system bus-organized lines directly. They are particularly attractive for implementing:

Bidirectional bus transceivers

Data-bus controllers

The bus-management functions, under control of the function-select (S1, S2) inputs, provide complete data integrity for each of the four modes described in the function table. Directional transparency provides for routing data from or to either bus, and the dual store and dual readout capabilities can be used to perform the exchange of data between the two bus lines in the equivalent of a single clock pulse. Storage of data is accomplished by selecting the latch function, setting up the data, and taking the appropriate strobe input low. As long as the strobe is held high, the data is latched for the selected function. Further control is offered through the availability of independent output controls that can be used to enable or disable the outputs as shown in the output-control function table, regardless of the latch function in process. Store operations can be performed with the outputs disabled to a high impedance (Hi-Z). In the Hi-Z state the inputs/outputs neither load nor drive the bus lines significantly. The p-n-p inputs feature typically 400 millivolts of hysteresis to enhance noise rejection.

6

BUS-MANAGEMENT FUNCTION TABLE

1	DDE FROLS	STRO	OBES GBA		O-B CHES	B-T	i	OPERATION
S2	S1	GAB	GBA	1	2	1	· 2	
		×	L	Latch	Trans	Trans	Trans	Pass B to A
L		_ ^	Н	Laten	i rans	Latch	Trans	Read out stored data
L	Н	X	Χ.	Latch	Trans	Latch	Trans	Read out stored data
Н		L	Х	Trans	Trans	Latch	Trans	Pass A to B
	<u> </u>	Н	^	Latch	Trans	Laten	irans	Read out stored data
н	н	L	L	Trans	Latch	Trans	Latch	Read in both buses
L	п	Н	н	Latch	Latch	Latch	Latch	Store bus data

H = high level

L = low level

X = irrelevant


Latch = latched

Trans = transparent


Copyright © 1979 by Texas Instruments Incorporated

logic symbol[†]

functional block diagram (positive logic)



[†]This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and current discussions in IEC and IEEE.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																			. 7 V	
Input voltage																				
Off-state output voltage																				
Operating free-air temperature range:	SN	154	S22	26	(see	No	te	2)								_	55°	C t	o 125°C	;
	S١	174	S22	26													0	°C	to 70°C	;
Storage temperature range		_	_		_	_			_	_	_	_			_	_	65°	C t	ი 150°C	

NOTES: 1. Voltage values are with respect to network ground terminal.

An SN54S226 in the J package operating at temperatures above 113° C requires a heat-sink that provides a thermal resistance from case to free air, R_{θCA}, of not more than 48° C/W.

recommended operating conditions

		s	N54S22	26	S	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	Y
High-level output voltage, VOH				5.5			5.5	V
High-level output current, IOH				-6.5		• • • • • • • • • • • • • • • • • • • •	-10.3	mA
Width of strobe pulse		30			20			ns
Setup time, t _{su}	To Strobe	30↑			201			
Setup time, tsu	To Select	30			20			ns
Hold time, th	To Strobe	10			0↑			
riola tille, th	To Select	0			0			ns
Operating free-air temperature, T _A (see Note 2)		-55		125	0		70	°C

¹ The arrow indicates that the low-to-high transition of the strobe input is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage		V _{CC} = MIN, I _I = -18 mA			-1.2	V
V	High-level output voltage	SN54S226	V _{CC} = MIN, V _{IH} = 2 V,	2.4	3.3		V
VOH	High-level output voltage	SN74S226	V _{IL} = 0.8 V, I _{OH} = MAX	2.4	2.9		1 °
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,			0.5	v
, OL	2017 lover output voltage		V _{IL} = 0.8 V, I _{OL} = 15 mA				
lozu	Off-state output current,		V _{CC} = MAX, V _{1H} = 2 V,			100	μА
IOZH	high-level voltage applied		V _O = 2.4 V			100	"^
1	Off-state output current,		V _{CC} = MAX, V _{IH} = 2 V,			-100	μА
IOZL	low-level voltage applied		V _O = 0.5 V			-100	""
l _j	Input current at maximum input voltage		V _{CC} = MAX, V _I = 5.5 V			1	mA
lιн	High-level input current		V _{CC} = MAX, V _I = 2.7 V	j		100	μΑ
1	Low-level input current	OCAB, OCBA	V _{CC} = MAX, V _I = 0.5 V			-0.38	mA
IIL	20W-level input current	All other inputs	*CC 11175K, *1 0.0 *			1.6	"'A
los	Short-circuit output current §		V _{CC} = MAX	-50		-180	mA
Icc	Supply current		V _{CC} = MAX, See Note 3		125	185	mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

[§]Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTES: 2. An SN54S226 in the J package operating at temperatures above 113° C requires a heat-sink that provides a thermal resistance from case to free air, $R_{\theta CA}$, of not more than 48° C/W.

^{3.} ICC is measured with all inputs (and outputs) grounded.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	ТҮР	MAX	UNIT
tPLH	A or B	B or A		=		20	30	
tPHL	AOIB	BOTA				15	30	ns
^t PLH	Select	A	1			25	37	
tPHL.	Select	Any	С _L = 50 pF,	$R_L = 280 \Omega$,		19	30	ns
tPLH .	Strobe GBA	A == B	See Note 4			25	37	
tPHL	or GAB	A or B				19	30	ns
^t PZH	Output Control	A D	i			12	20	
tPZL	OCBA or OCAB	A or B				12	20	ns
tPHZ	Output Control	A D	CL = 5 pF,	RL = 280 Ω,		10	15	
^t PLZ	OCBA or OCAB	A or B	See Note 4			10	15	ns

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$

tPHL ≡ propagation delay time, low-to-high-level output

 $t_{ZH} \equiv output$ enable time to high level

 $t_{ZL} \equiv output$ enable time to low level


 $t_{HZ} \equiv$ output disable time from high level

 $t_{LZ} \equiv$ output disable time from low level

NOTE 4: Load circuits and voltage waveforms are shown on page 1-14.

applications

The following examples demonstrate four fundamental bus-management functions that can be performed with the 'S226. Exchange of data on the two bus lines can be accomplished with a single high-to-low transition at S2 when S1 is high.



877

TYPES SN54LS240,SN54LS241,SN54LS244,SN54S240,SN54S241, SN74LS240.SN74LS241.SN74LS244.SN74S240.SN74S241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


	Typical I _{OL} (Sink	Typical IOH (Source		Propagation ay Times	Typical Enable/ Disable	Typical Power Dissipation (Enabled)				
	Current)	Current)	Inverting	Noninverting	Times	Inverting	Noninverting			
SN54LS'	12 mA	-12 mA	10.5 ns	12 ns	18 ns	130 mW	135 mW			
SN74LS'	24 mA	-15 mA	10.5 ns	12 ns	18 ns	130 mW	135 mW			
SN54S'	48 mA	-12 mA	4.5 ns	6 ns	9 ns	450 mW	538 mW			
SN74S'	64 mA	-15 mA	4.5 ns	6 ns	9 ns	450 mW	538 mW			

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves **Noise Margins**


description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical G (active-low output control) inputs, and complementary G and G inputs. These devices feature high fan-out, improved fan-in, and 400-mV noise-margin. The SN74LS' and SN74S' can be used to drive terminated lines down to 133 ohms.


schematics of inputs and outputs




SN54LS240, SN54S240 . . . J SN74LS240, SN74S240 . . . J OR N (TOP VIEW)



SN54LS241, SN54S241 . . . J SN74LS241, SN74S241 . . . J OR N



SN54LS244 ... J SN74LS244 . . . J OR N (TOP VIEW)



TYPES SN54LS240,SN54LS241,SN54LS244, SN74LS240,SN74LS241,SN74LS244 BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings

Same as SN54LS245 and SN74LS245 on page 6-13.

recommended operating conditions

D.D.115757		SN54LS'					TINU
PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-12			-15	mΑ
Low-level output current, IOL			12			24	mA
Operating free-air temperature, TA	-55		125	0		70	°c

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ſ						SN54LS		Γ_	SN74LS		
	PARAMETER		TEST COND	ITIONST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage			·	2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
	Hysteresis (VT+ - VT_)		VCC = MIN		0.2	0.4		0.2	0.4		V
Voн	High-level output voltage			V _{IH} = 2 V, , I _{OH} = -3 mA	2.4	3.4		2.4	3.4		V
-011			V _{CC} = MIN, V _{IL} = 0.5 V,	V _{IH} = 2 V, I _{OH} = MAX	2			2			
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} ≈ 12 mA			0.4			0.4	V
VOL	Low-level output vortage		VIH = 2 V, VIL = VILmax	IOL = 24 mA						0.5	1 °
lozh	Off-state output current, high-level voltage applied		V _{CC} = MAX,	V _O = 2.7 V			20			20	
lozL	Off-state output current, low-level voltage applied		V _{IH} = 2 V, V _{IL} = V _{IL} max	V _O = 0.4 V			-20			-20	μΑ
11	Input current at maximur input voltage	n	V _{CC} = MAX,	V ₁ = 7 V			0.1			0.1	mA
ΙΗ	High-level input current, a	any input	V _{CC} = MAX,	V _I = 2.7 V			20			20	μΑ
l _{IL}	Low-level input current		V _{CC} = MAX,	V _{II} = 0.4 V			-0,2			-0.2	mΑ
los	Short-circuit output curre	ent [•]	V _{CC} = MAX		-40		-225	-40		-225	mA
		Outputs high		All		_17	27		17	27	
		Outputs low	V _{CC} = MAX	'LS240		26	44		26	44	۱ ۱
Icc	Supply current Al	Outputs 10W	Outputs open	'LS241, 'LS244		. 27	46		27	46	mA
		All outputs	— Outputs open —	'LS240		29	50		29	50	
		disabled		'LS241, 'LS244		32	54		32	54	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER		TEST CONDITIONS		'LS240			'LS241, 'LS244		
Ĺ	FARAMETER	1231 CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output				9	14		12	18	ns
tPHL	Propagation delay time, high-to-low-level output	C _L = 45 pF, See Note 2	RL = 667 Ω,		12	18		12	18	ns
tPZL	Output enable time to low level]			20	30		20	30	ns
tPZH	Output enable time to high level	1			15	23		15	23	ns
tPLZ	Output disable time from low level	C _L = 5 pF,	R _L = 667 Ω,		15	25		15	25	ns
tPHZ	Output disable time from high level	See Note 2	·		10	18		10	18	ns

NOTE 2: Load circuit and voltage waveforms are shown on page 1-15.

 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

TYPES SN54S240, SN54S241, SN74S240, SN74S241 BUFFERS/LINE DRIVERS/LINE RECEIVERS WITH 3-STATE OUTPUTS

REVISED AUGUST 1979

absolute maximum ratings

Same as the SN54S740 and SN74S740 maximum ratings on page 6-106.

recommended operating conditions

PARAMETER	SN54S'				SN74S'			
FARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC (see Note 1)	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-12			-15	mA	
Low-level output current, IOL			48			64	mA	
External resistance between any input or VCC and ground			40			40	kΩ	
Operating free-air temperature, TA (see Note 3)	-55		125	0		70	°c	

NOTES: 1. Voltage values are with respect to network ground terminal.

3. An SN54S241J operating at free-air temperature above 116°C requires a heat sink that provides a thermal resistance from case to free-air, R_{0CA}, of not more than 40°C/W.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TECT 001	IDITIONS†	Ĭ	'S240			'S241		UNIT
	PARAMETER		1EST CON	ימאטוווטו	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNII
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.2			-1.2	_v
	Hysteresis (V _{T+} - V _T _)		V _{CC} = MIN		0.2	0.4		0.2	0.4		V
		SN74S'	V _{CC} = MIN,	V _{IH} = 2 V,	2.7			2.7			
		311743	V _{IL} = 0.8 V,	$I_{OH} = -1 \text{ mA}$	2.7			2.7			
	High lovel autous valeace	SN54S' and	V _{CC} = MIN,		2.4	3.4		2.4	3.4) _v
νон	High-level output voltage	SN74S'	V _{IL} = 0.8 V,	$I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	3.4		ľ
		SN54S' and	V _{CC} = MIN,		2			2]
		SN74S'	V _{IL} = 0.5 V,	IOH = MAX							l
			V _{CC} = MIN,		1		0.55			0.55	
VOL	Low-level output voltage		V ₁ L = 0.8 V,	IOL = MAX	}		0.55	1		0.55	ľ
	Off-state output current,		V _{CC} = MAX,				50			50	
lozh	high-level voltage applied		V _{IH} = 2 V,	V () = 2.4 V						50	μA
	Off-state output current,		VIH = 2 V, VII = 0.8 V	V05V			50			50	"^
IOZL	low-level voltage applied		VIL - 0.8 V	VO - 0.5 V			50			50	Ĺ
ħ	Input current at maximum	1	VCC = MAX,	V 5 5 V			1			1	mA
''	input voltage		ACC - MAY	V - 5.5 V							'''^
ItH	High-level input current, a	ny input	V _{CC} = MAX,	V _I = 2.7 V			50			50	μА
ÍIL	Low-level input current	Any A	VCC = MAX,	V 0 5 V			-400			-400	μА
'IL	Low-level input current	Any G	VCC - MAX,	V - 0.5 V						-2	mA
los	Short-circuit output curre	nt∳	VCC = MAX		-50		-225	-50		-225	mA
		Outputs high		SN54S'		80	123		95	147	
		Outputs mgn		SN74S'		80	135	L	95	160	1
loo	Supply surrent	Outputs low	V _{CC} = MAX,	SN54S'		100	145		120	170	mA
Icc	Supply current Ou	Cutputs low	Outputs open	SN74S'		100	150		120	180] """
		Outputs		SN54S'		100	145		120	170]
		disabled		SN74S'		100	150		120	180	Į

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER		TEST CONDITIONS		'S240			'S241			
	FARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
^t PLH	Propagation delay time, low-to-high-level output				4.5	7		6	9	ns	
[†] PHL	Propagation delay time, high-to-low-level output	CL = 50 pF, See Note 4	$R_L = 90 \Omega$,		4.5	7		6	9	ns	
tPZL	Output enable time to low level	1			10	15		10	15	ns	
tPZH	Output enable time to high level	1			6.5	10		. 8	12	ns	
tPLZ	Output disable time from low level	C _L = 5 pF,	$R_L = 90 \Omega$,		10	15		10	15	ns	
^t PHZ	Output disable time from high level	See Note 4			6	9		6	9	ns	


NOTE 4: Load circuit and voltage waveforms are shown on page 1-14.


379

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

TYPES SN54LS240,SN54LS241, SN54LS244,SN54S240,SN54S241,SN74LS240, SN74LS241,SN74LS244,SN74S240,SN74S241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS





'LS241,'S240 USED AS SYSTEM AND/OR MEMORY BUS DRIVER-4-BIT ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD



INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS
IN A SINGLE PACKAGE

CONTROL

TYPES SN54LS242, SN54LS243, SN74LS242, SN74LS243 QUADRUPLE BUS TRANSCEIVERS

AUGUST 1979

- Two-Way Asynchronous Communication Between Data Buses
- P-N-P Inputs Reduce D-C Loading
- Hysteresis (Typically 400 mV) at Inputs Improves Noise Margin

description


These four-data-line transceivers are designed for asynchronous two-way communications between data buses. The SN74LS' can be used to drive terminated lines down to 133 ohms.

FUNCTION TABLE (EACH TRANSCEIVER)


	ITROL PUTS	DAT	242 A PORT ATUS	DAT	S243 A PORT ATUS
GAB	GBA	Α	В	Α	В
Н	Н	ō	ı	0	_
L	н	*	*	*	*
н	L	ISOL	ATED	ISOL	ATED
L	L	1	ō	1	0

 Possibly destructive oscillation may occur if the transceivers are enabled in both directions at once.
 I = Input, O = Output, O = Inverting Output.


schematics of inputs and outputs



SN54LS242 ... J OR W SN74LS242 ... J OR N (TOP VIEW)



SN54LS243 ... J OR W SN74LS243 ... J OR N (TOP VIEW)



NC-No internal connection

absolute maximum ratings

:79

Same as SN54LS245 and SN74LS245 maximum ratings on page 6-13.

recommended operating conditions

		SN54LS'			SN74LS'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-12			-15	mA
Low-level output current, IOL			12			24	mΑ
Operating free-air temperature, TA	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

TYPES SN54LS242, SN54LS243, SN74LS242, SN74LS243 QUADRUPLE BUS TRANSCEIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED		TEST COM	DITIONS†		SN54LS	•		SN74LS	•	UNIT
	PARAMETER		TEST CON	DITIONS.	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
	Hysteresis (V _{T+} - V _{T-})		VCC = MIN		0.2	0.4		0.2	0.4		V
			VCC = MIN,	***	2.4	3,1		2.4	3,1		
Vон.	High-level output voltage		V _{IL} = V _{IL} max,	IOH = -3 mA	2.4	3.1		2.4	3.1		V
VOH	High-lever output vortage		V _{CC} = MIN,	V _{1H} = 2 V,	2			2]
			V _{IL} = 0.5 V,	IOH = MAX							
			VCC = MIN,	IOL = 12 mA		0.25	0.4		0.25	0.4	}
VOL	Low-level output voltage		V _{IH} = 2 V,					-			V
			V _{IL} = V _{IL} max	I _{OL} = 24 mA					0,35	0.5	
lozu	Off-state output current,		V _{CC} = MAX,	VO = 2.7 V			40			40	
IOZH	high-level voltage applied		V _{IH} = 2 V,	VO - 2.7 V			40			40	μА
10-	Off-state output current,		V _{IL} = V _{IL} max	VO = 0.4 V			-200			-200	μА
IOZL	low-level voltage applied		AIT - AIT III9X	1 0 - 0.4 0			-200			-200	
l _l	Input current at maximum	A or B	V _{CC} = MAX,	V _I = 5.5 V			0.1			0.1	mA
''	input voltage	GAB or GBA	VCC - MAX,	V ₁ = 7 V			0.1			0.1] '''^
ЧН	High-level input current, ar	y input	V _{CC} = MAX,	V ₁ = 2.7 V			20			20	μΑ
			V _{CC} = MAX,	V ₁ = 0.4 V,			-0.2			-0.2	
	Low-level	A inputs	GAB and GBA at	t VIL max			-0,2			-0.2	
ΉL	input current	D immute	V _{CC} = MAX,	V _I = 0.4 V,			-0,2			-0.2	mA
	input current	B inputs	GAB and GBA at	2 V			-0.2				
		GAB or GBA	V _{CC} = MAX,	V ₁ = 0.4 V			-0,2	<u> </u>		-0.2	
los	Short-circuit output curren	t*	V _{CC} = MAX		-40		-225	-40		-225	mA
		Outputs high	V _{CC} = MAX,	'LS242, 'LS243		22	38		22	38	
la.	Supply current A	Outputs low	Outputs open,	'LS242, 'LS243		29	50		29	50	mA
ICC		All outputs	See Note 2	'LS242		29	50		29	50] ""
		disabled	See Note 2	'LS243		32	54		32	54]

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	DADAMETED	TEST C	TEST CONDITIONS		'LS242			'LS243		
	PARAMETER	1531 CC			TYP	MAX	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output				9	14		12	18	ns
tPHL	Propagation delay time, high-to-low-level output	C _L = 45 pF, See Note 3	$R_L = 667 \Omega$,		12	18		12	18	ns
tPZL	Output enable time to low level				20	30		20	30	ns
tPZH	Output enable time to high level				15	23		15	23	ns
tPLZ	Output disable time from low level	C _L = 5 pF,	R _L = 667 Ω,		15	25		15	25	ns
tPHZ	Output disable time from high level	See Note 3			10	18		10	18	ns

NOTE 3: Load circuit and waveforms are shown on page 1-15.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 2: ICC is measured with transceivers enabled in one direction only, or with all transceivers disabled.

BULLETIN NO. DL-S 12471, OCTOBER 1976-REVISED FEBRUARY 1979

- Bi-directional Bus Transceiver in a High-Density 20-Pin Package
- 3-State Outputs Drive Bus Lines Directly
- P-N-P Inputs Reduce D-C Loading on Bus Lines
- Hysteresis at Bus Inputs Improve Noise Margins
- Typical Propagation Delay Times, Port-to-Port . . . 8 ns
- Typical Enable/Disable Times . . . 17 ns

TYPE	IOL (SINK CURRENT)	IOH (SOURCE CURRENT)
SN54LS245	12 mA	-12 mA
SN74LS245	24 mA	-15 mA

SN54LS245 ... J PACKAGE SN74LS245 ... J OR N PACKAGE (TOP VIEW)



description


279

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\overline{G}) can be used to disable the device so that the buses are effectively isolated.

The SN54LS245 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LS245 is characterized for operation from 0° C to 70° C.

schematics of inputs and outputs



FUNCTION TABLE

ENABLE G	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	x	Isolation

H = high level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		 	 7 V
Input voltage		 	 7 V
Off-state output voltage		 	 5.5 V
Operating free-air temperature range	e: SN54LS'	 	 -55°C to 125°C
	SN74LS'	 ·	 0°C to 70°C
Storage temperature range		 	 -65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

Copyright © 1979 by Texas Instruments Incorporated

Texas Instruments

INCORPORATED

6-13

2

TYPES SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

REVISED FEBRUARY 1979

recommended operating conditions

PARAMETER		SN54LS2	S	UNIT			
FANANCIEN	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		·	-12			-15	mA
Low-level output current, IOL			12			24	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAM	ETED		TEST CON	DITIONET	S	N54LS2	45	s	N74LS2	45	
	PANAW	EIEK		1EST CON	DITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input	voltage				2			2			V
VIL	Low-level input	voltage						0.7			0.8	V
VIK	Input clamp vol	tage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
	Hysteresis (V _{T+}	- V _T _)	A or B input	V _{CC} = MIN		0.2	0.4		0.2	0.4		V
VOH	High-level outpu	ıt voltage		V _{CC} = MIN, V _{IH} = 2 V,	I _{OH} = −3 mA	2.4	3.4		2.4	3.4		v
VOH	riigii-ievei outpo	it vortage		VIH = Z V, VIL = VIL max	I _{OH} = MAX	2			2			V
VOL	Low-level outpu	ıt voltane		V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 12 mA			0.4			0.4	v
VOL	Low-level outpu	rt vortage		VIL = VIL max	I _{OL} = 24 mA						0.5	V
lozh	Off-state output high-level voltag	-		V _{CC} = MAX,	V _O = 2.7 V			20			20	
lozL	Off-state output low-level voltage	•		G at 2 V	V _O = 0.4 V			-200			-200	μА
	Input current at		A or B	V MAY	V ₁ = 5.5 V			0.1			0.1	0
4	maximum input	voltage	DIR or G	V _{CC} = MAX,	V ₁ = 7 V			0.1			0.1	mA
ΉΗ	High-level input	current		V _{CC} = MAX,	V _{IH} = 2.7 V			20			20	μΑ
TIL	Low-level input	current		V _{CC} = MAX,	V _{IL} = 0.4 V			-0.2			-0.2	mA
los	Short-circuit ou	tput curr	ent¶	V _{CC} = MAX		-40		-225	-40		-225	mA
		Total, o	utputs high	igh			48	70		48	70	
Icc	Supply current	Total, o	Total, outputs low V		Outputs open		62	90		62	90	mA
	Outputs at Hi-Z					64	95		64	95		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

	PARAMETER		TEST CONDIT	MIN	TYP	MAX	UNIT	
₽LH	Propagation delay time, low-to-high-level output					8	12	ns
tPHL	Propagation delay time, high-to-low-level output	Cլ = 45 pF,	R _L ≈667Ω,	See Note 2		8	12	ns
tPZL	Output enable time to low level			•		27	40	ns
tPZH	Output enable time to high level					25	40	ns
tPLZ	Output disable time from low level	C E - E	D 007.0	Car Nata 2		15	25	ns
tPHZ	Output disable time from high level	C _L = 5 pF,	$R_L = 667 \Omega$,	See Note 2		15	25	ns

NOTE 2: Load circuit and waveforms are shown on page 1-15.

 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



TYPES SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

BULLETIN NO. DL-S 12115, MARCH 1974-REVISED FEBRUARY 1979

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Wodes of Operation:


Hold (Store) Shift Right Shift Left Load Data

- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- SN54LS323 and SN74LS323 Are Similar But Have Synchronous Clear
- Applications:

Stacked or Push-Down Registers. Buffer Storage, and Accumulator Registers

7 100a1	manator mognitors	
	GUARANTEED	TYPICAL
TYPE	SHIFT (CLOCK)	POWER
	FREQUENCY	DISSIPATION
'LS299	35 MHz	175 mW
'S299	50 MHz	700 mW

SN54LS299, SN54S299...J PACKAGE SN74LS299, SN74S299...J OR N PACKAGE (TOP VIEW)



description

These Schottky[†] TTL eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.



FUNCTION TABLE

				INPL	JTS						IN	PUTS/0	OUTPU	TS			OUTPUT	
MODE	CLEAR	FUNC SEL	CTION ECT		TPUT TROL	СГОСК	SEF	RIAL	A/Q _A	B/Q _B	c/ac	D/QD	E/QE	F/Q _F	G/QG	н/он	Q _A ,	QΗ'
	ļ	S1_	SO_	G1 [†]	G2 [†]		SL	SR										
01	L	х	L	L	L	×	х	×	۲	L	L,	L	L	L	L	L	L	L
Clear	L _	L	X	L_	L_	×	×	X	L	L	L	L	L.	L	L	L	L	L
Hold	Н	L	L	L	L	X	×	×	Q _{A0}	Q _{B0}	σ _{C0}	σ _{D0}	QE0	Q _{F0}	a_{G0}	QH0	Q _{A0}	ΩH0
поіа	н	×	Х	L	L	L	×	×	Q _A 0	Q_{B0}	σ_{C0}	σ_{D0}	σ_{E0}	Q_{F0}	a_{G0}	Q_{H0}	Q _{A0}	σ_{H0}
Shift Right	Н	L	Н	L		1	×	Н	Н	Q _{An}	QBn	QCn	α_{Dn}	QEn	Q _{Fn}	Q_{Gn}	H	QGn
	н	L	н	L	L_	1	×	L	L	Q_{An}	Q_{Bn}	Q_{Cn}	Q_{Dn}	Q_{En}	q_{En}	Q_{Gn}	L	Q_{Gn}
Shift Left	Н	Н	L	L	L	1	Н	X	QBn	Q Cn	σ_{Dn}	QEn	Q_{Fn}	Q_{Gn}	QHn	Н	QBn	Н
Silit Leit	н	н	L,	L	L,	1	L	X	Q _{Bn}	Q_{Cn}	α_{Dn}	Q_{En}	\mathbf{q}_{Fn}	Q_{Gn}	σ_{Hn}	L	QBn	, L
Load	Н	Н	Н	X	Х	1	Х	Х	а	b	С	d	е	f	g	h	а	h


†When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

a...h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals. See explanation of function tables on page 1-13.

Copyright © 1979 by Texas Instruments Incorporated

TYPES SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS


functional block diagram



TYPES SN54LS299, SN74LS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

REVISED FEBRUARY 1979

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .															7 V
Input voltage															7 V
Off-state output voltage															
Operating free-air temperature range:	SN54LS299)									- 5	55°	C to	12!	5°C
	SN74LS299	ı										0	°C	to 7	0°C
Storage temperature											_,	١۲°	<u>۰</u>	150	o°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		s	N54LS2	99	s	N74LS2	99	
	· '	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	QA thru QH			-1			-2.6	mA
Tright-lever output current, 10H	Q _A ' or Q _H '			-0.4			-0.4	mA
Low-level output current, IOL	Q _A thru Q _H			12	-		24	^
Low-level output current, IOE	Q _A ' or Q _H '			4			8	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock pulse, tw(clock)	Clock high	20			20			
width of clock pulse, tw(clock)	Clock low	20			20			ns
Width of clear pulse, tw(clear)	Clear low	20			20			ns
	Select	301			301			
Cotup time t	High-level data [♦]	201			20↑			1
Setup time, t _{su}	Low-level data [♦]	20↑			20↑			ns
	Clear inactive-state	20↑			20↑			1
Hold time to	Select	10↑			10↑			l
Hold time, t _h	Data◊	01			01			ns
Operating free-air temperature, TA		-55		125	0		70	°c

 $^{^{\}lozenge}\mathrm{Data}$ includes the two serial inputs and the eight input/output data lines.

TYPES SN54LS299, SN74LS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

REVISED FEBRUARY 1979

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONST	SI	154LS2	99	SI	99	UNIT	
	PARAMETER		1EST CONL	JITIONS.	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	ONLI
VIH	High-level input voltage			_	2			2			٧
VIL	Low-level input voltage						0.7			0.8	٧
VIK	Input clamp voltage		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$			-1.5			-1.5	٧
Voн	High-level output voltage	Q _A thru Q _H	V _{CC} = MIN,	V _{IH} = 2 V,	2.4	3.2		2.4	3,1		v
٧ОН	mgil-level output voltage	Q _A ' or Q _H '	VIL = VILmax,	1 _{OH} = MAX	2.5	3.4		2.7	3.4		
		Q _A thru Q _H	V _{CC} = MIN,	1 _{OL} = 12 mA		0,25	0.4		0.25	0.4	
Vol	Low-level output voltage	ag and ag	V _{IH} = 2 V,	I _{OL} = 24 mA					0.35	0.5	v
·OL	Low level output vortage	Q _A , or QH,	VIL = VILmax	I _{OL} = 4 mA		0.25	0.4		0,25	0.4	,
		-д от -н		IOL = 8 mA					0,35	0.5	
¹ ozh	Off-state output current,	Q _A thru Q _H	V _{CC} = MAX,	$V_{IH} = 2 V$,			40			40	μА
-0211	mgn-ever vortage applied		V _O = 2.7 V								,
lozu	Off-state output current,	Q _A thru Q _H	V _{CC} = MAX,	$V_{IH} = 2 V$,			-400			-400	μΑ
	low-level voltage applied		V _O = 0.4 V								ľ
	Input current at maximum	S0, S1		V ₁ = 7 V			200			200	
lj.	input voltage	A thru H	V _{CC} = MAX	V _I = 5.5 V			100			100	μΑ
		Any other		V ₁ = 7 V			100			100	
ЧН	High-level input current	A thru H, SO, S1	V _{CC} = MAX,	V _I = 2.7 V			40			40	μА
1111		Any other					20			20	,
1 ₁ L	Low-level input current	S0, S1	V _{CC} = MAX,	V ₁ = 0.4 V			-0.8			-0.8	mA
-16		Any other	100	-1 -1 -1			-0.4			-0.4	
los	Short-circuit output current§	Q _A thru Q _H	V _{CC} = MAX		-30		-130	-30		-130	mA
.08		QA' or QH'	- CC 111/7/X		-20		-100	-20		-100	
Icc	Supply current		V _{CC} = MAX			33	53		33	53	mΑ

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		TYP	MAX	רואט
f _{max}			See Note 2	30	35		MHz
^t PLH	Clock	QA' or QH'	C _L = 15 pF, R _L = 2 kΩ		22	33	
^t PHL	1 CIOCK	QA' OI QH'	See Note 2		26	39	ns
^t PHL	Clear	QA' or QH'	See Note 2		27	40	ns
^t PLH	Clock	Q _A thru Q _H			17	25	
^t PHL	- Clock	Q mu QH	$C_1 = 45 \text{pF}, R_1 = 665 \Omega,$		26	39	ns
^t PHL	Clear	Q _A thru Q _H	See Note 2	',	26	40	ns
^t PZH	G1, G2	O . thru O.	See Note 2		13	21	
tPZL	J Gi, G2	Q _A thru Q _H			19	30	ns
^t PHZ	G1, G2	Q _A thru Q _H	CL = 5 pF, RL = 665 \$	3,	10	15	
tPLZ	1 91,92	LA MIN OH	See Note 2		10	15	ns

 $[\]P_{\text{fmax}} \equiv \text{maximum clock frequency}$

 $^{^{\}ddagger}$ AII typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

 $t_{PLH} \equiv propagation delay time, low-to-high-level output.$

tpHL ≡ propagation delay time, high-to-low-level output

 $t_{PZH} \equiv$ output enable time to high level

tpZL ≡ output enable time to low level


tpHZ ≡ output disable time from high level


tpLZ ≡ output disable time from low level

NOTE 2: For testing f_{max}, all outputs are loaded simultaneously, each with C_L and R_L as specified for the propagation times, See load circuits and waveforms on page 1-15.

TYPES SN54S299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)				 7 V
Input voltage				 5.5 V
Off-state output voltage				
Operating free-air temperature range:	SN54S299	(see Note 2	2)	 . –55°C to 125°C
	SN74S299)		 0°C to 70°C
Storage temperature				_65°C to 150°C

NOTES 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

076

			N54S29	9	SN74S299			UNIT	
	•	MIN NOM MAX		MAX	MIN	NOM	MAX	UNI	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH	Q _A thru Q _H			-2			-6.5	^	
High-level output carrent, IOH	Q _A ' or Q _H '			-0.5			-0.5	mA	
Low-level output current, IOL	Q _A thru Q _H			20			20	^	
Low-level output current, IOL	QA' or QH'			6,			6	mA	
Clock frequency, fclock		0		50	0		50	MHz	
Middle of start miles &	Clock high	10			10				
Width of clock pulse, t _W (clock)	Clock low	10			10			ns	
Width of clear pulse, tw(clear)	Clear low	10			10			ns	
	Select	15↑			15↑				
Continue Aires A	High-level data [♦]	7↑			7↑]	
Setup time, t _{su}	Low-level data [♦]	5↑			5↑			ns	
	Clear inactive-state	10↑			10↑			1	
Hatel dissa. A.	Select	5↑			5↑				
Hold time, th	Data♦	5↑			5↑			ns	
Operating free-air temperature, TA		-55		125	0		70	°c	

Oata includes the two serial inputs and the eight input/output data lines.

TYPES SN54S299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS†	MIN	TYP‡	MAX	UNIT	
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.2	V
	High lovel autout valtage	Q _A thru Q _H	V _{CC} = MIN,	V _{IH} = 2 V,	2.4	3,2		v
VOH	High-level output voltage	Q _A ' or Q _H '	V _{IL} = 0.8 V,	IOH = MAX	2.7	3.4		v
	Level and automit valence		VCC = MIN,	V _{IH} = 2 V,				v
VOL	Low-level output voltage			IOL = MAX			0.5	*
1	Off-state output current,	0. 45	VCC = MAX,	V _{IH} = 2 V,			100	
lozh	high-level voltage applied	Q _A thru Q _H	V _O = 2.4 V					μΑ
1	Off-state output current,	0.450	V _{CC} = MAX,	V _{IH} = 2 V,			250	
IOZL	low-level voltage applied	QA thru QH	V _O = 0.5 V				-250	μΑ
T _I	Input current at maximum input voltage		V _{CC} = MAX,	V _I = 5.5 V			1	mA
1	High-level input current	A thru H, SO, S1	MAY	V = 27V			100	
IН	nigh-level input current	Any other	V _{CC} = MAX,	V = 2.7 V			50	μА
	Law law times and the same and	Clock or clear					-2	mA
IIL	Low-level input current	Any other	V _{CC} = MAX,	VI = 0.5 V			-250	μΑ
	2)	Q _A thru Q _H			-40		100 100	
IOS	Short-circuit output current§	QA' or QH'	V _{CC} = MAX		-20			mA
1cc	Supply current		V _{CC} = MAX			140	225	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			See Note 2	50	70		MHz
tPLH	Clock	QA' or QH'	$C_l = 15 pF$, $R_l = 1 k\Omega$,		12	20	ns
^t PHL	CIOCK	QA OI QH	See Note 2		13	20	113
^t PHL	Clear	QA' or QH'	See Note 2		14	21	ns
^t PLH	Clock	Q _A thru Q _H			15	21	ns
^t PHL	CIOCX	α _A tinu α _H	$C_L = 45 pF$, $R_1 = 280 \Omega$,		15	21	1 115
^t PHL	Clear	Q _A thru Q _H	See Note 2		16	24	ns
^t PZH	Ğ1, Ğ2	Q _A thru Q _H	See Note 2		10	18	ns
^t PZL	J 61, 62	da illia dh			12	18	
^t PHZ	Ğ1, Ğ2	Q _A thru Q _H	C _L = 5 pF, R _L = 280 Ω,	l	7	12	
t _{PLZ}] 01, 02	QA IIII QH	See Note 3		7	12	ns

 $[\]P_{\mathsf{fmax}} \equiv \mathsf{maximum} \; \mathsf{clock} \; \mathsf{frequency}$

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

tpLH ≡ propagation delay time, low-to-high-level output.

 $t_{PHL} \equiv propagation delay time, high-to-low-level output$

 $t_{PZH} \equiv output$ enable time to high level

tpZL ≡ output enable time to low level

 $t_{PHZ} \equiv output disable time from high level$

 $tp_{LZ} \equiv output disable time from low level$

NOTE 3: For testing f_{max}, all outputs are loaded simultaneously, each with C_L and R_L as specified for the propagation times. See load circuits and waveforms on page 1-14,

TYPES SN54LS323, SN74LS323

Four Modes of Operation:

Hold (Store) Shift Right


Shift Left Load Data

- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- Typical Power Dissipation . . . 175 mW
- Guaranteed Shift (Clock) Frequency . . . 30 MHz
- Applications:

Stacked or Push-Down Registers, Buffer Storage, and **Accumulator Registers**

SN54LS299 and SN74LS299 Are Similar But Have Direct Overriding Clear

SN54LS323...J PACKAGE SN74LS323...J OR N PACKAGE (TOP VIEW)



description

These Low-Power Schottky[†] eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table. Synchronous parallel loading is accomplished by taking both function-select lines, SO and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. The clear function is synchronous, and a low level at the clear input clears the register on the next low-to-high transition of the clock.

FUNCTION TABLE

	INPUTS							INPUTS/OUTPUTS							OUTPUTS			
MODE	CLEAR	FUNCTION OUTPUT AR SELECT CONTROL CLOC		СГОСК	SERIAL		A/Q _A	B/Q _B	c/Q _C	D/QD	E/QE	F/Q _F	G/QG	H/Q _H	QΑ,	Q _H ,		
		S1	S0	G1 [†]	G2 [†]		SL	SR						-			1	
	L	Х	L	L	. L	1	×	X	٦	L	L	L	L	L	L	L	L	L
Clear	L	L	X	L	L	t	×	X	L	L	L	L	L	L	L	L	L	L
Hold	Н	L	L	L	L	×	×	X	Q _{A0}	Q _{B0}	σco	Q _{D0}	ŒΘ	α_{F0}	a_{G0}	QH0	Q _{A0}	Q _{H0}
Hola	н	×	Х	L	L	L	x	X	Q _{A0}	_{QB0}	σ_{C0}	σ_{D0}	α_{E0}	α_{F0}	α_{G0}	σ_{H0}	QAO	α_{H0}
Chife Diabe	Н	L	Н	L	L	1	X	Н	Н	Q _{An}	Q_{Bn}	Q_{Cn}	Q_{Dn}	ΩEn	Ω _{Fn}	α_{Gn}	Н	α_{Gn}
Shift Right	н	L	Н	L_	L	_ ↑	×	L	L	Q_{An}	Q_{Bn}	Q_{Cn}	Q_{Dn}	α_{En}	Q_{Fn}	q_{Gn}	L	α_{Gn}
Shift Left	Н	Н	L	L	L	1	Н	Х	QBn	QCn	Q_{Dn}	QEn	QFn	α_{Gn}	ΩHn	Н	QBn	Н
Shift Left	н	н	L	L	L	1	L	X	QBn	Q_{Cn}	α_{Dn}	Q_{En}	Q_{Fn}	\mathbf{Q}_{Gn}	Q_{Hn}	L	QBn	L
Load	Н	Н	Н	×	Х	1	×	×	a	b	С	d	е	f	g	h	а	h

[†]When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

. h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals. See explanation of function tables on page 1-19.


schematics of inputs and outputs, absolute maximum ratings, recommended operating conditions, and electrical characteristics

Same as SN54LS299 and SN74LS299, see page 6-17.

Copyright © 1979 by Texas Instruments Incorporated

TYPES SN54LS323, SN74LS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

functional block diagram



INPUTS/OUTPUTS NOT SHOWN: (6) C/Q_C (5) E/Q_E (14) D/Q_D (15) F/Q_F

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	See Note 1		30	35		MHz	
^t PL,H	Clock	0.40,004	$C_L = 15 pF$, $R_L = 2 k\Omega$,		22	33	ns
[†] PHL	Clock	Q _A ' or Q _H '	See Note 1	J	26	39	113
tPLH	Clock	O			17	25	ns
tPHL	Ciock	Q _A thru Q _H	$C_L = 45 pF$, $R_L = 665 \Omega$,		25	39	1115
^t PZH	G1, G2	Q _A thru Q _H	See Note 1		14	21	ns
tPZL	9 01,02	L CA till CH			20	30] ""
[†] PHZ	G1, G2	O. thru O.	$C_L = 5 pF$, $R_L = 665 \Omega$,		10	15	ns
^t PLZ	9 61,62	Q _A thru Q _H	See Note 1		10	15] ''`

 $[\]P_{\mathsf{f_{max}}} \equiv \mathsf{maximum} \ \mathsf{clock} \ \mathsf{frequency}$

879

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv$ propagation delay time, high-to-low-level output $t_{PZH} \equiv$ output enable time to high level

 $t_{PZL} \equiv$ output enable time to low level

 $t_{PHZ} \equiv output$ disable time from high level

 $t_{PLZ} \equiv$ output disable time from low level NOTE 1: For testing f_{max} , all outputs are loaded simultaneously, each with C_L and R_L as specified for the propagation times. See load circuits and waveforms on page 1-15.

TTL MSI

TYPES SN74S340, SN74S341, SN74S344 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 12710, JUNE 1979 - REVISED AUGUST 1979

	IOL	IOH			
	Typical	Typical	Typical	Typical	Typical
	(Sink	(Source	Propagation	Enable	Disable
	Current)	Current)	Delay Times	Times	Times
' \$340	64 mA	15 mA	8 ns	17 ns	11 ns
'S341	64 mA	15 mA	9 ns	14 ns	16 ns
' \$344	64 mA	15 mA	9 ns	14 ns	14 ns

- Pin-for-Pin Compatible With SN74S240 Series
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Typical Input and Output Capacitances, ≤10 pF
- 300 mV Guaranteed Hysteresis at Inputs Improves Noise Margins

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{G} (active-low output control) inputs, and complementary G and \overline{G} inputs. These devices feature high fan-out, improved fan-in, 700-mV typical noise margin, and the capability of driving lines with terminations as low as 133 ohms.

SN74S340 FUNCTION TABLE

	0	10040 1 011011011 17	7064
1Ġ	2Ġ	1Y OUTPUTS	2Y OUTPUTS
Н	Н	Z	Z
н	L	z	Enabled (Inverting)
L	н	Enabled (Inverting)	Z
L	L	Enabled (Inverting)	Enabled (Inverting)

SN74S341 FUNCTION TABLE

1G	2G	1Y OUTPUTS	2Y OUTPUTS
Н	н	Z	Enabled
н	L :	Z	z
L	н	Enabled	Enabled
L	L	Enabled	z


SN74S344 FUNCTION TABLE

1G	2G	1Y OUTPUTS	2Y OUTPUTS
Н	Н	Z	Z
Н	L	z	Enabled
L	н	Enabled	z
L	L	Enabled	Enabled


Z = high impedance (output off)

879


SN74S340 ... J OR N PACKAGE (TOP VIEW)



SN74S341 ... J OR N PACKAGE (TOP VIEW)




SN74S344 . . . J OR N PACKAGE (TOP VIEW)



Copyright © 1979 by Texas Instruments Incorporated

TYPES SN74S340, SN74S341, SN74S344 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	5.5 V
Off-state output voltage	
Operating free-air temperature range	ა 70°C
Storage temperature range	150°C

recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC} (see Note 1)	4.75	5	5.25	٧
High-level output current, IOH			-15	mA
Low-level output current, IOL			64	mΑ
Operating free-air temperature, T _A	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

TYPES SN74S340, SN74S341, SN74S344 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating conditions (unless otherwise noted)

	DADAMETED	TECT COL	DITIONS†	5	N74S34	10	SN74S	341, SN	748344	
	PARAMETER	1EST CON	י פווסוו ווחו	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
V _{T+}	Positive-going threshold voltage			1.3	1.5	1.9	1.3	1.5	1.9	V
V _T _	Negative-going threshold voltage			0.6	0.85	1.05	0.6	0.85	1.05	V
	Hysteresis (V _{T+} - V _T _)			0.3	0.65		0.3	0.65		V
Vik	Input clamp voltage	V _{CC} = MIN,	I _I =18 mA			-1.2			-1.2	V
		V _{CC} = MIN,	V _{IH} = 2 V,	2.4			2.4			
		V _{IL} = 0.5 V,	$I_{OH} = -1 \text{ mA}$	2.4			2.4			
Voн	High-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,	2,4	3.4		2.4	3.4		v
VOH	riigii-ievei output voitage	$V_{IL} = 0.5 V$,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		"
		V _{CC} = MIN,	V _{IH} = 2 V,	2			2]
		V _{IL} = 0.5 V,	IOH = MAX				_			
VOL	Low-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,		-	0.55			0.55	v
VOL	Low-rever output vortage	$V_{IL} = 0.5 V$,	IOL = MAX			0.55			0.55	<u> </u>
lozu	Off-state output current,	V _{CC} = MAX,	Vo = 2.4 V			50			50	
lozh	high-level voltage applied	V _{IH} = 2 V,	VO = 2.4 V			50			50	μА
lozu	Off-state output current,	VIH 2 V,	V _O = 0.5 V			-50			-50	"
-OZL	low-level voltage applied	VIL - 0 V	V0 - 0.5 V			-30			-50	
11	Input current at maximum	VCC = MAX,	V ₁ = 5.5 V			1			1	mA
''	input voltage	,								mA
ΉΗ	High-level input current, any input	V _{CC} = MAX,	V ₁ = 2.7 V			50			50	μΑ
IJЦ	Low-level input current Any A	Vcc = MAX,	V ₁ = 0.5 V			250			-250	μА
11	Any G or G	VCC WAX,	V " 0.5 V			-250			-250	μΑ
los	Short-circuit output current	$V_{CC} = MAX$		-50		-225	-50		-225	mA
		V _{CC} = MAX,	Outputs high			75			135	
Icc	Supply current	Outputs open	Outputs low			170			180	mA
		Cathats oben	Outputs disabled			110			145	

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

DADAMETED	TEST 00	NOITIONS	s	N74S3	40	S	N74S3	41	SI	N74S3	44	
PARAMETER	1551 CO	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
^t PLH				7	11		10	15		10	15	ns
tPHL	$C_L = 50 pF$,	$R_L = 90 \Omega$,		8	12		8	12		8	12	ns
tPZL	See Note 2			17	25		14	21		14	21	ns
^t PZH				11	16		11	17		11	17	ns
tPLZ	C _L = 5 pF,	RL = 90 Ω,		11	17		16	25		14	23	ns
^t PHZ	See Note 2			5	9		8	13		5	9	ns

NOTE 2: Load circuit and voltage waveforms are shown on page 1-14.

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpLH ≡ Propagation delay time, low-to-high-level input

 $t_{PHL} \equiv Propagation delay time, high-to-low-level input$


 $t_{PZL} \equiv Output$ enable time to low level


 $t_{PZH} \equiv Output$ enable time to high level


 $t_{\text{PLZ}} \equiv \text{Output disable time from low level}$

 $t_{PHZ} \equiv Output disable time from high level$


TYPES SN74S340, SN74S341, SN74S344 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS







SN74S340 USED AS SYSTEM AND/OR MEMORY BUS DRIVER-4-BIT ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD



PARTY-LINE BUS SYSTEM
WITH MULTIPLE INPUTS, OUTPUTS, AND RECEIVERS

INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS
IN A SINGLE PACKAGE

TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER


BULLETIN NO. DL-S 12476, OCTOBER 1976-REVISED FEBRUARY 1979

SN74LS362 ... J OR N PACKAGE

- Clock Generator/Driver for The TMS 9900 or Other Microprocessors
- High-Level 4-Phase Outputs
- Complementary TTL 4-Phase Outputs
- Self-Contained Oscillator Can be Crystal or Capacitor Controlled
- External Oscillator Can Be Used
- Clocked D-Type Flip-Flop With Schmitt-Trigger Input For Reset Signal Synchronization

description

279




The 'LS362 consists of an oscillator, divide-by-four counter, a second divide-by-four counter with gating to generate four clock phases, high-level (12-volt) output drivers, low-level (5-volt) complementary output drivers, and a D-type flip-flop controlled by an external signal and the ϕ 3 clock. The four high-level clock phases provide clock inputs to a TMS 9900 microprocessor. The four complementary TTL-level clocks can be used to time memory or other logic functions in a TMS 9900 computer system. The D-type flip-flop can be used to provide (for example) a reset signal to a TMS 9900, timed by ϕ 3, on receipt of an input to the FFD input from power turn-on or a manual switch closure. Other applications are possible. A safety feature has been incorporated in the ϕ 0 outputs such that if an open occurs in the VCC supply common to 'LS362 and TMS 9900, the ϕ 0 outputs will go low thus protecting the TMS 9900.

The frequency of the internal oscillator can be established by a quartz crystal or capacitor and LC circuit. Either a fundamental or overtone crystal may be used. The LC circuit connected to the tank inputs selects the desired crystal overtone or establishes the internal oscillator frequency when a capacitor is used instead of a crystal. An LC circuit must always be used at the tank inputs when using the internal oscillator. An external oscillator can be used, if desired, see "Applications Information" for details.

CAUTION: Power dissipation at 3 MHz requires the use of a heat sink that provides a thermal resistance from case to free air, $R_{\theta CA}$, of not more than 32°C/W.


typical phase relationships of inputs and outputs (OSC is internal)



Copyright © 1979 by Texas Instruments Incorporated

TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

functional block diagram



TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

schematics of inputs and outputs

EQUIVALENT OF D INPUT	EQUIVALENT OF OSCIN INPUT	EQUIVALENT OF XTAL 1 AND XTAL 2 INPUTS
VCC	VCC 2.3 kΩ NOM INPUT GND 1	INPUT GND 1
EQUIVALENT OF TANK INPUTS	TYPICAL OF φ1, φ2, φ3 AND φ4 OUTPUTS	TYPICAL OF OSCOUT, Q, AND ALL o TTL OUTPUTS
INPUT GND 1	V _{DD} OUTPUT GND 2	OUTPUT GND 1

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage: VCC (see Note 1)																			7 V
V _{DD} (see Note 1)																		13	3 V
Input voltage: OSCIN																		5.	5 V
FFD																			
Operating free-air temperature range															()°() to	o 70	ງ°c
Storage temperature range														6	รร	J,	to	150	o°C.

NOTE 1: Voltage values are with respect to the network ground terminals connected together.

recommended operating conditions

279

		MIN	NOM	MAX	UNIT
Cumulu velteres	Vcc	4.75	5	5.25	V
Supply voltages	V _{DD}	11.4	12	12.6	٧
High land autorit autorit	φ1, φ2, φ3, φ4			-100	μΑ
High-level output current, IOH	All others			-400	μΑ
	φ1, φ2, φ3, φ4			4	mA
Low-level output current, IOL	All others			8	mA
Internal oscillator frequency, fosc -			48	54	MHz
External oscillator pulse width, t _{w(osc)}		25			ns
Setup time, FFD input (with respect to falling edge of ϕ 3), t _{SU}		50			ns
Hold time, FFD input (with respect to falling edge of ϕ 3), th		30¶			ns
Operating free-air temperature, TA		0		70	°c

The algebraic convention where the more negative limit is designated minimum is used in this data sheet for time intervals only,

TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

REVISED FEBRUARY 1979

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST	CONDITION	IS	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				·	2			V
	Low-level	FFD						0.5	v
VIL	input voltage	OSCIN	•					0.8	ľ
V _{T+} - V _{T-}	Hysteresis	FFD				0.4	0.8		V
VIK	Input clamp voltage		$V_{CC} = 4.75 \text{ V}, \text{ V}_{D}$	_D = 11.4 V,	I _I = -18 mA			-1.5	V
Vari	High-level	φ1, φ2, φ3, φ4	V _{CC} = 4.75 V,		1 _{OH} = -100 μA	V _{DD} -2	V _{DD} -1.5	VDD	V
VOH	output voltage	Other outputs	V _{DD} = 11.4 V to 12	2.6 V	I _{OH} ≈ -400 μA	2.7	3.4		1 🐪
-	Low-level	φ1, φ2, φ3, φ4			IOL = 4 mA		0.25	0.4	
VOL	output voltage	Other outputs	V _{CC} = 4.75 V, V _D	_D = 11.4 V	I _{OL} = 4 mA		0.25	0.4	mA
	Output voitage	Other outputs			I _{OL} = 8 mA		0.35	0.5	
1.	Input current at	FFD	V _{CC} = 5.25 V, V _D	- 126V	V _I = 7 V			0.1	mA
11	maximum input voltage	OSCIN	VCC = 5.25 V, VD)D - 12.0 V	V _I = 5.5 V			0.3] ""A
Leve	High-level	FFD	Vcc = 5.25 V, Vn	n = 126 V	V. = 27 V			20	μА
lН	input current	OSCIN	VCC - 5.25 V, VD)D - 12.0 V,	V - 2.7 V			60	Ι μΑ
I	Low-level	FFD	Vcc = 5.25 V, VD	12 G V	V. = 0.4.V			-0.4	mA
ll L	input current	OSCIN	VCC - 5.25 V, VD)D - 12.6 V,	V ~ 0.4 V			-3.2	IIIA
1	Short-circuit	All except	V _{CC} = 5.25 V			-20		-100	^
los	output current‡	φ1, φ2, φ3, φ4	VCC - 5.25 V			-20		-100	mA
	Supply surrent from V	_	V _{CC} = 5.25 V, FF	D and OSCIN	l at GND,		105	175	mA
ICC	Supply current from V _C	C	Outputs open				105	1/5	
1	Complet surround from V		V _{CC} = 5.25 V, V _D	D = 12.6 V,			12	20	
IDD	Supply current from V	סו	FFD and OSCIN at	GND,	Outputs open		12	20	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, V_{DD} = 12 V, T_{A} = 25 $^{\circ}$ C.

switching characteristics, $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{DD} = 12$ V, $f_{osc} = 48$ MHz, see figure 1

	PARAMETER	TEST CONDITIONS	MIN¶	TYP	MAX	דואט 🌡
f _{out}	Output frequency, any ϕ or $\overline{\phi}$ TTL			3		MHz
fout	Output frequency, OSCOUT			12		MHz
t _c (φ)	Cycle time, any φ output		330	333	340	ns
^t r(φ)	Rise time, any ϕ output		5	9	20	ns
t _f (φ)	Fall time, any ϕ output		10	14	20	ns
^t w(φ)	Pulse width, any φ output high		40	55	70	ns
^t φ1L, φ2H	Delay time, φ1 low to φ2 high		0	5	15	ns
t _φ 2L, φ3H	Delay time, φ2 low to φ3 high		0	5	15	ns
t _φ 3L, φ4H	Delay time, φ3 low to φ4 high	,	0	5	15	ns
^t φ4L, φ1H	Delay time, φ4 low to φ1 high	Output loads:	0	5	15	ns
^t φ1H, φ2H	Delay time, φ1 high to φ2 high	φ1, φ3, φ4: 100 pF to GND	73	83	96	ns
t _φ 2H, φ3H	Delay time, φ2 high to φ3 high	φ2: 200 pF to GND	73	83	96	ns
^t φ3H, φ4H	Delay time, φ3 high to φ4 high	Others: $R_L = 2 k\Omega$,	73	83	96	ns
^t φ4H, φ1H	Delay time, φ4 high to φ1 high	C _L = 15 pF	73	83	96	ns
t _φ H, φ TL	Delay time, ϕ_{n} high to $\overline{\phi}_{n}$ TTL low	See Note 2	-14	-4	6	ns
^t φL, φTH	Delay time, ϕ_{n} low to $\overline{\phi}_{n}$ TTL high		-29	-19	-9	ns
^t ø3L, ΩH	Delay time, φ3 low to FFQ output high		-18	-8	2	ns
^t ø3L, QL	Delay time, φ3 low to FFQ output low		-19	-9	1	ns
^t øL, OSOH	Delay time, ϕ low to OSCOUT high		-30	-20	-10	ns
tøH, OSOL	Delay time, φ high to OSCOUT low		-27	-17	-7	ns


NOTE 2: Use load circuit for bi-state totem-pole outputs, page 1-15.

[‡]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. Outputs ϕ 1, ϕ 2, ϕ 3, and ϕ 4 do not have short-circuit protection.

The algebraic convention where the more negative limit is designated minimum is used in this data sheet for time intervals only,

TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

Figure 2 shows the 'LS362 connected to a TMS9900. The oscillator is shown operating with a quartz crystal and an LC circuit connected to the tank terminals.

For operation of the TMS 9900 microprocessor at 3 MHz, the frequency reference will need a resonant frequency of 48 MHz (16 x 3 MHz). A quartz crystal used as a frequency reference should be made for series-mode operation with a resistance in the 20- to 75-ohm range and be capable of a minimum of 2 mW power dissipation. Typical frequency tolerance is $\pm 0.005\%$. For 48-MHz operation a third-overtone crystal is used. The inductance L connected across the tank terminals should be $0.47~\mu\text{H}~\pm~10\%$, and the capacitance C (including board capacity) should be $22~\text{pF}~\pm~5\%$. The LC circuit should be tuned to the third-overtone crystal frequency for best results. A $0.1\text{-}\mu\text{F}$ capacitor can be substituted for the quartz crystal. With a capacitor rather than a crystal, the LC tuned circuit establishes the operating frequencies. LC component values for operation at any frequency can be computed from $f_{\text{OSC}} = 1/(2\pi\sqrt{\text{LC}})$ where f_{OSC} is the oscillator frequency, L is the inductance value in henries, and C is the capacitance value in farads.

When the internal oscillator is being used, OSCIN should be connected to V_{CC} through a resistor (1 k Ω nominal) and an LC tank circuit must be connected to the tank inputs. An external oscillator can be used by connecting it to OSCIN and disabling the internal oscillator by connecting the crystal terminals to V_{CC} and leaving the tank inputs open. An external oscillator must have a frequency four times the desired output clock frequency and a 25% duty cycle. See Figure 3.

The first low-level external clock pulse will preset the divide-by-four counter, allowing the external oscillator signal to directly drive the phase generator. Figure 3 is a timing diagram illustrating operation with an external oscillator.

Resistors between $\phi 1$, $\phi 2$, $\phi 3$, and $\phi 4$ outputs of the 'LS362 and the corresponding clock input terminals of the TMS 9900 should be in the 10- to 20-ohm range (See Figure 2). Their purpose is to minimize overshoot and undershoot. The required resistance value is dependent on circuit layout. Clock signal interconnections should be as short as possible.

The D-type flip-flop associated with pins FFD and FFQ can be used to provide a power-on reset and a manual reset to the TMS 9900 as shown in Figure 4. A Schmitt-trigger circuit driving the D input generates a fast-rising waveform when the input voltage rises to a specific value. At power turn-on, voltage across the 0.1 μ F capacitor in Figure 4 will rise towards V_{CC}. This circuit provides a delay that resets the TMS 9900 after V_{CC} has stabilized. An optional manual reset switch can be connected to the delay circuit for resetting the TMS 9900 at any time. The TMS 9900 HOLD signal could alternately be actuated by FFD.

The ground terminals GND1 and GND2 should be connected together and to system ground.




FIGURE 2-'LS362 CRYSTAL-CONTROLLED OPERATION

TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

APPLICATION INFORMATION





FIGURE 3-EXTERNAL OSCILLATOR TIMING



· y

.

.

TTL MSI

TYPES SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

BULLETIN NO. DL-S 12350, OCTOBER 1975 - REVISED JUNE 1979

- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection
- P-N-P Inputs Reduce D-C Loading on Data Lines ('S373 and 'S374)
- SN54LS363 and SN74LS364 Are Similar But Have Higher V_{OH} For MOS Interface

'LS373, 'S373 FUNCTION TABLE


OUTPUT ENABLE	ENABLE LATCH	D	ОИТРИТ
L	Н	Н	н
L	н	L	L
L	L	X	α_0
н	×	_ X	Z

'LS374, 'S374 FUNCTION TABLE


OUTPUT ENABLE	CLOCK	D	ОUТРUТ
L	1	Н	Н
L	†	L	L
L	L	X	σ_0
Н	X	_X_	Z

See explanation of function tables on page 1-13.

SN54LS373, SN54S373 . . . J PACKAGE SN74LS373, SN74S373 . . . J OR N PACKAGE (TOP VIEW)



SN54LS374, SN54S374...J PACKAGE SN74LS374, SN74S374...J OR N PACKAGE (TOP VIEW)



description

These 8-bit registers feature totem-pole three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

Copyright © 1979 by Texas Instruments Incorporated

TYPES SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

description (continued)


The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were setup at the D inputs.


Schmitt-trigger buffered inputs at the enable/clock lines simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.


'LS373, 'S373 TRANSPARENT LATCHES


'LS374, 'S374
POSITIVE-EDGE-TRIGGERED FLIP-FLOPS





TYPES SN54LS373, SN54LS374, SN74LS373, SN74LS374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)																7 V
Input voltage																7 V
Off-state output voltage																7 V
Operating free-air temperature rang	ge: S	SN54	LS'									_	-55°	°C t	o 1:	25°C
																70°C
Storage temperature range																50°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54LS	•		SN74LS		
· · · · · · · · · · · · · · · · · · ·		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
High-level output current, IOH				-1			-2.6	mA
Width of clock/enable pulse, tw	High	15			15			
Width of clock/enable pulse, tw	Low	15			15			ns
Date action since 4	'LS373	01			01			
Data setup time, t _{su}	'LS374	20↑			20↑			ns
Data hold time, th	'LS373	10↓			10↓			
Data note time, th	'LS374	0↑			0↑			ns
Operating free-air temperature, TA		-55		125	0		70	°c

^{↑↓} The arrow indicates the transition of the clock/enable input used for reference: ↑ for the low-to-high transition, ↓ for the high-to-low transition,

TYPES SN54LS373, SN54LS374, SN74LS373, SN74LS374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

REVISED AUGUST 1977

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETER	TEST SONDITION	ınt		SN54LS	,	Γ	SN74LS	,	
L	PARAMETER	TEST CONDITION	vs'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2	÷		2			V
VIL	Low-level input voltage					0.7			0.8	V
ViK	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA				-1.5			-1.5	V
Voн	High-level output voltage	$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = V_{IL} max$, $I_{OH} = MAX$		2.4	3,4	-	2,4	3,1		V
Va.	Low level output voltage	V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	VIL = VILmax	I _{OL} = 24 mA	· ·				0.35	0.5	ľ
lanu	Off-state output current,	V _{CC} = MAX, V _{IH} = 2 V,				20			20	
IOZH	high-level voltage applied	V _O = 2.7 V		ļ		20			20	μΑ
10-	Off-state output current,	V _{CC} = MAX, V _{IH} = 2 V,				-20			-20	
IOZL	low-level voltage applied	V _O = 0.4 V				-20	ļ		-20	μΑ
	Input current at	Vcc = MAX, Vi = 7 V				0.1			0.1	
11	maximum input voltage	VCC - WAX, VI = / V				0.1			0.1	mA
ΙΉ	High-level input current	$V_{CC} = MAX$, $V_I = 2.7 V$				20			20	μΑ
IIL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current§	V _{CC} = MAX		-30		-130	-30		-130	mA
laa	Supply ourrent	V _{CC} = MAX,	'LS373		24	40		24	40	
1cc	Supply current	Output control at 4.5 V	'LS374		27	40		27	40	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	FROM	то	TEST CONDITIONS		LS37	3		LS37	4	
- TANAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{max}				1			35	50		MHz
tPLH	Data	Any Q			12	18				
tPHL	Data	Anyu	C 45 - F. D 667 O		12	18				ns
^t PLH	Clock or	4	$C_L = 45 \text{ pF}, R_L = 667 \Omega$		20	30		15	28	
^t PHL	enable	Any Q	See Notes 2 and 3		18	30		19	28	ns
^t PZH	Output				15	28		20	28	
tPZL	Control	Any Q	į.		25	36		21	28	ns
tPHZ	Output	4	C _L = 5 pF, R _L = 667 Ω,	1	12	20		12	20	
tPLZ	Control	Any Q	See Note 3		15	25		14	25	ns

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

3. See load circuits and waveforms on page 1-15.

fmax = maximum clock frequency

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv propagation delay time, high-to-low-level output$

tpZH ≡ output enable time to high level

 $t_{PZL} \equiv output$ enable time to low level


 $t_{PHZ} \equiv$ output disable time from high level


 $t_{PLZ} \equiv$ output disable time from low level

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

TYPES SN54S373, SN54S374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

schematic of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)						•								. 7 V
Input voltage														5.5 V
Off-state output voltage														5.5 V
Operating free-air temperature range:	: SN:	54S	′									•	55°C t	o 125°C
													. 0°C	
Storage temperature range													−65°C t	o 150°C

NOTE 1: Voltage values are with respect to network ground terminal,

recommended operating conditions

			SN54S'			SN74S'		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
High-level output current, IOH				-2			-6.5	mA
Width of clock/enable pulse, tw	High	6			6			
width of clock/enable pulse, t _W	Low	7.3			7.3			ns
Data setup time, t _{su}	'S373	01			0↓			
Data setup time, t _{su}	' \$374	5↑			5↑			ns
Data hold time, th	' S373	10↓			10↓			
	' S374	2↑			2↑			ns
Operating free-air temperature, TA		-55		125	0		70	°C

[↑] The arrow indicates the transition of the clock/enable input used for reference: ↑ for the low-to-high transition, ↓ for the high-to-low transition

TYPES SN54S373, SN54S374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS [†]	MIN	TYP	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I =18 mA			-1.2	V
V	III-b tourt autout materia	SN54S'	V _{CC} = MIN,	V _{IH} = 2 V,	2.4	3.4		
Vон	High-level output voltage	SN74S'	V _{IL} = 0.8 V,	IOH = MAX	2.4	3.1		1 ~ 1
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,				0.5	v
lozh	Off-state output current, high-level voltage applied		V _{CC} = MAX, V _O = 2.4 V	V _{IH} = 2 V,			50	μΑ
lozL	Off-state output current, low-level voltage applied		V _{CC} = MAX, V _O = 0.5 V	V _{IH} = 2 V,			-50	μΑ
i ₁	Input current at maximum	input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1	mA
1 _{tH}	High-level input current		V _{CC} = MAX,	V ₁ = 2.7 V			50	μА
1 ₁ L	Low-level input current		V _{CC} = MAX,	V _I = 0.5 V			-250	μА
los	Short-circuit output current	§	V _{CC} = MAX		-40		-100	mA
	Supply current		V MAY	'S373 .		105	160	
'cc			V _{CC} = MAX	'S374		90	140	mA_

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	FROM	то	TEST CONDITIONS		'S373	3		' S374		
	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
fmax							75	100		MHz
^t PLH	Data	Any Q	1		7	12				
^t PHL	Data	Any C	C 15 ns. B 280 C		.7	12				ns
^t PLH	Clock or	Any Q	$C_L = 15 \text{ pF}, R_L = 280 \Omega,$ See Notes 2 and 4		7	14		8	15	
tPHL	enable	Ally C	See Notes 2 and 4		12	18		11	17	ns
^t PZH	Output	A O	7		8	15		8	15	
^t PZL	Control	Any Q			11	18		11	18	ns
tPHZ	Output	A=14 O	$C_{L} = 5 pF$, $R_{L} = 280 \Omega$,		6	9		5	9	
tPLZ	Control	Any Q	See Note 3		8	12		7	12	ns

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

4. See load circuits and waveforms on page 1-14.

 $f_{max} \equiv maximum \ clock \ frequency$

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

tpZH ≡ output enable time to high level

tpZL ≡ output enable time to low level

 $t_{PHZ} \equiv output disable time from high level$


 $tp_{LZ} \equiv output disable time from low level$


[†]All typical values are at V_{CC} = 5 V, T_A = 25°C_{*}


Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

TYPES SN54LS374, SN54S374, SN74LS374, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

TYPICAL APPLICATION DATA








TYPES SN54S412, SN74S412 (TIM8212) MULTI-MODE BUFFERED LATCHES

BULLETIN NO. DL-S 12351, OCTOBER 1975

- P-N-P Inputs and 3-State Outputs Maximize
 I/O and Data Bus Capabilities
- Data Latch Transparency Permits
 Asynchronous or Latched Receiver Modes
- Mode and Select Inputs Permit Storing With Outputs Enabled or Disabled
- Strobe-Controlled Flag Flip-Flop Indicates Status or Interrupt
- Asynchronous Clear Sets All Eight Data Lines Low and Initializes Status Flag
- High-Level Output Voltage, Typically 4 V,
 Drives Most MOS Functions Directly
- Direct Replacement for Intel 3212 or 8212

SN54S412...J PACKAGE SN74S412...J OR N PACKAGE (TOP VIEW)



description

This high-performance eight-bit parallel expandable buffer register incorporates package and mode selection inputs and an edge-triggered status flip-flop designed specifically for implementing bus-organized input/output ports. The three-state data outputs can be connected to a common data bus and controlled from the appropriate select inputs to receive or transmit data. An integral status flip-flop provides package busy or request interrupt commands. The outputs, with a 4-volt typical high-level voltage, are compatible for driving low-threshold MOS directly.

DATA LATCHES

The eight data latches are fully transparent when the internal gate enable, G, input is high and the outputs are enabled (OE = H). Latch transparency is selected by the mode control (M), select ($\overline{S}1$ and S2), and the strobe (STB) inputs and during transparency each data output (DO_i) follows its respective data input (DI_i). This mode of operation can be terminated by clearing, de-selecting, or holding the data latches. See data latches function table.

MODE SELECTION

An input mode or an output mode is selectable from this single input line. In the input mode, MD = L, the eight data latch inputs are enabled when the strobe is high regardless of device selection. If selected during an input mode, the outputs will follow the data inputs. When the strobe input is taken low, the latches will store the most-recently setup data.

In the output mode, M = H, the output buffers are enabled regardless of any other control input. During the output mode the content of the register is under control of the select ($\overline{S1}$ and S2) inputs. See data latches function table.

STATUS FLIP-FLOP


The status flip-flop provides a low-level output signal when:

- a. the package is selected
- a strobe input is received.


This status signal can be used to indicate that the register is busy or to initiate an interrupt type command.

TYPES SN54S412, SN74S412 (TIM8212) MULTI-MODE BUFFERED LATCHES

functional block diagram



schematics of inputs and outputs



TYPES SN54S412, SN74S412 (TIM8212) MULTI-MODE BUFFERED LATCHES

DATA LATCHES FUNCTION TABLE

FUNCTION	CLEAR	М	s̄1	S2	STB	DATA IN	DATA OUT
01	L	Н	Н	Х	Х	×	L
Clear	L	L	L	Н	L	Х	L
De-select	Х	L	Х	L	X	×	Z
De-select	x	L	н	х	×	×	z
Hold	Н	Ξ	Н	L	X	×	σo
поіа	н	L	L	Н	L	×	o _O
Data Bus	Н	Н	L	Н	×	L	L
Data Bus	н	Н	L	н	×	Н	н
Data Bus	H	L	L	Н	Н	L	L
Data Bus	н	L	L	н	н	н	н

STATUS FLIP-FLOP FUNCTION TABLE

CLEAR	Ī1	S2	STB	INT
L	Ι	Х	×	Н
L	Х	L	×	н
Н	×	×	↓	L
Н	L	Н	x	L

H ≡ high level (steady state)

L ≡ low level (steady state)

X = irrelevant (any input, including transitions)

Z ≡ high impedance (off)

 $\downarrow \equiv$ transition from low to high level

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) .														. 7 V
Input voltage														
Operating free-air temperature range:	SN54S412										-5!	5°C	to:	125°C
	SN74S412													
Storage temperature range											-6!	5°C	to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN5	SN54S412			V74S41	2	UNIT
		MIN N	MON I	VAX	MIN	NOM	MAX	וואט
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
Pulse width, t _W	STB or \$1 • S2	25			25			
(see Figures 1, 2, and 4)	Clear low	25			25			ns
Setup time, t _{SU} (see Figure 3)		15↓			15↓			ns
Hold time, th (see Figures 1 and	i 3)	20↓			20↓			ns
Operating free-air temperature,	TA	-55		125	0		70	°c

 $[\]downarrow$ The arrow indicates that the falling edge of the clock pulse is used for reference.

TYPES SN54S412, SN74S412 (TIM8212) MULTI-MODE BUFFERED LATCHES

REVISED FEBRUARY 1979

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETER		TEST OF	UDITIONS	S	N54S41	2	S	N74S41	2	
	PARAMETER		TEST CO	NDITIONST	MIN	TYP	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.85			0.85	V
VIK	Input clamp voltage		V _{CC} = MIN;	I _I = -18 mA			-1.2			-1.2	V
Voн	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -1 mA	3.4	4		3.65	4		v
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 15 mA			0.45			0.45	V
VOL			VIL = 0.8 V	I _{OL} = 20 mA			0.5			0.5	
lozh	Off-state output current,	DO 1 thru	V _{CC} = MAX,	Vo = 24 V			50			50	μА
·02n	high-level voltage applied	DO 8	• 66								
lozL	Off-state output current,	DO 1 thru	VCC = MAX,	Vo = 0.5 V	ł		-50	1		50	μА
-OZL	low-level voltage applied	DO 8	• • • • • • • • • • • • • • • • • • • •					ļ			
l ₁	Input current at		V _{CC} = MAX,	V1 = 5.5 V			1	}		1	mA
<u>''</u>	maximum input voltage		VCC WAX,					<u> </u>		·	
ЦH	High-level input current		V _{CC} = MAX,	V _I = 5.25 V			20			10	μΑ
		<u>\$</u> 1					-1			-1	
կլ_	Low-level input current	м	V _{CC} = MAX,	$V_1 = 0.4 V$			-0.75			-0.75	
		All others	1				-0.25			-0.25	mA
los	Short-circuit output current	3	V _{CC} = MAX		-20		-65	-20		-65	mA
Icc	Supply current		V _{CC} = MAX,	see Note 2		82			82	130	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: I_{CC} is measured with all outputs open, clear input at 4.5 V, and all other inputs grounded,

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	FROM	ТО	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	STB, $\overline{S}1$, or S2	Any	1			18	27	
tРНL		DO	<u>'</u>	C. = 20 = E		15	25	ns
tPHL_	CLR	Any DO	2	C _L = 30 pF, See Note 3		18	27	ns
^t PLH	DIį	DOi	3	See Note 3		12	20	
tPHL_	J.,		3			10	20	ns
^t PLH	S1 or S2	INT	4	C _L = 30 pF,		12	20	
^t PHL	STB	ĪNT	4	See Note 3		16	25	ns
^t PZH	S1, S2, or M	Any DO	5	C _L = 30 pF,		21	35	
^t PZL	31, 32, 01 10	Ally DO	3	See Note 3		25	40	ns
^t PHZ	S 1, S2, or M	Any DO	5	C _L = 5 pF,		9	20	
tPLZ	31,32,01 W	Ally DO	5	See Note 3		12	20	ns

 $t_{PLH} = propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv$ propagation delay time, high-to-low-level output

 $t_{PZH} \equiv$ output enable time to high level

 $t_{PZL} \equiv output enable time to low level$

 $t_{PHZ} \equiv output disable time from high level$


 $t_{PLZ} \equiv$ output disable time from low level

NOTE 3: Load circuit and voltage waveforms are shown on page 1-14.

 $^{^\}dagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$.

[§] Not more than one output should be shorted at a time,

TYPES SN54S412, SN74S412 (TIM8212) MULTI-MODE BUFFERED LATCHES




- Designed to be Interchangeable With Intel 8224
- Single-Chip Clock Driver With Self-Contained Oscillator
- Specifically Designed to Drive All 8080A Microprocessors

description

This clock generator is capable of driving 12-volt lines. It contains a crystal-controlled oscillator, a divide-by-nine clock phase generator, two high-level drivers, and auxiliary circuitry.

The internal oscillator is designed to operate with fundamental-mode crystals, or with overtone-mode crystals when using a parallel-tuned circuit connected to the tank terminal, pin 13. The oscillator output appears on pin 12 and drives the divide-by-nine counter. The $\div 9$ clock phase generator output consists of phases $\phi 2$ for driving MOS inputs and $\phi 2$ TTL for driving TTL. Three other TTL outputs, status strobe, reset, and ready, are coupled to the divide-by-nine counter. A sync input from the 8080A is AND'ed with $\phi 1A$ to produce the status strobe signal through an output NOR gate. The reset input works on a voltage-level basis by use of a Schmitt


J OR N PACKAGE (TOP VIEW)



trigger. A rising voltage waveform is triggered at a particular voltage. A synchronized ready output is obtained by clocking with a $\phi 2$ signal.


The SN74LS424 is characterized for operation over the temperature range of 0°C to 70°C.


functional block diagram



Copyright © 1979 by Texas Instruments Incorporated

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .																		7 \	V
Supply voltage, V _{DD}																		17 ۱	V
Input voltages (sync, reset, ready) .																		7١	V
Operating free-air temperature range, 7	A														0	°C 1	to	70°	С
Storage temperature range														-6	35°	Cto) 1	50°	С

NOTE 1: Voltage values are with respect to network ground terminal.

6-48

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
Supply voltage, V _{DD}	11.4	12	12.6	V
Ready input setup time, t _{su} (RDYIN)	$50 - \frac{4t_{c}}{9}$			ns
Ready input hold time, th(RDYIN)	4t _c 9			ns
Operating free-air temperature range, TA	0	25	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		т	EST CONDITION	NS	MIN	TYP [‡]	MAX	UNIT
	High-level input voltage	Reset input				2.6			v
V _{IH}	mign-level input voltage	All others				2] v
VIL	Low-level input voltage							8.0	٧
V _{T+} - V _{T-}	Hysteresis	Reset input				0.25			·V
Viv	Input clamp voltage		V _{CC} = 4.75 V,	Von - 11 4 V	I _I = -5 mA			-1	V
VIK	input clamp voltage		VCC - 4.75 V,	VDD ~ 11.4 V	I _I = -18 mA			-1.5] `
		φ1, φ2			100	9.4	10,4		
v_{OH}	High-level output voltage	Ready, reset	V _{CC} = 4.75 V,	V _{DD} = 11.6 V	I _{OH} = -100 μA	3.6	3,9		V
		Others			I _{OH} = -1 mA	2.4	3.1		1
		φ1, φ2, reset,			I _{OL} = 2.5 mA		0.2	0.45	
v_{OL}	Low-level output voltage	status strobe	V _{CC} = 4.75 V,	$V_{DD} = 11.4 V$	10L - 2.5 IIIA		0.2	0.45	V
		φ2 TTL, osc	1		I _{OL} = 15 mA		0.25	0.45	
1.	Input current at		V	V _{DD} = 12.6 V,	V 7 V			100	
11	maximum input voltage		VCC - 5.25 V,	VDD - 12.6 V,	VI - / V				μΑ
Чн	High-level input current		V _{CC} = 5.25 V,	VDD = 12.6 V,	V ₁ = 5.25 V			10	μΑ
IIL	Low-level input current		V _{CC} = 5.25 V,	V _{DD} = 12.6 V,	V _I = 0.4 V			-0.25	mA
1	Short-circuit	All except	V 5 V	V12.V		-10		-60	
los	circuit current §	φ1, φ2	V _{CC} = 5 V,	VDD - 12 V		-10		-60	mA
¹cc	Supply current from V _{CC}		V _{CC} = 5.25 V,	V _{DD} = 12 V			70	115	mA
^I DD	Supply current from V _{DD}		V _{DD} = 12.6 V,	V _{CC} = 5 V,	See Note 2		6	12	mA
Ci	Input capacitance		V _{CC} = 5 V,	V _{DD} = 12 V,	V ₁ = 2.5 V,			8	pF
O ₁	input capacitatice		f = 1 MHz,		See Note 2	1		0	PF



 $[\]S$ Not more than one output should be shorted at a time, ϕ 1 and ϕ 2 do not have short-circuit protection.



NOTE 2: ICC and IDD are measured with outputs disabled and open.

REVISED AUGUST 1977

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, T_A = 25°C, see figure 1

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum oscillator frequency			27			MHz
tc(osc)	Oscillator cycle time				t _c †		ns
t _{w(φ1)}	Pulse width, ϕ 1 high	ϕ 1 and ϕ 2:		$\frac{2t_{\rm c}}{9}-20$			ns
^t w(φ2)	Pulse width, $\phi2$ high	C _L = 20 pF to 11 See Figure 2	10 pF,	$\frac{5t_{\rm C}}{9}-35$			ns
tw(SS)	Pulse width, status strobe low	φ2 TTL:		† _c – 15			ns
^t r(φ)	Rise time, clock outputs	CL = 30 pF,				20	ns
^t f(φ)	Fall time, clock outputs	$R2 = 600 \Omega,$	See Figure 3			20	ns
^t φ1L,φ2H	Delay time, φ1 low to φ2 high	Status Strobe:		0			ns
^t φ2L,φ1H	Delay time, φ2 low to φ1 high	C _L = 15 pF,	R1 = $2 k\Omega$,	$\frac{2t_{c}}{9} - 30$			ns
t _φ 1H,φ2H	Delay time, $\phi 1$ high to $\phi 2$ high		See Figure 3	2t _c 9		$\frac{2t_{c}}{9}$ + 20	ns
^t φ2,φ2Τ	Delay time, φ2 to φ2 TTL	OSC, Ready, Reset: C _L = 10 pF, R2 = 4 kΩ,		-5		15	ns
^t φ2H,SSL	Delay time, φ2 high to status strobe low			$\frac{6t_{C}}{9} - 50$	-	6t _c	ns
^t RV, φ2L	Delay time, ready or reset output valid to phase 2 low			4t _c - 25			ns

 $t_c \equiv t_c(\phi_1) = t_c(\phi_2)$


EXAMPLE: switching times for $f_{osc} = 20 \text{ MHz}$ ($t_{c(\phi 1)} = t_{c(\phi 2)} = 450 \text{ ns}$)

	PARAMETER .	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fosc	Oscillator frequency			20		MHz
tc(osc)	Oscillator cycle time			50		ns
^t w(φ1)	Pulse width, ϕ 1 high		. 80			ns
^t w(φ2)	Pulse width, φ2 high	•	215			ns
^t w(SS)	Pulse width, status strobe		35			ns
[†] φ1L,φ2H	Delay time, φ1 low to φ2 high	Same as above	0			ns
^t φ2L,φ1H	Delay time, φ2 low to φ1 high		70			ns
^t φ1H,φ2H	Delay time, ϕ 1 high to ϕ 2 high		100		120	ns
t.ou.co.	Delay time, φ2 high to		250		300	ns
^t φ2H,SSL	status strobe low		250		300	"
********	Delay time, ready or reset		175			
^t RV,¢2L	output valid to φ2 low		175			ns

6-50


6-51

TYPE SN74LS424 (TIM8224) TWO-PHASE CLOCK GENERATOR/DRIVER



NOTE: Transistion times, pulse widths, and interpulse relationships are distorted in this diagram in order to define various intervals, See Figure 5 for correct relative relationships.

VOLTAGE WAVEFORMS FIGURE 1



TYPICAL APPLICATION DATA

The 'LS424 is a single-chip clock generator/driver for 8080A CPU's, furnishing three clocks (ϕ 1, ϕ 2 and ϕ 2 TTL), status strobe, reset, and ready signals. The 'LS424 contains a crystal-controlled oscillator, a divide-by-nine counter, two high-level drivers, and several auxiliary logic functions. Figure 4 is a functional block diagram of the SN74LS424. Figure 5 shows the relationship between ϕ 1, ϕ 2, and the oscillator frequency period.

oscillator

A high order of clock frequency stability is provided by use of an external quartz crystal to set the oscillator frequency which is nine times the operating frequency of the 8080A. The quartz crystal is operated in a series-resonant mode. A fundamental-mode crystal requires no auxiliary circuitry, but an overtone-mode crystal requires an ac-coupled parallel-resonant circuit to be connected to the tank connection (pin 13). The parallel-resonant circuit, tuned to the oscillator frequency, compensates for the lower Q of the overtone-mode crystal. The required size of the circuit components can be calculated from $f = 1/2\pi\sqrt{LC}$ where f is the oscillator frequency, L is inductance value, and C is capacitance value. Figure 6 shows an ac-coupled parallel-tuned circuit used with the SN74LS424.

clock phase generator

The divide-by-nine clock phase generator contains a divide-by-nine counter, logic required to shape the clock pulses as shown under parameter measurement information, gates and flip-flops to generate auxiliary signals, and output drivers. The divide-by-nine counter waveforms are combined with gates to form a ϕ 1 pulse with a width of two periods of the oscillator frequency, repeating at intervals of nine oscillator periods. Similarly, the ϕ 2 pulse, having a width of five oscillator frequency periods, is formed lagging the ϕ 1 pulse by two oscillator periods.

 ϕ 1 and ϕ 2 outputs are provided by high-level drivers for direct connection to the 8080A CPU. ϕ 2 TTL is derived in a manner similar to ϕ 1 and ϕ 2, but the output driver output is at TTL voltage levels. The ϕ 2 TTL pulse width is the same as ϕ 2. A ϕ 2 TTL application is clocking in direct memory access activities. Figure shows the 'LS424 connected to an 8080A, quartz crystal, and LC circuits.


status strobe


The 8080A CPU puts status information on its data bus at the beginning of each machine cycle that defines the nature of the machine operation for that cycle. A sync signal from the 8080A is gated by an internal timing signal (ϕ 1A) and becomes a status strobe to notify system components that the status data is present on 8080A status output lines. The status strobe signal connects directly to the 'S428 system controller.

The status strobe signal is alternatively generated by the reset input. An external RC series network connected to V_{CC} and the reset input will provide a rising voltage waveform when V_{CC} is turned on. An internal Schmitt trigger circuit generates a sharp, fast-rising waveform when the reset input reaches a particular voltage value. The Schmitt trigger is connected to the D input of a flip-flop clocked by ϕ 2D. When power is turned on, the combination of internal and external circuitry will produce a status strobe signal. A manual reset switch can be connected as in figure 6 to the RC network to produce reset and status strobe signals for the 8080A.

The ready signal indicates to the 8080A that an external device has completed transfer of data to or from the data bus. A ready signal input to the 'LS424 drives the D input of a flip-flop clocked by an internal ϕ 2D signal. Timing requirements of the 8080A machine cycle are met by the synchronization with the system clocks provided by the flip-flop. This implementation saves about 200 ns of system time during memory cycles (as contrasted with generating a "wait request" within the 8080A's MOS logic) since the bipolar logic of the 'LS424 has much less delay.

TYPICAL APPLICATION DATA







•		

TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS


BULLETIN NO. DL-S 12468, OCTOBER 1976

Designed to Be Interchangeable with Intel 8228 and 8238


PIN DESIGNATIONS

DESIGNATION	PIN NOS.	FUNCTION
D0 thru D7	15, 17, 12, 10,	BIDIRECTIONAL DATA PORT
Do tina D7	6, 19, 21, 8	(TO TMS 8080A)
DB0 thru DB7	13, 16, 11, 9,	BIDIRECTIONAL DATA PORT
DBO tind DB7	5, 18, 20, 7	(TO SYSTEM BUS)
I/OR	25	READ OUTPUT TO 1/O
1,011	25	(ACTIVE LOW)
ĪŌ/W	27	WRITE OUTPUT TO I/O
10/11	27	(ACTIVE LOW)
MEMR	24	READ OUTPUT TO MEMORY
IVIEWIN	24	(ACTIVE LOW)
MEMW	26	WRITE OUTPUT TO MEMORY
IVIEIVIVV	20	(ACTIVE LOW)
		INPUT TO INDICATE
DBIN	4	TMS 8080A IS IN INPUT
		MODE (ACTIVE HIGH)
INTA	23	INTERRUPT ACKNOWLEDGE
INTA	23	OUTPUT (ACTIVE LOW)
		HOLD ACKNOWLEDGE
HLDA	2	INPUT (ACTIVE HIGH)
		FROM TMS 8080A
		INPUT TO INDICATE
WR	3 .	TMS 8080A IS IN WRITE
		MODE (ACTIVE LOW)
		SYSTEM DATA PORT
BUSEN	22	ENABLE INPUT (ACTIVE
		LOW)
		SYNCHRONIZING STATUS
STSTB	1	STROBE INPUT FROM
		SN74LS424 (TIM8224)
Vcc	28	SUPPLY VOLTAGE (5 V)
GND	14	GROUND
$\overline{}$		

N PACKAGE (TOP VIEW)



functional block diagram



description

These monolithic Schottky-clamped [†]TTL system controllers are designed specifically to provide bus-driving and peripheral-control capabilities for interfacing memory and I/O devices with the 8080A in small to medium-large microcomputer systems.

A bidirectional eight-bit parallel bus driver is provided that isolates the 8080A bus from the memory and I/O data bus allowing the system designed to utilize cost-effective memory and peripheral devices while obtaining the maximum efficiency from the microprocessor. The TTL system drivers also provide increased fan-out with a lower impedance that enhances noise margins on the system bus.

Implementation of the status latches and control decoding array of the SN74S428/SN74S438 provides for using either a single-level interrupt vector RST7 for small systems, or multiple-byte call instructions for systems needing unlimited interrupt levels.

TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

description (continued)

With respect to the system clocks, the SN74S438 is configured to generate an advanced response for I/O or memory write output signals to further simplify peripheral control implementation of complex systems. See Figure 3.

8-bit parallel bus transceiver

The 8-bit parallel bus transceiver buffers the 8080A data bus from the memory and I/O system bus by providing one port (DO through D7) to interface with the 8080A and another port (DBO through DB7) to interface with the system devices. The 8080A side of the transceiver is designed specifically to interface with the microprocessor data bus ensuring not only that the processor output drive capabilities are adequate, but also that the inputs are driven with enhanced noise margins. The system bus side features high fan-out buffers designed to drive a number of system devices simultaneously and directly. The system port is rated to sink ten milliamperes of current and to source one milliampere of current at standard low-threshold voltage levels.

Status lines from the 8080A instruction-status decoder and the system bus enable input (BUSEN) provide complete transceiver directional and enable control to ensure integrity of both the processor data and the system bus data.

status latches

During the beginning of each machine cycle, the six status latches receive status information from the 8080A data bus indicating the type of operation that will be performed. When the STSTB input goes low, the latches store the status data and generate the signals needed to enable and sequence the memory and I/O control outputs. The status words and types of machine cycles are enumerated in Table A.

8080A 'S428/'S438 STATUS TYPE OF STATUS OUTPUT COMMAND WORD MACHINE CYCLE DO D1 D₂ D3 **D4** D5 D6 **D7** GENERATED L н L L L н L Н Instruction fetch MEMR 2 L Н L L н MEMR Memory read 3 L L L L t. 1 1 L Memory write MEMW 4 L Н Н L L L L Н Stack read MEMR 5 L L Н L L L ı. Stack write MEMW 6 н L L н L L Input read T/OR 7 L L Н L L L I/OW Output write 8 Н Н L L L L Interrupt acknowledge INTA 9 L н н L t L. L н Halt acknowledge NONE н 10 н Н L Н L L Interrupt acknowledge at halt INTA MEMR Ξ STATUS INFORMATION

TABLE A - STATUS WORDS

decoding array

The decoding array receives enabling commands from the status latches and sequencing commands from the 8080A and generates memory and I/O read/write commands and an interrupt acknowledgement.

6-57

TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

description (continued)

The read commands (MEMR, I/OR) and the interrupt acknowledgement (INTA) are derived from the status bit(s) and the data bus input mode (DBIN) signal. The write commands (MEMW, I/OW) are derived from the status bit(s) and the write mode (WR) signal. (See Table A.) All control commands are active low to simplify interfacing with memory and I/O controllers.

The interrupt acknowledgement (INTA) command output is actually a dual function pin. As an output, its function is to provide the INTA command to the memory and I/O peripherals as decoded from the status inputs and latches. When CALL is used as an interrupt instruction, the SN74S428/SN74S428 generates the proper sequence of control signals. Additionally, the terminal includes high-threshold decoding logic that permits it to be biased through a one-kilohm series resistor to the 12-volt supply to implement an interrupt structure that automatically inserts an RST7 instruction on the bus when the DBIN input is active and an interrupt is acknowledged. This capability provides a single-level interrupt vector with minimal hardware.

The asynchronous bus enable (BUSEN) input to the decoding array is a control signal that protects the system bus. The system bus can be accessed and driven from the SN74S428/SN74S428 controller only when the BUSEN input is at a low voltage level.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		٠.					-										. 7	'V	٠
Input voltage																	7	'V	
Operating free-air temperature range														0	°C	to	70	°C	;
Storage temperature range													-6	5°	Сt	o 1	50	°C	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5,25	V
Lich lavel autaut ausgant lave	D0 thru D7			-10	μΑ
High-level output current, IOH	All others			-1	mΑ
Levelous subset suspend	D0 thru D7			2	
Low-level output current, IOL	All others	1		10	mA
Status strobe pulse width, tw(STSTB) (see Figure 3)		22			ns
Catalog sings at the Figure 2)	Status inputs D0 thru D7	8			
Setup time, t _{su} (see Figure 3)	System bus inputs to HLDA	10			ns
Hold there as fore Figure 2)	Status inputs D0 thru D7	5			
Hold time, th (see Figure 3)	System bus inputs to HLDA	20			ns
Operating free-air temperature, TA		0		70	°C

TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST COM	IDITIONS	MIN	TYP [‡]	MAX	UNIT	
VIH	High-level input voltage				2			V	
VIL	Low-level input voltage						8.0	٧	
VIK	Input clamp voltage		V _{CC} = MIN,	I _I ≃ −5 mA			-1	V	
Vari	High-level output voltage	D0 thru D7	V _{CC} = MIN,	V _{IH} ≈ 2 V,	3.6	4		v	
Voн		All other outputs	V _{IL} = 0.8 V,	IOH ≈ MAX	2.4	-		1 °	
Val	Low-level output voltage		V _{CC} = MIN,	V _{IH} = 2 V,			0.45	v	
VOL	Low-level output voltage		V _{IL} = 0.8 V,	IOL = MAX			0.45	L.	
1	Off-state output current,		Voc - MAY	V _O = 5.25 V			100	μΑ	
IOZH	high-level voltage applied		VCC - MAX,	VO - 5.25 V			100	μΑ	
1	Off-state output current,		Voc - MAY	V _O ≈ 0.45 V			-100	μА	
IOZL	low-level voltage applied		ACC - MYY	VO = 0.45 V			-100	μΑ	
	High-level input current	ĪNTĀ	V _{CC} = MIN,	See Figure 1			5	mA	
ЧΗ		DO thru D7	V _{CC} = MAX,	V E 2E V			20		
		All other inputs	VCC - WAA,	V - 5.25 V			100	μΑ	
	Low-level input current	D2 or D6	V _{CC} = MAX,				-750		
IIL		STSTB		$V_1 = 0.45 V$			-500	μΑ	
		All other inputs	1				-250	1	
los	Short-circuit output current§		V _{CC} = MAX		-15		90	mA	
Icc	Supply current		V _{CC} = MAX		Ì	140	190	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C, see figure 3

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST COM	IDITIONS	MIN	ТҮР	MAX	UNIT
tPD	D0 thru D7	DB0 thru DB7	C _L = 100 pF,	See Figure 2	5		40	ns
tPD	DB0 thru DB7	D0 thru D7	C _L = 25 pF,	See Figure 2			30	ns
†PHL	STSTB	INTA, I/OR, MEMR, I/OW, MEMW			20		60	ns
tPD	WR	I/OW, MEMW	C _L = 100 pF,	See Figure 2	5		45	ns
tPLH	DBIN	INTA, I/OR, MEMR					30	ns
tPLH	HLDA	INTA, I/OR, MEMR	1				25	ns
^t PZX	DBIN	D0 thru D7	C ₁ = 25 pF,	C F: 2			45	ns
tPXZ	DBIN	D0 thru D7	- CL - 25 pr.	See Figure 2			45	ns
tPZX	STSTB, BUSEN	DB0 thru DB7	C. = 100 = E	Con Elmina 2			30	ns
tPXZ	BUSEN	DB0 thru DB7	C _L = 100 pF,	See Figure 2			30	ns

 $[\]P_{tp_{D}} \equiv propagation delay time$

 $[\]ddagger$ All typical values are at $V_{CC} = 5$ V, $T_A = 25^{\circ}$ C.

[§] Not more than one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$

 $t_{PZX} \equiv$ output enable time from high-impedance state

 $t_{PXZ} \equiv$ output disable time to high-impedance state


TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

PARAMETER MEASUREMENT INFORMATION



FIGURE 1-INTA INPUT CURRENT TEST CIRCUIT

FIGURE 2-SWITCHING CHARACTERISTICS LOAD CIRCUIT



NOTE A: Advanced response of I/OW or MEMW for the SN74S438 is indicated by the dashed line.

)76

FIGURE 3-VOLTAGE WAVEFORMS

TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

TYPICAL APPLICATION DATA




FIGURE 4-SYSTEM INTERFACING WITH CENTRAL PROCESSING UNIT

6-60

TTL MSI

TYPES SN54LS440 THRU SN54LS444, SN54LS448, SN74LS440 THRU SN74LS444, SN74LS448 QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS

BULLETIN NO. DL-S 12709, AUGUST 1979

- 3-Way Asynchronous Communication
- On-Chip Bus Selection Decoding
- Input Hysteresis Improves Noise Margin
- Choice of Open-Collector or 3-State Outputs

description


879

These bus transceivers are designed for asynchronous three-way communication between four-line data buses. They give the designer a choice of selecting inverting, noninverting, or a combination of inverting and noninverting data paths with either 3-state or open-collector outputs.

The S0 and S1 inputs select the bus from which data are to be transferred. The \overline{G} inputs enable the bus or buses to which data are to be transferred. The port for any bus selected for input and any other bus not enabled for output will be at high impedance including those of the open-collector devices.

The SN54LS440 through SN54LS444 and SN54LS448 are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LS440 through SN74LS444 and SN74LS448 are characterized for operation from 0° C to 70° C.

SN54LS' J PACKAGE SN74LS' J OR N PACKAGE (TOP VIEW)



DEVICE	OUTPUT	LOGIC
'LS440	Open-Collector	True
'LS441	Open-Collector	Inverting
'LS442	3-State	True
'LS443	3-State	Inverting
'LS444	3-State	True/Inverting
'LS448	Open-Collector	True/Inverting

FUNCTION TABLE


		INF	UTS	;		TRANSFERS BETWEEN BUSES					
_					-	'LS440	'LS441	'LS444			
CS	S1	SO	ĞΑ	GB	GC	'LS442	'LS442 'LS443 'L				
Н	×	х	Х	Х	Х	None	None	None			
×	н	н	x	Х	Х	None	None	None			
×	×	Х	н	Н	Η,	None	None	None			
X	L	L	X	Н	Н	None	None	None			
×	L	Н	н	Х	Н	None	None	None			
×	н	L	Н	Н	Х	None	None	None			
L	L	L	х	L	L	A → B, A → C	$\overline{A} \rightarrow B, \overline{A} \rightarrow C$	$\overline{A} \rightarrow B, \overline{A} \rightarrow C$			
L	L	Н	L	Х	L	B → C, B → A	$\overline{B} \rightarrow C, \overline{B} \rightarrow A$	B → C, B → A			
L	н	L	L	L	X	C → A, C → B	C → A,C → B	C → A, C → B			
L	L	L	х	L	Н	A → B	Ā→B	Ã→B			
L	L	Н	н	Х	L	B → C	B→C	B→C			
L	н	L	L	Н	Х	C → A	Ĉ→A	C→A			
L	L	L	х	Н	L	A→C	Ā→C	Ā→C			
L	L	Н	L	Х	Н	B→A	B→A	B→A			
L	Н	L	н	L	X	C→B	C → B	C + B			


Copyright © 1979 by Texas Instruments Incorporated


TYPES SN54LS440 THRU SN54LS444, SN54LS448, SN74LS440 THRU SN74LS444, SN74LS448 QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS

logic symbols†

6-62








879

[†]These symbols are in accordance with IEEE Std 91/ANSI Y32.14 and current discussions in IEC and IEEE.

TYPES SN54LS440 THRU SN54LS444, SN54LS448, SN74LS440 THRU SN74LS444, SN74LS448 QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS

functional block diagram (composite showing one of four transceivers from each type, positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		 	 	7 V
Input voltage		 	 	7 V
Off-state output voltage				
Operating free-air temperature range:	SN54LS'	 	 	–55°C to 125°C
Storage temperature range		 	 	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

TYPES SN54LS440, SN54LS441, SN54LS448, SN74LS440, SN74LS441, SN74LS448 QUAD TRIDIRECTIONAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

	s	SN54LS440 SN54LS441 SN54LS448			SN74LS440 SN74LS441 SN74LS448		
	MIN	NOM	MAX	MIN	NOM	MAX	Ī
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			12			24	mA
Operating free-air temperature, TA	-55		125	0		70	С

NOTE 1: Voltage values are with respect to the network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	24.244575			TEST 001			SN54L	S'		N74LS	•	UNIT
	PARAMETEI	1		TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input vo	tage				2			2			V
VIL	Low-level input vol	tage						0.5			0.6	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V	
	Hysteresis (V _{T+} - V _T _) A,B,C input		A,B,C input	V _{CC} = MIN		0.1	0.4		0.2	0.4		V
	H High-level output current		V _{CC} = MIN,	V _{OH} = 5.5 V,			100			100	μА	
ЮН			V _{IH} = 2 V,		VIL= VILmax			100			100	μΑ.
	ļ -			V _{CC} = MIN,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v
VOL			V _{IH} = 2 V,		-							
				V _{IL} = V _{IL} max	I _{OL} = 24 mA					0.35	0.5	V
1.	Input current at		A,B,C input	V _{CC} = MAX	V ₁ = 5.5 V			0.1			0.1	mA
Ц.	maximum input vo	Itage	All others	ACC - MAY	V ₁ = 7 V			0.1			0.1	""
ПН	High-level input cu	High-level input current		V _{CC} = MAX,	V _I = 2.7 V			20			20	μΑ
IIL	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V			-0.4			-0.4	mA	
1	Outputs low	puts low	V MAY	0		62	90		62	90		
Icc	Supply current	Supply current Outputs disabled	V _{CC} = MAX,	Outputs open		64	95		64	95	mA	

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics at V_{CC} = 5 V, R_L = 667 Ω , C_L = 45 pF, T_A = 25°C (see Note 2)

			01170117		'LS44	0		'LS44	1		'LS448	3	UNIT
	PARAMETER	INPUT	OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		A	В		24	35		21	30		21	30	
		Α	С		24	35		21	30	1	21	30	
*****	Propagation delay	В	Α		24	35		21	30		21	30	
tPLH	time, low-to-high	В	С		24	35		21	30		24	35	ns
level output	level output	С	Α		24	35		21	30		21	30	
		С	В		24	35		21	30		24	35	
		Α	В		20	30		9	15		9	15	
	Propagation delay	Α	С		20	30		9	15		9	15	ns
tPHL		В	Α		20	30		9	15		9	15	
THL	time, high-to-low	В	С		20	30		9	15		20	30	
	level output	С	Α		20	30		9	15		. 9	15	
_		С	В		20	30		9	15		20	30	
	Propagation delay	any G	A,B,C		29	45		23	35		25	40	
tPLH	time, low-to-high	S0, S1	A, B, C		33	50		27	40		26	40	ns
	level output	CS	A, B, C		31	45		26	40		25	40	
	Propagation delay	any G	A, B, C		27	40		20	30		22	35	35
tPHL	time, high-to-low	S0, S1	A, B, C		32	50		26	40		27	40	ns
	level output	CS	A, B, C		28	45		21	30		22	35	

NOTE 2: Load circuits and voltage waveforms are shown on page 1-15.

 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

TYPES SN54LS442, SN54LS443, SN54LS444, SN74LS443, SN74LS444, QUAD TRIDIRECTIONAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

	\$	SN54LS442 SN54LS443 SN54LS444		SN74LS442 SN74LS443 SN74LS444			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-12		_	-15	mA
Low-level output current, IOL			12			24	mA
Operating free-air temperature, TA	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to the network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		_				SN54L	s'		SN74LS	s'	UNIT
	PARAMETE	К	TEST CON	DITIONS	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNII
VIH	High-level input	voltage			2						V
VIL	Low-level input	voltage					0.5			0.6	٧
VIK	Input clamp vol	tage	V _{CC} = MIN,	$I_1 = -18 \text{ mA}$			-1.5			-1.5	V
	Hysteresis (V _{T+}	- V _T _) A,B,C input	V _{CC} = MIN		0.1	0.4		0.2	0.4	-	٧
Voн			V _{CC} = MIN, V _{IH} = 2 V,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		v
VOH			VIH = Z V, VIL = VILmax	I _{OH} = MAX	2			2			
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL	L Low-level output voltage		VIH - 2 V, VIL = VILmax	I _{OL} = 24 mA					0.35	0.5	
lozн	Off-state output voltage applied	t current, high-level	V _{CC} = MAX,	V _O = 2.7 V			20			20	
lozL	Off-state output voltage applied	t current, low-level	CS at 2 V	V _O = 0.4 V			–400			–400	μΑ
	Input current at	A,B,&C	V	V _I = 5.5 V			0.1			0.1	mA
11	maximum input	voltage Others	V _{CC} = MAX	V ₁ = 7 V			0.1			0.1	l ma
ΉΗ	High-level input	current	V _{CC} = MAX,	V _I = 2.7 V			20			20	μА
IIL	Low-level input current		V _{CC} = MAX,	V _I = 0.4 V			-0.4			-0.4	mA
los	Short circuit ou	tput current ¶	V _{CC} = MAX		-40		-225	-40		-225	mA
laa	Supply current	Total outputs low	Vac - MAY	Outputs open		62	90		62	90	mA
Icc	Supply Current	Outputs at Hi-Z	V _{CC} = MAX, Outputs open	64	95		64	95			

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ AII typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

 $[\]P$ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.


TYPES SN54LS442, SN54LS443, SN54LS444, SN74LS442, SN74LS443, SN74LS444 QUAD TRIDIRECTIONAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Note 2)

	DAMETER	INPUT	ОПТРИТ	TEST		LS44	2	,	'LS443			LS444		UNIT
PA	RAMETER	INPUT	OUTPUT	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		Α	В			10	14		9	14		9	14	
İ	Propagation	Α	С			10	14		9	14		9	14	ns
tPLH	delay time,	В	Α			10	14		9	14		9	14	115
TPLH	low-to-high	В	C			10	14		9	14		10	14	
	level output	С	Α			10	14		9	14		9	14	
		С	В			10	14		9	14		10	14	
		Α	В			13	20		7	13		7	13	
	Propagation	A	С			13	20		7	13	L	7	13	ns
tPHL	delay time,	В	Α	0 45 5		13	20		7	13		7	13	113
THE	high-to-low	В	C	C _L = 45 pF,		13	20		7	13		13	20	
	level output	С	Α	$R_L = 667 \Omega$		13	20		7	13		7	13	
		С	В			13	20		7	13		13	20	
	Output enable	Any G	A,B,C			22	33		22	33		22	33	
tPZL	time to low	S0 or S1	A,B,C			28	42		28	42		28	42	ns
	level	CS.	A, B, C			23	36		24	36		23	36	
^t PZH	Output enable time to high level	G, s, CS	A, B, C			21	32		20	32		24	32	ns
^t PLZ	Output disable time from low level	G, s, Gs	A, B, C	C _L = 5 pF,		14	25		15	25		14	25	ns
^t PHZ	Output disable time from high level	G, s, CS	A, B, C	$R_L = 667 \Omega$		14	25		15	25		14	25	ns

NOTE 2: Load circuits and voltage waveforms are shown on page 1-15.

schematics of inputs and outputs



SN54S484, SN74S484 BCD-TO-BINARY CONVERTERS SN54S485, SN74S485 BINARY-TO-BCD CONVERTERS

- Significant Savings in Package Count Compared with SN54184, SN54185A, SN74184, or SN74185A (Over Half in Many Applications)
- Three-State Outputs

description

These monolithic converters are derived from the SN54S371/SN74S371 custom-programmed read-only memories. Both of these converters comprehend that the least-significant bits (LSB) of the binary and BCD are logically equal, and in each case the LSB bypasses the converter as shown in the typical applications. This means that a nine-bit converter is produced in each case. The devices are cascadable to N bits.


The three-state outputs offer the convenience of open-collector outputs with the speed of totempole outputs: they can be bus-connected to other similar outputs yet they retain the fast rise-time characteristic of totem-pole outputs. A high logic level at either enable $(\overline{\mathbf{G}})$ input causes the outputs to be in a high-impedance state.

These converters, by including three more bits of conversion than their SN54184/SN74184 or SN54185/SN74185 counterparts, result in a reduction in package count by more than half in most applications, and a significant savings in power consumption in many applications as shown in the tables at right.


SN54S484/SN74S484 vs SN54184/SN74184

DECADES	PACK				TYPI ACCES @ T _A = (n	S TIME = 25°C
	' S484	'184	'S484 '184		' S484	'184
3	3	6	0.41	0.59	117	135
4	5	11	0.72	1.09	180	189
5	8	18	1.18	1.78	270	270
6	12	27	1.75	2.67	342	351
7	16	38	2.37	3.76	405	405
8	21	49	3.14 4.85		495	485
9	27	62	4.02 6.14		567	540

SN54S484, SN54S485 . . . J PACKAGE SN54S484, SN54S485 . . . J OR N PACKAGE



logic symbols†



[†]These symbols are in accordance with IEEE Std 91/ANSI Y32.14 and current discussions in IEC and IEEE.

SN54S485/SN74S485 vs SN54185/SN74185

BINARY BITS	PACK		MAXII SUPF	PLY	TYPICAL ACCESS TIME @ T _A = 25°C		
	'S485	'185	(A 'S485	1185	(ns) 'S485 '185		
8	2	3	0.35	0.30	72	81	
16	8	16	1.44	1,44 1.58		216	
24	19	40	3.44	3.96	459	351	
32	33	74	4.78 5.45		612	486	

Copyright © 1979 by Texas Instruments Incorporated

SN54S484_SN74S484 SN54S485, SN74S485 **BINARY-TO-BCD CONVERTER BCD-TO-BINARY CONVERTER FUNCTION TABLE FUNCTION TABLE** OUTPUTS INPUTS OUTPUTS **INPUTS** Y8 Y7 Y6 Y5 Y4 Y3 Y8 Y7 **Y6** Y5 **Y4 Y3** Y2 н G С В Ε D C 256 128 64 160 80 40 20 10 16 8 2 32 16 8 4 2 2 80 40 20 10 8 256 128 32 L L Н н 1 L L Н L L L H L Н L н н Н Н L Г L Invalid BCD code н H L (All outputs are high) L Н L Н Ĺ L L Н Н н Н L L L L L H Н Н L L Н L L L H L L Н L Н Н ΗС L н Н н н LHH L L Н L L Н L L н Н Н L L н Н н н н 1 H H I н L L Н L Н L Н Н Н Н L н L н L Н Н L Н L Н L Н L L L Н н Н н н н Н L Н L Н Н L Н L Н Н Н L н ı Ł Н Н Н н н Н н L L н Н Н н Н Н Н Н Н Н н L L. н Н Н н Н н н X х Х н Х н х х х Н Н L н L X H H Xн 1. L. Н Н L Н н н н Н Н Н H = high level L = low level X = irrelevant Н Н Н Н н Н L н н нннн thru **BCD INPUT** н Н Н H H HMSD A 160 80 40 20 BINARY INPUT 256 128 64 32 SN54S484/SN74S484 SN54S485/SN74S485 Y8 Y7 Y6 Y5 Y4 Y3 Y2 **Y7** Y6 Y5 Y4 160 . 80 40 10 256 128 64 MSD LŠD MSB LSB BINARY OUTPUT **BCD OUTPUT**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see N	ote 1)		 	7V
Input voltage			 	5.5V
Off-state output voltage				
Operating free-air temperatu	ure range: SN54S4	84, SN54S485	 	-55°C to 125°C
	SN74S4	84, SN74S485	 	0°C to 70°C
Storage temperature range				65°C to 150°C

recommended operating conditions

		SN54S'			SN74S'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5,25	V
Off-state output voltage			5.5			5,5	V
High-level output current, IOH			-2			-6.5	mA
Low-level output current, IOL			16			16	mA
Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	T	EST CONDITION	IS [†]	MIN TY	P [‡] MAX	UNIT
v_{IH}	High-level input voltage				2		□v_
VIL	Low-level input voltage					0,8	V
VIK	Input clamp voltage	V _{CC} = MIN,	I ₁ = -18 mA			-1.2	V
Vон	High-level output voltage	V _{CC} = MIN, I _{OH} = MAX	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4		٧
VOL	Low-level output voltage	V _{CC} = MIN, I _{OL} = MAX	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.5	V
lоzн	Off-state output current, high-level voltage applied	V _{CC} = MAX,	V _{IH} = 2 V,	V _O = 2.7 V		50	μА
lozL	Off-state output current low-level voltage applied	V _{CC} = MAX,	V _{IH} = 2 V,	V _O = 0.4 V		-50	μА
11	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1	mA
ЧН	High-level input current	V _{CC} = MAX,	V _I = 2.7 V			25	μΑ
IIL	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V			-0.25	mA
los	Short-circuit output current §	V _{CC} = MAX,			-30	-100	mA
Icc	Supply current	V _{CC} = MAX,	See Note 2		11	05 155	mA
co	Off-state output capacitance	V _{CC} = 5 V,	V _O = 5 V,	f = 1 MHz	6	1.5	pF

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

1	DARAMETER	٦	TEST SN54S'			SN745'	UNIT		
PARAMETER		CONI	CONDITIONS		TYP [‡]	MAX	MIN TYP#	MAX	UNII
ta(ad)	Access time from address	C ₁ = 30 pF,	See Figure 1		45	95	45	70	ns
tPZX	Output enable time	С[-30рг,			15	45	15	30	ns
tPXZ	Output disable time	C _L = 5 pF,	See Figure 1		10	40	10	25	ns

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

679


 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second,

NOTES: 1. Voltage values are with respect to network ground terminal.

^{2.} With outputs open and enable (G) inputs grounded, I_{CC} is measured first by selecting a word that contains the maximum number of high-level outputs, then be selecting a word that contains the maximum number of low-level inputs.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and capacitance.


- B. All diodes are IN916 or IN3064.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1


schematics of inputs and outputs







TYPICAL APPLICATION DATA

PACKAGES REQUIRED







PACKAGES REQUIRED vs BINARY BITS OF CONVERSION




TYPICAL APPLICATION DATA SN54S484, SN74S484










2-DECADE-**BCD-TO-BINARY** CONVERTER


3-DECADE-**BCD-TO-BINARY** CONVERTER

4-DECADE-BCD-TO-BINARY CONVERTER


5-DECADE-BCD-TO-BINARY CONVERTER



6-DECADE-BCD-TO-BINARY CONVERTER



7-DECADE-BCD-TO-BINARY CONVERTER




8-DECADE-BCD-TO-BINARY CONVERTER

9-DECADE-BCD-TO-BINARY

CONVERTER


*SN54184/SN74184 can be used. $K = 10^3$, $M = 10^6$

TYPICAL APPLICATION DATA SN54S485, SN74S485




379


TYPICAL APPLICATION DATA SN54S485/SN74S485




20-BIT-BINARY-TO-BCD CONVERTER




21-BIT-BINARY-TO-BCD CONVERTER




22-BIT-BINARY-TO-BCD CONVERTER



23-BIT-BINARY-TO-BCD CONVERTER




*SN54185/SN74185 can be used.




25-BIT-BINARY-TO-BCD CONVERTER


 $K = 10^3$, $M = 10^6$

TYPICAL APPLICATION DATA SN54S485, SN74S485






28-BIT-BINARY-TO-BCD CONVERTER



*SN54185/SN74185 can be used. $K = 10^3$, $M = 10^6$

29-BIT-BINARY-TO-BCD CONVERTER



679

TYPES SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 12722, AUGUST 1979

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins
- Data Flow-thru Pinout (All Inputs on Opposite Side from Outputs)

description


These octal buffers and line drivers are designed to have the performance of the popular SN54LS240/SN74LS240 series and, at the same time, offer a pinout having the inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.

The three-state control gate is a 2-input NOR such that if either $\overline{G1}$ or $\overline{G2}$ are high, all eight outputs are in the high-impedance state.

The 'LS540 offers inverting data and the 'LS541 offers true data at the outputs.

The SN54LS540 and SN54LS541 are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LS540 and SN74LS541 are characterized for operation from 0° C to 70° C.

SN54LS' ... J PACKAGE SN74LS' ... J OR N PACKAGE (TOP VIEW)



	I _{OL} (Sink	IOH (Source
	Current)	Current)
SN54LS'	12 mA	-12 mA
SN741 S'	24 mA	_15 mA

Rated

Rated


Typical Power
Dissipation
(Enabled)
Inverting Noninverting
92.5 mW 117.5 mW
92.5 mW 117.5 mW


absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage		7 V
Operating free-air temperature range: SN54LS540, S	SN54LS541	55°C to 125°C
SN74LS540, S	SN74LS541	0°C to 70°C
Storage temperature range		65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

schematics of inputs and outputs





Copyright © 1979 by Texas Instruments Incorporated

ADVANCE INFORMATION

979


This document contains information on a new product. Specifications are subject to change without notice.

Texas Instruments

INCORPORATED


POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

TYPES SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS




[†]These symbols are in accordance with IEEE Std 91/ANSI Y32.14 and current discussions in IEC and IEEE.

functional block diagram (positive logic)



6-78



TYPES SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

PARAMETER		SN54L	s'		SN74LS	3'	
PARAMETER	MIN	NOM	MAX	XX MIN NOM MAX		UNIT	
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-12			-15	mA
Low-level output current, IOL			12			24	mA
Operating free-air temperature, TA	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST COND	ITIONET		SN54LS	•	SN74LS'			UNIT	
	TANAMETER		1 EST COND	יפאטוווי	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNII	
VIH	High-level input voltage				2			2			V	
VIL	Low-level input voltage						0.7			0.8	V	
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V	
	Hysteresis (V _{T+} - V _{T-})		V _{CC} = MIN		0.2	0.4		0.2	0.4		V	
VOH	High-level output voltage		V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V, , I _{OH} = -3 mA	2.4	3.4		2.4	3.4		V	
٧ОН	riigii-iever output voitage		V _{CC} = MIN, V _{IL} = 0.5 V,	V _{IH} = 2 V, I _{OH} = MAX	2			2			'	
Vol	Low-level output voltage		V _{CC} = MIN,	IOL = 12 mA		0.25	0.4		0.25	0.4	V	
VOL	Low-level output voltage		V _{IH} = 2 V, V _{IL} = V _{IL} max	I _{OL} = 24 mA					0.35	0.5	1 °	
IOZH	Off-state output current,		V _{CC} = MAX,	V _O = 2.7 V			20			20		
-0211	high-level voltage applied		V _{IH} = 2 V,		↓						μΑ	
IOZL	Off-state output current, low-level voltage applied		VIL = VILmax	V _O = 0.4 V			-20			-20		
l _l	Input current at maximu input voltage	m	V _{CC} = MAX,	V _I = 7 V			0.1			0.1	mA	
ΊΗ	High-level input current,	any input	V _{CC} = MAX,	V _I = 2.7 V			20			20	μА	
I ₁ L	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V			-0.2			-0.2	mA	
los	Short-circuit output curr	ent∳	V _{CC} = MAX		-40		-225	-40		-225	mA	
		0		'LS540		13			13			
Icc		Outputs high		'LS541		18			18		1	
			V _{CC} = MAX,	'LS540	1	24			24		1	
	Supply current	Outputs low	Outputs open	'LS541		29			29		mA	
		All outputs		'LS540		30			30		7	
disabled		disabled		'LS541		31			31		Ī	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

879

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

PARAMETER		TEST CON	DITIONS	'LS540)	'LS541			UNIT
	- ANAMETER	I EST CON	DITIONS	MIN TYP MAX		MIN	TYP	MAX	J. C. L.	
tPLH	Propagation delay time, low-to-high-level output				9			12		ns
^t PHL	Propagation delay time, high-to-low-level output	CL = 45 pF, See Note 2	R _L = 667 Ω,		12			12		ns
tPZL	Output enable time to low level	Į			20			20		ns
^t PZH	Output enable time to high level	1			15			25		ns
tPLZ	Output disable time from low level	C _L = 5 pF,	RL = 667 Ω,		15			15		ns
tPHZ	Output disable time from high level	See Note 2			10			10		ns

NOTE 2: Load circuit and voltage waveforms are shown on page 1-15.

 $^{^{\}ddagger}$ AII typical values are at $^{\lor}$ CC = 5 $^{\lor}$ C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


TYPES SN54LS600 THRU SN54LS603, SN74LS600 THRU SN74LS603 MEMORY REFRESH CONTROLLERS

ALIGUST 1979

(TIM99600 THRU TIM99603)

SN54LS'...JPACKAGE
SN74LS'...JOR NPACKAGE
(TOP VIEW)

- Controls Refresh Cycle of 4K, 16K, and 64K Dynamic RAMs
- Creates Static RAM Appearance
- Choice of Transparent, Cycle Steal, or Burst Refresh Modes
- 3-State Outputs Drive Bus Lines Directly
- Critical Times Are User RC-Programmable to Optimize System Performance



SELECTION TABLE

1	DEVICE	REFRESH MODES	MEMORY SIZE		PIN ASSIGN	MENTS				
	DEVICE	NEFRESH WODES	WEWORTSIZE	PIN 9	PIN 17	PIN 18				
ı	'LS600	Transparent, Burst	4K or 16K	4K/16K	NC	NC				
	'LS601	Transparent, Burst	64K	A7	NC	NC				
	'LS602	Cycle Steal, Burst	4K or 16K	4K/16K	READY	RC CYCLE STEAL				
	'LS603	Cycle Steal, Burst	64K	A7	READY	RC CYCLE STEAL				

NC = No internal connection.

description

The 'LS600 thru 'LS603 memory refresh controllers contain one 8-bit synchronous counter, nine 3-state buffer drivers, four RC-controlled multivibrators, and other control circuitry on a monolithic chip. They are intended for use with RAS-only-refresh dynamic RAMs. These controllers have 3-state RAS and address outputs that are in the high-impedance state when no refresh is in progress. They become active approximately 30 nanoseconds after the REF REQ pins are taken high and remain active until about 30 nanoseconds after the refresh is complete.

operating modes

6-80

In the transparent refresh mode, row refresh cycles occur during inactive CPU-memory times so that, in most cases, the entire memory refresh sequence can be done "transparently" (without interrupting CPU operations). When the REF REQ pins are taken high to indicate an idle CPU/memory period, as many rows as possible are refreshed. A low level on BUSY signals the CPU to wait until the end of the current row refresh cycle before reinstating operations. When the RC time constant programmed at RC BURST indicates that the safe refresh time of the memory has been exceeded, the memory refresh controller will automatically signal the CPU for an emergency burst-mode refresh by taking HOLD low. The CPU must then take the REF REQ pins high and keep them at the level until HOLD goes high after all rows have been refreshed. The automatic burst refresh will be initiated by the refresh controller even when transparent or cycle-steal refresh operations are already in progress.

PRODUCT PREVIEW

Copyright © 1979 by Texas Instruments Incorporated

TYPES SN54LS600 THRU SN54LS603, SN74LS600 THRU SN74LS603 MEMORY REFRESH CONTROLLERS

Cycle-steal refresh is implemented by dividing the safe refresh time into equal segments and refreshing one row in each of those segments. The safe refresh time is programmed by the time constant at RC BURST and the segment time by the time constant at RC CYCLE STEAL. A low level at READY on the 'LS602 and 'LS603 indicates to the CPU to suspend operations for one memory cycle for a row refresh. In effect it "steals" one memory cycle from the CPU.

In all operating modes, the latch on the automatic burst mode circuit is reset at the end of every complete memory refresh cycle.

PIN	FUNC	HON	IARLE
_			

PIN	PIN NAME	FUNCTIONAL DESCRIPTION					
1	BUSY	Active output indicates to the CPU that a refresh cycle is in progress.					
16	HOLD	Active output should be a priority interrupt to the CPU for emergency burst refresh.					
15	RAS	3 state output row address strobe.					
11	RC RAS HI	Timing node for high-level portion of RAS. See Note 1.					
12	RC RAS LO	Timing node for low-level portion of RAS. See Note 1.					
2–8	A0 thru A6	3 state output row address lines.					
9	A7	MSB row address line for 'LS600 and 'LS603 (64K-bit memory controllers).					
9	4K/ 16 K	A high input level disables the A6 row address line for 'LS600 and 'LS602. (The high level input makes the count chain 6 bits long while the low level makes the count chain 5 bits long.)					
17	READY	Interrupt to CPU for cycle steal refresh ('LS602 and 'LS603). No internal connection on 'LS600 and 'LS601.					
18	RC CYCLE STEAL	Timing node that controls the READY output. See Note 1.					
19	RC BURST	Timing node for burst refresh. See Note 1.					
13, 14	REF REQ1, REF REQ2 High level on both pins starts and continues row refresh. Low on either pin inhibits refresh.						
20, 10	V _{CC} , GND	5-V power supply and network ground pins.					

NOTE 1: All timing nodes require a resistor to V_{CC} and a capacitor to GND. Programmed time is approximately equal to 0.24 RC.



TYPES SN54LS604 THRU SN54LS607, SN74LS604 THRU SN74LS607 OCTAL 2-INPUT MULTIPLEXED LATCHES

BULLETIN NO. DL-S 12699, JULY 1979

(TIM99604 THRU TIM99607)

 Choice of Outputs: Three-State ('LS604, 'LS606) Open-Collector ('LS605, 'LS607)

- 16 D-Type Registers, One for each Data Input
- Multiplexer Selects Stored Data from Either A Bus or B Bus
- Application Oriented:
 Maximum Speed ('LS604, 'LS605)

 Giltch-Free Operation ('LS606, 'LS607)

description


6-82

The 'LS604 through 'LS607 multiplexed latches are ideal for storing data from two input buses, A and B, and providing the output bus with stored data from either the A or B register.

The clock loads data on the positive-going (low-level to high-level) transition. The clock pin also controls the active and high-impedance states of the outputs. When the clock pin is low, the outputs are in the high-impedance or off state. When the clock pin is high, the outputs are enabled.

The 'LS604 and 'LS605 are optimized for high-speed operation. The 'LS606 and 'LS607 are especially designed to eliminate decoding voltage spikes.

SN54LS604 thru SN54LS607 ... J PACKAGE SN74LS604 thru SN74LS607 ... J OR N PACKAGE (TOP VIEW)



These functions are ideal for interface from a 16-bit microprocessor to a 64K RAM board. The row and column addresses can be loaded as one word from the microprocessor and then multiplexed sequentially to the RAM during the time that RAS and CAS are active.

The SN54LS604 through SN54LS607 are characterized for operation over the full military temperature range of -55°C to 125°C; the SN74LS604 through SN74LS607 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE

		OUTPUTS		
A1-A8	B1-B8	SELECT A/B	CLOCK	Y1-Y8
A data	B data	L	1	B data
A data	B data	Н	†	A data
X	×	X	L	Z or Off
X	×	L	н	B register stored data
X	×	н	н	A register stored data

H = high level (steady state)

L = low level (steady state)

X = irrelevant

Z = high-impedance state

Off = H if pull-up resistor is connected to open-collector output


↑ = transistion from low to high level


779

TYPES SN54LS604 THRU SN54LS607, SN74LS604 THRU SN74LS607 OCTAL 2-INPUT MULTIPLEXED LATCHES

logic symbols[†]


functional block diagram (positive logic)





[†]These symbols are in accordance with IEEE Std 91/ANSI Y32.14 and current discussions in IEC and IEEE.

schematics of inputs and outputs



TYPES SN54LS604, SN54LS606, SN74LS604, SN74LS606 OCTAL 2-INPUT MULTIPLEXED LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54LS604 SN54LS606			SN74LS604 SN74LS606		
	MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-1			-2.6	mΑ
Low-level output current, IOL			12			24	mA
Width of clock pulse, tw	20			20			ns
Setup time, t _{su}	201			20↑			ns
Hold time, th	01			0↑			ns
Operating free-air temperature, TA	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	T CONDITION	st		SN54LS SN54LS			N74LS6 SN74LS6		UNIT
					MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	li
VIH	High-level input voltage				2			2			\ \
VIL	Low-level input voltage						0.7			0.8	٧
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				1.5			-1.5	V
Vон	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = MAX		2,4	3.1		2.4	3.1		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V,	I _{OL} = 12 mA		0,25	0.4		0.25	0.4 0.5	V
lozн	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _O = 2.7 V	IOL = 24 mA			20		0.35	20	μΑ
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _O = 0.4				-20			-20	μΑ
Ή	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V	A, B CLK, SELECT			0.1			0.1 0.1	mA
¹ ІН	High-level input current	V _{CC} = MAX,	V _I = 2.7 V	A, B CLK, SELECT			20 20			20 20	μА
IL	Low-level input current	V _{CC} = MAX,	V _I = 0.4 V	A, B CLK, SELECT			-0.4 -0.2			-0.4 -0.2	mA
los	Short-circuit output current §	V _{CC} = MAX			-30		-130	-30		-130	mA
1cc	Supply current	V _{CC} = MAX,	See Note 2			55	70		55	70	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM	TEST CONDITIONS			'LS604			LS606		UNIT
PANAMETER	(INPUT)	1201 00		MIN	TYP	MAX	MIN	TYP	MAX	UNII
tPLH	Select A/B				15	25		36	50	
tPHL	(Data: A = H, B = L)				23	35		16	30	ns
tPLH	Select A/B	C _L = 45 pF,	R _L ≃ 667 Ω,		31	45		22	35	
tPHL_	(Data: A = L, B = H)	See Note 3			19	30		22	35	ns
^t PZH	Clock				19	30		27	40	
†PZL	Clock				28	40		35	50	ns
tPHZ	Clock	C _L = 5 pF,	R _L = 667 Ω,		20	30		20	30	
tPLZ	CIOCK	See Note 3			15	25		15	25	ns

 $t_{PLH} \equiv$ propagation delay time, low-to-high-level output

6-84

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

[§] Note more than one output should be shorted at a time.

NOTE 2: I_{CC} is tested with all inputs grounded and all outputs open.

tpHL = propagation delay time, low-to-high-level output

 $t_{ZH} \equiv$ output enable time to high level

 $t_{ZL} \equiv$ output enable time to low level

 $t_{HZ} \equiv$ output disable time from high level

 $t_{LZ} \equiv$ output disable time from low level

NOTE 3: Load circuits and voltage waveforms are shown on page 1-14.

TYPES SN54LS605, SN54LS607, SN74LS605, SN74LS607 OCTAL 2-INPUT MULTIPLEXED LATCHES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN54LS605 SN54LS607		SN74LS605			1
				8	N74LS6	07	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			12			24	mA
Width of clock pulse, t _W	20			20			ns
Setup time, t _{su}	20↑			20↑			ns
Hold time, th	01			0↑			ns
Operating free-air temperature, TA	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	TEST CONDITIONS†			SN54LS605 SN54LS607			SN74LS605 SN74LS607			
<u> </u>					MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX		
v_{1H}	High-level input voltage				2			2			V	
VIL	Low-level input voltage						0.7			0.8	V	
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V	
Іон	High-level output current	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _{OH} = 5.5 V				250			250	μА	
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25 0.35	0.4 0.5	v	
11	Input current at	Vcc = MAX,	V ₁ = 7 V	А, В			0.1			0.1	mA	
"]	maximum input voltage	vcc - MAX,	V1 - 7 V	CLK, SELECT			0.1			0.1	mA	
ин	High-level input current	V _{CC} = MAX,	V _I = 2.7 V	A,B			20			20		
чн	riigii-level iiipat carrent	VCC - WAX,	V - 2.7 V	CLK, SELECT			20			20	μΑ	
1	Low-level input current	Voc = MAY	V ₁ = 0.4 V	A,B			-0.4			-0.4	^	
IIL.	Low-level input current	VCC - WAX,	V _{CC} = MAX, V ₁ = 0.4 V				-0.2			-0.2	mA	
Icc	Supply current	V _{CC} = MAX,	See Note 2			40	60		40	60	mA	



switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	FROM	TEST	TEST CONDITIONS		'LS605			'LS607		
TAHAMETEN	(INPUT)	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
^t PLH	Select A/B				28	40		51	70	
[†] PHL	(Data: A = H, B = L)				28	40		21	30	ns
^t PLH	Select A/B	C _L = 45 pF,	$R_L = 667 \Omega$,		39	60		28	40	
^t PHL	(Data: A = L, B = H)	See Note 3			25	40		28	40	ns
tPLH	Clock				27	40		30	45	
tPHL.	Olock				25	40		32	45	ns

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^\}ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTE 2: ICC is tested with all inputs grounded and all outputs open.

 $t_{PHL} \equiv propagation delay time, low-to-high-level output$

NOTE 3: Load circuits and voltage waveforms are shown on page 1-14.

TYPES SN54LS608, SN74LS608 MEMORY CYCLE CONTROLLERS


SN54LS608...J PACKAGE SN74LS608...J OR N PACKAGE

(TOP VIEW)

AUGUST 1979

(TIM99608)
Provides Correct Timing for Memory Cycles

- Read Cycle
- Write Cycle
- Read-Modify-Write Cycle
- RAS-Only Refresh Cycle
- Page or Normal Modes
- Stand-Alone Controller for CPU-to-Memory Interface
- Also Designed to be Part of a Three-Chip Set Consisting of 'LS600 thru 'LS603, 'LS604 thru 'LS607, and 'LS608
- RAS Output is 3-State to Share Bus With 'LS600 thru 'LS603
- Critical Times Are User RC-Programmable to Optimize System Performance



description

The 'LS608 memory cycle controller is designed to interface between a microprocessor and dynamic RAM memories. It contains six RS latches, five D-type flip-flops, and more than 50 miscellaneous gates on a single chip. The 'LS608 combines maximum flexibility and ease of programming via RC nodes to allow optimum memory cycle performance.

The 'LS608 can operate as a stand-alone interface but is also designed to be part of a three-chip memory controller set. The user must select one of the 'LS600 thru 'LS603 refresh controllers and one of the 'LS604 thru 'LS607 multiplexers to use along with the 'LS608 memory cycle controller for complete dynamic RAM control.

After the user has selected and attached RC networks to pins 1, 12, and 15, the 'LS608 will deliver proper RAS, CAS, and READ/WRITE output signals to execute one memory cycle as the start input is switched from low to high. The actual cycle executed will depend upon steady-state input conditions of the 'LS608 as indicated in the table below.

			INPUT CONDITIONS									
MEMORY CYCLE	MODE	P/N	R/W	RMW	RAS	CAS	START	REFRESH				
WEWORTCTCLE	WIODE	IN	IN	IN	ENABLE	HOLD	IN	IN				
					IN	IN						
READ		Н	Н	н	L	Н	↑	L				
WRITE	PAGE	н	L	н	L	н	†	L				
READ-MODIFY-WRITE		н	н	L	L	н	†	L				
READ		L	Н	н	L	Н	1	L				
WRITE	NORMAL	L	L	н	L.	н	↑	L				
READ-MODIFY-WRITE		L	н	L	L	н	↑	L				
REFRESH	REFRESH	×	×	х	L	Н	1	Н				
EXTERNAL REFRESH	NEFNESH	×	×	×	н	н	x	L				

H = High, L= Low, x = irrelevant, ↑ = low-to-high transition

PRODUCT PREVIEW

6-86

TYPES SN54LS608, SN74LS608 MEMORY CYCLE CONTROLLERS

PIN FUNCTION TABLE

PIN	PIN NAME	FUNCTIONAL DESCRIPTION				
1	RC PRECHARGE	User-programmable timing node* for precharge (CAS high and RAS high).				
2	P/Ñ IN	When high, enables page mode; when low, enables normal mode. The page mode read or write cycle holds RAS continuously low while CAS and column addresses are sequenced.				
3	R/W IN	When high, initiates a read cycle (holds R/W OUT high), When low, initiates a write cycle (holds R/W OUT low). Pin 4 must be high.				
4	RMW IN	When low, enables read-modify-write cycle. R/\overline{W} IN must be high at the start of the RMW cycle.				
5	R/₩ out	When high, indicates a read cycle is in progress. When low, indicates a write cycle is in progress. Normally ties to a \overline{W} memory input in a system.				
6	RAS ENABLE IN	When low, enables \overline{RAS} output. When high, \overline{RAS} is in the high-impedance or third state.				
7	RAS OUT	3-state row-address-strobe output controlled by RAS ENABLE IN. In the three-chip controller set, the RAS output of the 'LS608 ties to the RAS output of the refresh controller ('LS600 thru 'LS603).				
8	GND	Device and substrate ground.				
9	CAS OUT	Column-address-strobe output.				
10	CAS HOLD IN	When low, allows CAS to latch in low state. When high, latch is removed. Can be used to improve data retrieval during read cycle.				
11	MEMBSY and ROW/COLUMN OUT	In a system where the 'LS608 is a stand-alone controller, this output indicates a memory busy condition to the microprocessor. When the 'LS608 is used as a part of a three-chip controller set, this pin ties to the SELECT A/B input of the multiplexer ('LS604 thru 'LS607) in addition to indicating a memory busy condition to the microprocessor.				
12	RC RAH	User-programmable timing node* for row address hold time. (high level at MEMBSY and ROW/COLUMN OUT).				
13	START IN	When changed from low to high, initiates a memory cycle.				
14	REFRESH IN	When high, enables RAS-only refresh cycle.				
15	RC CAS LO	User-programmable timing node* for column-address-strobe low time.				
16	Vcc	5-volt power supply terminal.				

^{*}All timing nodes require a resistor to V_{CC} and a capacitor to ground. Programmed time is approximately 0.24 RC.

979

TYPES SN54LS610 THRU SN54LS613, SN74LS610 THRU SN74LS613 MEMORY MAPPERS

SN54LS' ... J PACKAGE

SN74LS' ... J OR N PACKAGE

AUGUST 1979


(TIM99610 THRU TIM99613)

- Expands 4 Address Lines to 12 Address Lines
- Designed for Paged Memory Mapping
- Output Latches Provided on 'LS610 and 'LS611
- Choice of 3-State or Open-Collector Map Outputs
- Compatible with TMS 9900 and Other Microprocessors

	OUTPUTS	MAP
DEVICE	LATCHED	OUTPUT TYPE
'LS610	Yes	3-State
'LS611	Yes	Open-Collector
'LS612	No	3-State
'LS613	No	Open-Collector

description

These memory-mapper integrated circuits contain a 4-line to 16-line decoder, a 16-word by 12-bit RAM, 16 channels of 2-line to 1-line multiplexers, and other miscellaneous circuitry on a monolithic chip. The 'LS610 and 'LS611 also contain 12 latches with an enable control.




*NOTE: Pin 28 has no internal connection on 'LS612 and 'LS613

The memory mappers are designed to expand a microprocessor's memory address capability by eight bits. The four most-significant bits of the memory address bus (see Figure 1) can be used to select one of 16 map registers that contain 12 bits each. These 12 bits are presented to the system memory address bus through the map output buffers along with the unused memory address bits from the CPU. However, addressable memory space without reloading the map registers is the same as would be available with the memory mapper left out. The addressable memory space is increased only by periodically reloading the map registers from the data bus.

This configuration lends itself to memory utilization of 16 pages of $2^{(n-4)}$ registers each without reloading (n = number of address bits available from CPU).

These devices have four modes of operation (read, write, map, and pass). Data may be read from or loaded into the map register selected by the register select inputs (RS0 thru RS3) under control of R/\overline{W} whenever chip select $\overline{(CS)}$ is low. The data I/O takes place on the data bus D0 thru D7. The map operation will output the contents of the map register selected by the map address inputs (MA0 thru MA3) when \overline{CS} is high and \overline{MM} (map mode control) is low. The 'LS612 and 'LS613 output stages are transparent in this mode, while the 'LS610 and 'LS611 outputs may be transparent or latched. When \overline{CS} and \overline{MM} are both high (pass mode), the address bits on MA0 thru MA3 appear as the most significant bits at the map outputs (assuming appropriate latch enable) with low levels in the other bit positions.




Copyright © 1979 by Texas Instruments Incorporated

discontinue this product without notice.

TYPES SN54LS610 THRU SN54LS613, SN74LS610 THRU SN74LS613 MEMORY MAPPERS

functional block diagram (positive logic)



PIN FUNCTION TABLE

PIN	PIN NAME	FUNCTIONAL DESCRIPTION
7–12,	D0 thru D11	I/O connections to data and control bus used for reading from and writing to the map register
29-34		selected by RS0-RS3 when CS is low. Mode controlled by R/W.
36, 38, 1, 3	RS0 thru RS3	Register select inputs for I/O operations.
6	R/W	Read or write control used in I/O operations to select the condition of the data bus. When high, the
	•	data bus outputs are active for reading the map register. When low, the data bus is used to write into
		the register.
5	STROBE	Strobe input used to enter data into the selected map register during I/O operations.
4	CS	Chip select input. A low input level selects the memory mapper (assuming more than one used) for
		an I/O operation.
35, 37, 39, 2	MA0 thru MA3	Map address inputs to select one of 16 map registers when in map mode (MM low and CS high).
14-19,	MO0 thru MO11	Map outputs. Present the map register contents to the system memory address bus in the map mode.
22-27		In the pass mode, these outputs provide the map address data on MO8-MO11 and low levels on
		MO0-MO7.
13	MM	Map mode input. When low, 12 bits of data are transferred from the selected map register to the map
		outputs. When high (pass mode), the 4 bits present on the map address inputs are passed to the map
		outputs.
21	ME	Map enable for the map outputs. A low level allows the outputs to be active while a high input level
		puts the outputs at high impedance.
28	С	Latch enable input for the 'LS610 and 'LS611 (no internal connection for 'LS612 and 'LS613). A
		high level will transparently pass data to the map outputs. A low level will latch the outputs.
40, 20	V _{CC} , GND	5-V power supply and network ground (substrate) pins.





TYPES SN54LS620 THRU SN54LS623, SN74LS620 THRU SN74LS623 OCTAL BUS TRANSCEIVERS

BULLETIN NO. DL-S 12708, AUGUST 1979

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Local Bus-Latch Capability
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

DEVICE	OUTPUT	LOGIC
'LS620	3-State	Inverting
'LS621	Open-Collector	True
'LS622	Open-Collector	Inverting
'LS623	3-State	True

description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs ($\overline{G}BA$ and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 'LS620 thru 'LS623 the capability to store data by simultaneous enabling of $\overline{G}BA$ and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the 'LS621 and 'LS623 devices or complementary for the 'LS620 and 'LS622.

SN54LS'...JPACKAGE SN74LS'...JORNPACKAGE (TOP VIEW)





FUNCTION TABLE

ENABLE	INPUTS	OPERATION			
ĞВА	GAB	'LS620, 'LS622	'LS621, 'LS623		
L	L	B data to A bus	B data to A bus		
Н	Н	A data to B bus	A data to B bus		
Н	L	Isolation	Isolation		
•		B data to A bus,	B data to A bus,		
L	H 	A data to B bus	A data to B bus		

H = high level, L = low level, X = irrelevant


absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	 	 	7 V
Input voltage	 	 	7 V
Off-state output voltage			
Operating free-air temperature range:			
Storage temperature range	 	 	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

Copyright © 1979 by Texas Instruments Incorporated


TYPES SN54LS620 THRU SN54LS623, SN74LS620 THRU SN74LS623 OCTAL BUS TRANSCEIVERS




[†]These symbols are in accordance with IEEE Std 91/ANSI Y32.14 and current discussions in IEC and IEEE.

functional block diagrams (positive logic)


¼ 'LS620, ¼ 'LS622



1/4 'LS621, 1/4 'LS623



schematics of inputs and outputs



TYPES SN54LS620, SN54LS623, SN74LS620, SN74LS623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

PARAMETER		N54LS6 N54LS6		SI	UNIT		
		NOM	MAX	MIN	NOM	MAX	<u> </u>
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-12			-15	mA
Low-level output current, IOL	l		12			24	mA
Operating free-air temperature, TA	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CON	SN54LS620 SN54LS623			SI SI	UNIT			
							MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.5			0.6	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
	Hysteresis (V _{T+} - V _T _) A or	B input	V _{CC} = MIN		0.1	0.4		0.2	0.4		V
VOH	High-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		v
VOH	nigh-level output voltage		V _{IL} = V _{IL} max	I _{OH} = MAX	2			2			
V 0.	OL Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL			VIL = VIL max	I _{OL} = 24 mA					0.35	0.5	
lozh	Off-state output current,		V _{CC} = MAX,	G at 2 V,			20			20	μA
	high-level voltage applied		V ₀ = 2.7 V	C -+ 2 \				 			├ ──
IOZL	Off-state output current, low-level voltage applied		V _{CC} = MAX, V _O = 0.4 V	Gat 2 V,			-400			-400	μA
	Input current at	A or B		V ₁ = 5.5 V			0.1			0.1	
լ Կ	maximum input voltage	GBA or GAB	V _{CC} = MAX,	V _I = 7 V			0.1			0.1	mA
1IH	High-level input current	evel input current		V ₁ = 2.7 V			20			20	μΑ
JIL.	Low-level input current		V _{CC} = MAX,	V _J = 0.4 V			-400			-400	μĀ
los	Short-circuit output current¶		V _{CC} = MAX		-40		-225	-40		-225	mA
		Outputs high				48	70		48	70	
1cc	Total supply current	Outputs low	V _{CC} = MAX,	Outputs open		62	90		62	90	mA
		Outputs at Hi-Z	1			64	95		64	95	

[†]For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.

switching characteristics at VCC = 5 V, TA = 25°C

	PARAMETER	FROM	TO	TEST CONDITIONS	'LS620				UNIT			
		(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	TYP	MAX	1	
	Propagation delay time,	Α	В			6	10		8	15		
tPLH	low-to-high-level output	В	Α	C: = 45 × 5		6	10		. 8	15	ns	
*	Propagation delay time,	Α	В	C _L = 45 pF,		8	15		11	15		
tPHL	high-to-low-level output	В	Α	D - 607.0		8	15		11	15	ns	
	Output enable time to low level	GBA	Α	$R_L = 667 \Omega$,		31	40		31	40		
^t PZL		GAB	В	C N 0		31	40		31	40	ns	
	Outnut analyte sizes to bish level	GBA	Α	See Note 2		23	40		26	40		
^t PZH	Output enable time to high level	GAB	В	'		23	40		26	40	ns	
•	Output disable time from low level GBA	GBA	GBA	BA A	0 - 5 - 5		15	25		15	25	
^t PLZ		GAB	В	C _L = 5 pF,		15	25		15	25	ns	
	Output disable time from high level	ĞВА	Α	$R_L = 667 \Omega$,		15	25		15	25		
tPHZ		GAB	В	See Note 2		15	25		15	25	ns	

NOTE 2: For load circuits and voltage waveforms, see page 1-15.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[¶] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

TYPES SN54LS621, SN54LS622, SN74LS621, SN74LS622 OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

PARAMETER	ļ	SN54LS621 SN54LS622					UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			12			24	mA
Operating free-air temperature, TA	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		SN54LS621 SN54LS622			SN74LS621 SN74LS622			UNIT	
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.5			0.6	V
v_{IK}	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
	Hysteresis (V _{T+} - V _{T-}) A c	r B input	V _{CC} = MIN		0.1	0.4		0.2	0.4		V
ЮН	High-level output current		V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _{OH} = 5.5 V			100			100	μА
Vol	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v
			VIL = VIL max	I _{OL} = 24 mA					0.35	0.5	
lj	Input current at maximum input voltage		V _{CC} = MAX,	V _I = 7 V			0.1			0.1	mA
ЧН	High-level input current		V _{CC} = MAX,	V ₁ = 2.7 V			20			20	μА
IIL	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V			-400			-400	μΑ
lcc	Total supply current Outp	Outputs high	\/NAA\/	Outputs open		48	70		48	70	mA
-00	Outputs low		V _{CC} = MAX,	Cutputs open		62	90		62	90	

 $^{^\}dagger$ For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions. \ddagger AII typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics at VCC = 5 V, TA = 25°C

PARAMETER		FROM	TO	TEST CONDITIONS	'LS621			'LS622			UNIT
		(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	TYP	MAX	1 i
tout	Propagation delay time,	Α	В			17	25		19	25	
tPLH	low-to-high-level output	В	Α	0 45 -5		17	25		19	25	ns
	Propagation delay time,	А	В	C _L = 45 pF,		16	25		14	25	
tPHL.	high-to-low-level output	В	Α			16	25		14	25	ns
	Output disable time	ĞВА	Α	$R_L = 667 \Omega$,		23	40		26	40	
^t PLH	from low level	GAB	В			25	40		28	40	ns
4	Output disable time	ĞВА	Α	See Note 2		34	50		43	60	
^t PHL	from high level	GAB	В			37	50		39	60	ns

NOTE 2: For load circuits and voltage waveforms, see page 1-15.

6 - 94

TYPES SN54LS630,SN54LS631,SN74LS630,SN74LS631 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

(TIM99630, TIM99631)

- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors

Fast Processing Times:

Write Cycle: Generates Checkword in

35 ns Typical

Read Cycle: Flags Errors in 40 ns Typical


- Power Dissipation 600 mW Typical
- Choice of Output Configurations:

'LS630 . . . 3-State

'LS631 . . . Open-Collector

description

The 'LS630 and 'LS631 devices are 16-bit parallel error detection and correction circuits (EDACs) in 28-pin, 600-mil packages. They use a modified Hamming code to generate a 6-bit checkword from a 16-bit data word. This checkword is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.



SN54LS'...J PACKAGE

SN74LS' ... J OR N PACKAGE

(TOP VIEW)

Single-bit errors in the 16-bit data word are flagged and corrected.

Single-bit errors in the 6-bit checkword are flagged, and the CPU sends the EDAC through the correction cycle even though the 16-bit word is not in error. The correction cycle will simply pass along the original 16-bit word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These dual errors may occur in any two bits of the 22-bit word from memory (two errors in the 16-bit data word, two errors in the 6-bit checkword, or one error in each word).

The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 22-bit word are beyond the capabilities of these devices to detect.

CONTROL FUNCTION TABLE


Memory	Cor	trol	50405	2	01-1-110	Erro	r Flags
Cycle	S1	SO	EDAC Function	Data I/O	Checkword I/O	SEF	DEF
WRITE	L	L.	Generate Checkword	Input Data	Output Checkword	L	L
READ	L	Н	Read Data & Checkword	Input Data	Input Checkword	L	L
READ	Н	Н	Latch & Flag Errors	Latch Data	Latch Checkword	Ena	bled
READ	Н		Correct Data Word &	0	O see a Consideranta Bisa	F	abled
READ		L	Generate Syndrome Bits	Output Corrected Data	Output Syndrome Bits	Ena	abled

Copyright © 1979 by Texas Instruments Incorporated

879

TYPES SN54LS630,SN54LS631,SN74LS630,SN74LS631 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

functional block diagram



ERROR FUNCTION TABLE

Total N	umber of Errors	Erro	Flags	Data Correction
16-Bit Data	6-Bit Checkword	SEF	DEF	Data Correction
0			L	Not Applicable
1	0	н	L	Correction
0	1	н	L	Correction
1	1	н	н	Interrupt
2	0] н	н	Interrupt
0	2	1 н	н	Interrupt

In order to be able to determine whether the data from the memory is acceptable to use as presented to the bus, the EDAC must be strobed to enable the error flags and the flags will have to be tested for the zero condition.

The first case in the error function table represents the normal, no-error condition. The CPU sees lows on both flags. The next two cases of single-bit errors require data correction. Although the EDAC can discern the single checkbit error and ignore it, the error flags are identical to the single error in the 16-bit data word. The CPU will ask for data correction in both cases. An interrupt condition to the CPU results in each of the last three cases, where dual errors occur.

error detection and correction details

During a memory write cycle, six check bits (CB0-CB5) are generated by eight-input parity generators using the data bits as defined below. During a memory read cycle, the 6-bit checkword is retrieved along with the actual data.

879

TYPES SN54LS630,SN54LS631,SN74LS630,SN74LS631 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

CHECKWORD	İ						16-	31T C	ATA	WO	RD					
ВІТ	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB0	×	×		×	×				×	х	×			×		
CB1	×		×	×		×	×		×			×			×	
CB2		×	×		×	×		×		x			×			×
CB3	×	x	×				×	×			x	x	×			
CB4	1			×	×	×	×	×						×	×	×
CB5									×	x	×	×	x	x	x	×

The six check bits are parity bits derived from the matrix of data bits as indicated by "x" for each bit.

Error detection is accomplished as the 6-bit checkword and the 16-bit data word from memory are applied to internal parity generators/checkers. If the parity of all six groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be low. (It should be noted that the sense of two of the check bits, bits CBO and CB1, is inverted to ensure that the gross-error condition of all lows and all highs is detected.)

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single error in the 16-bit data word will change the sense of exactly three bits of the 6-bit checkword. Any single error in the 6-bit checkword changes the sense of only that one bit. In either case, the single error flag will be set high while the dual error flag will remain low.

Any two-bit error will change the sense of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set high when any two-bit error is detected.

Three or more simultaneous bit errors can fool the EDAC into believing that no error, a correctable error, or an uncorrectable error has occurred and produce erroneous results in all three cases.

Error correction is accomplished by identifying the bad bit and inverting it. Identification of the erroneous bit is achieved by comparing the 16-bit data word and 6-bit checkword from memory with the new checkword with one (checkword error) or three (data word error) inverted bits,

As the corrected word is made available on the data word I/O port, the checkword I/O port presents a 6-bit syndrome error code. This syndrome code can be used to identify the bad memory chip.

ERROR SYNDROME TABLE

	r					
	ĺ	_		ERROR C		
ERROR LOCATION	CB0	CB1	CB2	CB3	CB4	CB5
DB0	L	L	Н	L	Н	Н
DB1	L	Н	L	L	Н	Н
DB2	Н	L	L	L	Н	Н
DB3	L	L	Н	Н	L	Н
DB4	L	н	L	н	L	Н
DB5	Н	L	L	Н	L	Н
DB6	Н	L	н	L	L	H
DB7	н	н	L	L	L	Н
DB8	L	L	Н	н	Н	L
DB9	L	Н	L	н	Н	L
DB10	L	н	н	L	н	L
DB11	Н	L	н	L	н	L
DB12	н	н	L	L	Н	L
DB13	L	н	Н	H	L	L
DB14	н	L	н	н	L.	L
DB15	н	Н	L	н	L	L
СВО	L	Н	Н	Н	н	Н
CB1	н	L	Н	н	Н	Н
CB2	н	н	L	Н	Н	н
СВЗ	н	н	Н	L	н	Н
CB4	н	н	Н	Н	L	н
CB5	н	Н	н	н	Н	L
NO ERROR	Н	н	Н	н	н	Н

TYPES SN54LS630,SN54LS631,SN74LS630,SN74LS631 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

applications

It is possible to design the error detection and correction function using a single EDAC. Even though most semiconductor memories have separate inputs and outputs, the EDAC's data and checkbit pins are I/O combinations. But wired-AND logic becomes mandatory, and a fairly complex system timing is required for both bus logic and controlling the EDAC. This scheme becomes difficult to implement both in terms of board layout and timing. System performance is also adversely affected. See Figure 1.




FIGURE 1-ERROR DETECTION AND CORRECTION USING A SINGLE EDAC UNIT

Optimized systems can be implemented using two EDACs in parallel. One of the units is used strictly as an encoder during the memory write cycle. Both controls S0 and S1 are grounded. This encoder chip will generate the 6-bit checkword for memory storage along with the 16-bit data.

The second of the two EDACs will be used as a decoder during the memory read cycle. This decoder chip does require timing pulses for proper operation. Control SO is set low and S1 high as the memory read cycle begins. After the memory output data is valid, the control SO input is moved from the low to a high. This low-to-high transition latches the 22-bit word from memory into internal registers of this second EDAC and enables the two error flags. If no error occurs, the CPU can accept the 16-bit word directly from memory. If a single error has occurred, the CPU must move the control S1 input from the high to a low to output corrected data and the error syndrome bits. Any dual error should be an interrupt condition.

In most applications, status registers will be used to keep tabs on error flags and error syndrome bits. If repeated patterns of error flags and syndrome bits occur, the CPU will be able to recognize these symptoms as a "hard" error. The syndrome bits can be used to pinpoint the faulty memory chip. See Figure 2.




FIGURE 2-ERROR DETECTION AND CORRECTION USING TWO EDAC UNITS

BULLETIN NO. DL-S 12674, APRIL 1979

- SN74LS64X-1 Versions Rated at I_{OL} of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (\overline{G}) can be used to disable the device so that the buses are effectively isolated.

DEVICE	OUTPUT	LOGIC
'LS640	3-State	Inverting
'LS641	Open-Collector	True
'LS642	Open-Collector	Inverting
'LS643	3-State	True and inverting
'LS644	Open-Collector	True and inverting
'LS645	3-State	True

FUNCTION TABLE

CON	TROL		OPERATION	
IN	INPUTS 'LS640 G DIR 'LS642		'LS641	'LS643
G	DIR	'LS642	'LS645	'LS644
L	L	B data to A bus	B data to A bus	B data to A bus
L	н	A data to B bus	A data to B bus	A data to B bus
Н	х	Isolation	Isolation	Isolation


H = high level, L = low level, X = irrelevant

absolute maximum ratings


79

Same as SN54LS245 and SN74LS245 maximum ratings on page 6-13.


SN54LS640, SN54LS642...J PACKAGE SN74LS640, SN74LS642...J OR N PACKAGE (TOP VIEW)



SN54LS641, SN54LS645...J PACKAGE SN74LS641, SN74LS645...J OR N PACKAGE (TOP VIEW)



SN54LS643, SN54LS644...J PACKAGE SN74LS643, SN74LS644...J OR N PACKAGE (TOP VIEW)



Copyright © 1979 by Texas Instruments Incorporated

Texas Instruments

recommended operating conditions

	PARAMETER	SN	154LS64 154LS64 154LS64	3	s	N74LS64 N74LS64 N74LS64	43	SN	174LS64 174LS64 174LS64	3–1	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	1 !
St	upply voltage, VCC (see Note 1)	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
H	igh-level output current, IOH			-12			-15			-15	mA
L	ow-level output current, IOL			12			24			48	mA
0	perating free-air temperature, TA	-55		125	0		70	0		70	°C

NOTE 1: Voltage values are with respect to the network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS [†]			N54LS64 N54LS64 N54LS64	3	٠s	N74LS6 N74LS64 N74LS64	43	SN	0—1 3—1 5—1	UNIT	
					MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage				2			2			2			V
VIL	Low-level input voltage						0.5			0,6			0.6	V
VIK	Input clamp voltage		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$			-1.5			-1.5			-1.5	V
	Hysteresis ($V_{T+} - V_{T-}$) A or	B input	VCC = MIN		0.1	0.4		0.2	0.4		0.2	0.4		V
VoH	High-level output voltage		V _{CC} ≈ MIN, V _{IH} = 2 V,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		2.4	3.4		\ \ \
0			VIL = VIL max	I _{OH} = MAX	2			2			2			1
			VCC = MIN,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage		V _{IH} = 2 V,	IOL = 24 mA	\vdash				0.35	0.5		0.35	0.5	V
			VIL = VIL max	I _{OL} = 48 mA								0.4	0.5	1
	Off-state output current,	-	VCC = MAX,	G at 2 V,	1									
lozh	high-level voltage applied		V _O = 2.7 V		1		20			20			20	μА
1	Off-state output current,		VCC = MAX,	G at 2 V,			400			-400			-400	μА
OZL	low-level voltage applied		V _O = 0.4 V		1		400			-400			-400	μΑ.
1.	Input current at	A or B	\/ MAY	V _I = 5.5 V			0.1			0.1			0.1	mA
11	maximum input voltage	DIR or G	V _{CC} = MAX	V _I = 7 V			0,1			0.1			0.1	, mA
ļіН	High-level input current		VCC = MAX,	V _{IH} = 2.7 V			20			20			20	μΑ
IIL	Low-level input current		VCC = MAX,	V _{IL} = 0.4 V			-400			-400			-400	μΑ
los	Short-circuit output current ¶		VCC = MAX		-40		-225	-40		-225	-40		-225	mA
		Outputs high				48	70		48	70		48	70	
Icc	Total supply current	Outputs low	V _{CC} = MAX,	Outputs open		62	90		62	90		62	90	mA
		Outputs at Hi-Z				64	95		64	95		64	95]

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25° C.

[¶]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics at VCC = 5 V, TA = 25°C

PARAMETER	FROM	то	TEST CONDITIONS	'LS6	40, 'LS	640-1	'LS64	3, 'LS6	43-1	'LS6	45, 'LS	645-1	UNIT
FARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	DIVIT
Propagation delay time,	Α	В			6	10		6	10		8	15	
tPLH low-to-high-level output	В	Α	C 45 pF		6	10		8	15		8	15	ns
Propagation delay time,	A	В	C _L = 45 pF,		8	15		9	15		11	15	
tPHL high-to-low-level output	В	Α	D 007.0		8	15		11	15		11	15	ns
A Communication to be a local	G, DIR	Α	R _L = 667 Ω,		31	40		32	45		31	40	
tpZL Output enable time to low level	G, DIR	В	0 11 0		31	40		32	45		31	40	ns
A Communication of high land	G, DIR	Α	See Note 2	L.	23	40		27	40		26	40	
tpZH Output enable time to high level	G, DIR	В			23	40		23	40		26	40	ns
An an Output disable time from In Visual	G, DIR	Α	C F - F		15	25		15	25		15	25	
tpLZ Output disable time from low level	Ğ, DIR	В	CL = 5 pF,		15	25		15	25		15	25	ns
6 Output disable time from high level	G, DIR	Α	R _L = 667 Ω,		15	25		15	25		15	25	
tpHZ Output disable time from high level	G, DIR	В	See Note 2		15	25		15	25		15	25	ns


0CTAL

BUS

TRANSC


NOTE 2: For load circuits and voltage waveforms, see page 1-15.

schematics of inputs and outputs



TYPES SN54LS640, SN54LS643, SN54LS645, SN74LS640, SN74LS643, SN74LS645 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

TYPICAL CHARACTERISTICS



SN54LS'
NONINVERTING OUTPUT VOLTAGE




FIGURE 3

INVERTING OUTPUT VOLTAGE

vs
INPUT VOLTAGE

TA = 70°C
TA = 25°C
TA = 0°C

TA = 0°C

SN74LS'

V_I-Input Voltage-V
FIGURE 2

1

0

0.5

1.5

SN74LS' NONINVERTING OUTPUT VOLTAGE




FIGURE 4

TEXAS INSTRUMENTS

recommended operating conditions

PARAMETER		N54LS64 N54LS64 N54LS64	42	s	N74LS6 N74LS6 N74LS6	42	12 12 12	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5,25	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5			5.5	V
Low-level output current, IOL			12	Ī		24			48	mA
Operating free-air temperature, TA	-55		125	0		70	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST COM	NDITIONS [†]	9	N54LS6 N54LS6 N54LS6	42 44	SN74LS641 SN74LS642 SN74LS644			12 12	11–1 12–1 14–1	UNIT	
					MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage				2			2			2			
VIL	Low-level input voltage				<u> </u>		0.5			0.6			0.6	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _L = -18 mA			-1.5			-1.5			1.5	V
	Hysteresis (VT+ - VT-	A or B input	V _{CC} = MIN		0.1	0.4		0.2	0.4		0.2	0.4		V
юн	High-level output curren	t	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _{OH} = 5.5 V			100			100			100	μА
			V _{CC} = MIN,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		0.25	0.4	
v_{OL}	Low-level output voltage	•	V _{IH} = 2 V,	I _{OL} = 24 mA					0.35	0.5		0.35	0.5	7 v
			VIL = VIL max	1 _{OL} = 48 mA								0.4	0.5	7
l ₁	Input current at maximum input voltage		V _{CC} = MAX,	V _I = 7 V			0.1			0.1			0.1	mA
1 _{IH}	High-level input current		V _{CC} = MAX,	V _I = 2.7 V			20			20			20	μА
IIL	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V			-400			-400			-400	μΑ
		Outputs high				48	70		48	70		48	70	
Icc	Total Supply Current	Outputs low	V _{CC} = MAX,	Outputs open		62	90		62	90		62	90	mA
		Outputs at Hi-Z				64	95		64	95		64	95	7


[†]For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions. [‡]All Typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	DADAMETER	FROM	то	TEST SOMETIONS	'LS6	41, 'LS	641-1	'LS64	12, 'LSE	642-1	'LS6	44, 'LS	644-1	UNIT
	PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	OMIT
	Propagation delay time,	Α	В			17	25		19	25		17	25	
tPLH	low-to-high-level output	В	,A	C: -45 -5		17	25		19	25		19	25	ns
	Propagation delay time,	A	В	$C_L = 45 pF$,		16	25		14	25		14	25	
^t PHL	high-to-low-level output	В	Α	D = 007.0		16	25		14	25		16	25	ns
	Output disable time	G, DIR	Α	R _L ≃ 667 Ω,		23	40		26	40		26	40	
tPLH	from low level	Ğ, DIR	В	Con Novo O		25	40		28	40		25	40	ns
	Output disable time	G, DIR	A	See Note 2		34	50		43	60		43	60	
^t PHL	from high level	G, DIR	В	•		37	50		39	60		37	50	ns

NOTE 2: For load circuits and voltage waveforms, see page 1-15.

schematics of inputs and outputs



OPEN-COLLECTOR OUTPUTS

TTL TYPES SN545740, SN545741, SN545744, SN745740, SN745741, SN745744 MSI OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 12711, JUNE 1979 - REVISED AUGUST 1979

	ГОН	lOL				
	Typical	Typical		Typical	Typical	Typical
	(Source	(Sink		Propagation	Enable	Disable
	Current)	Current)		Delay Times	Times	Times
SN54S'	-12 mA	48 mA	' \$740	4 ns	10 ns	6 ns
			' \$741	6 ns	10 ns	11 ns
SN74S'	-15 mA	64 mA	5 744	6 ns	10 ns	10 ns

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Typical Input and Output Capacitances
 ≤ 10 pF

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical $\overline{\bf G}$ (active-low output control) inputs, and complementary $\bf G$ and $\overline{\bf G}$ inputs. These devices feature high fan-out, improved fan-in, and less than 10-picofarad capacitance at inputs and outputs.

'S740 FUNCTION TABLE

1G	2G	1Y OUTPUTS	2Y OUTPUTS
Н	Н	Z	Z
н	L	Z	Enabled (Inverting)
L	н	Enabled (Inverting)	z
L	L	Enabled (Inverting)	Enabled (Inverting)

'S741 FUNCTION TABLE


	٠.		
1G	2G	1Y OUTPUTS	2Y OUTPUTS
Н	Н	Z	Enabled
н	L	z	z
L	н	Enabled	Enabled
L	L	Enabled	Z

'S744 FUNCTION TABLE


1G	2G	1Y OUTPUTS	2Y OUTPUTS
Н	Н	Z	. Z
н	L	z	Enabled
L	н	Enabled	Z
L	L	Enabled	Enabled

Z = high impedance (output off)


SN54S740 ... J PACKAGE SN74S740 ... J OR N PACKAGE (TOP VIEW)



SN54S741 ... J PACKAGE SN74S741 ... J OR N PACKAGE (TOP VIEW)




SN54S744 ... J PACKAGE SN54S744 ... J OR N PACKAGE (TOP VIEW)



Copyright © 1979 by Texas Instruments Incorporated

TYPES SN54S740, SN54S741, SN54S744, SN74S740, SN74S741, SN74S744 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .				 7 V
Input voltage				 5.5 V
Off-state output voltage				
Operating free-air temperature range:	SN54LS'	٠		 –55°C to 125°C
Storage temperature range			<i></i>	 –65°C to 150°C

recommended operating conditions

PARAMETER	SN54S'			SN74S'			UNIT
FAHAMETEN		NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-12			-15	mA
Low-level output current, IOL			48			64	mA
Operating free-air temperature, TA	55		125	0		70	°c

NOTE 1: Voltage values are with respect to network ground terminal.

TYPES SN54S740, SN54S741, SN54S744, SN74S740, SN74S741, SN74S744 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

{	DADAMETED		TEST CON	IDITIONS†		'S740		'S	741, 'S	44	UNIT
	PARAMETER		TEST CON	IDITIONS .	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input voltage	High-level input voltage			2			2			V
VIL	Low-level input voltage						8.0			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.2			-1.2	V
			V _{CC} = MIN,	V _{IH} = 2 V,	2.4			2.4			
			V _{IL} = 0.8 V,	$I_{OH} = -1 \text{ mA}$	2.4			2.4			
VOH	High-level output voltage		V _{CC} = MIN,		2,4	3.4		2.4	3,4	1	v
VOH	riigii-level output voitage		V _{IL} = 0.8 V,	$I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	5,4		
]			V _{CC} = MIN,	V _{IH} = 2 V,	2.4			2,4			1
			V _{IL} = 0.8 V,	IOH = MAX	2.4			2,4		ł	
V	V _{OL} Low-level output voltage		V _{CC} = MIN,	V _{IH} = 2 V,			0.55			0.55	V
VOL			V _{IL} = 0.8 V,	IOL = MAX)	0.55		1			,
lozu	Off-state output current,		V _{CC} = MAX,	Vo = 2.4 V			50			50	
lozh	high-level voltage applied		V _{IH} = 2 V,	VO - 2.4 V	ļ		50			50	μА
	Off-state output current,			VO = 0.5 V						 50	μΑ
lozL	low-level voltage applied	tage applied V _{IL} = 0.8 V		VO = 0.5 V	Ì		-50			-50	
	Input current at maximus	n	V MAY	V - 5 5 V						1	^
11	input voltage		V _{CC} = MAX,	V = 5.5 V	1		1	ļ		'	mA
ЧН	High-level input current,	any input	V _{CC} = MAX,	V ₁ = 2.7 V	[50			50	μΑ
1	Low-level input current	Any A	V _{CC} = MAX,	V 0 F V			-250			-250	μΑ
11L	Low-level input current	Any G or G	ACC - MAY	V - 0.5 V			-250			-250	μΑ
los	Short-circuit output curre	ent [©]	V _{CC} = MAX		-50		-225	-50		-225	mA
		Outputs high		SN54S'		25	60		60	90	
i		Outputs high		SN74S'		23	60		55	90	
	Supply supply	Outputs low	V _{CC} = MAX,	SN54S'		100	145		118	160	A
¹cc	Supply current	Catputs low	Outputs open	SN74S'		97	140		111	155	mA
}		Outputs		SN54S'		69	110		72	110	
		disabled		SN74S'		64	100		68	100	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characterisitics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

PARAMETER	TEST CONDITIONS			' \$740		' \$741			' \$744			
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH				4	7		6	9		6	9	ns
^t PHL.	$C_L = 50 pF$,	$R_L = 90 \Omega$,		4	7		5	8		5	8	ns
tPZL	See Note 2			10	15		10	16		10	15	ns
^t PZH				7	11		8	13		7	11	ns
^t PLZ	C _L = 5 pF,	$R_L = 90 \Omega$,		6	11		11	18		10	1,6	ns
t _{PHZ}	See Note 2			3	6		5	9		3	6	ns

NOTE 2: Load circuit and voltage waveforms are shown on page 1-14.

 $tp_{LH} \equiv Propagation delay time, low-to-high-level input <math>tp_{HL} \equiv Propagation delay time, high-to-low-level input$

tpZL ≡ Output enable time to low level

 $t_{PZH} \equiv Output$ enable time to high level

879

tpLZ = Output disable time from low level

tPHZ


Output disable time from high level

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

TYPES SN54S740, SN54S741, SN54S744, SN74S740, SN74S741, SN74S744 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


TYPICAL APPLICATION DATA



'\$740 USED AS SYSTEM AND/OR MEMORY BUS DRIVER-4 BIT ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD



INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS
IN A SINGLE PACKAGE



PARTY-LINE BUS SYSTEM WITH MULTIPLE INPUTS, OUTPUTS, AND RECEIVERS External resistance between any input and ground or V_{CC} must not exceed 40 $k\Omega$.

7

SBP 9708 Parallel-Byte Multiplier



SBP 9708 8-BIT-BY-8-BIT PARALLEL BYTE MULTIPLIER

FEATURES

- Signed or Unsigned 8-Bit Multiplier Produces 16-Bit Product
- On-Chip Latches Simplify System Design
- Transparent or Latched (Pipelined) Operating Modes
- Bus Compatible With Popular 8-Bit Microprocessors
- Supports Systems With Bus Data Rates Up to 4 MHz
- Standard 16-Pin Packaging Maximizes Boards Density
- Compatible With TTL and Low-Threshold MOS
- Choice of Ambient Temperature Performance Ranges:

SBP 9708M . . . -55°C to 125°C SBP 9708E . . . -40°C to 85°C SBP 9708C . . . 0°C to 70°C

DESCRIPTION

This 8-bit by 8-bit I²L parallel multiplier provides a 16-bit signed or unsigned product resulting from two signed 2's complement or unsigned 8-bit bytes. Designed specifically to achieve the cost-effectiveness needed for microprocessor based systems, the SBP 9708 combines the static logic of I²L with a pin-efficient organization to make available a low-cost byte-oriented peripheral multiplier that can improve CPU throughput rates and reduce software overhead significantly over iterative algorithms.

Sequential byte-parallel operations can be performed in either a transparent or latched (pipelined) multiply mode. In the transparent mode, the multiplier/multiplicand latches accept the two operators, the 16-bit product bypasses the output latches and is available in two of the multiplier array bytes directly from the 8-bit 4-to-1 multiplexer. This mode is best-suited when the need is for fast, isolated multiply occurrences. In the latched mode, during the first write cycle, the multiplier latch accepts new data and the previous array result is strobed into the two product latches. On the next write cycle, the multiplicand is latched. In this mode, designed for multiply-intensive systems, pipelining allows sequential multiplication operations carried out at a rate 50% faster than in the transparent mode.

In addition to single line controls for operating mode (MODE) and sign-bit handling (S/\overline{U}), active-low chip-select (\overline{CS}) and read-write (R/\overline{W}) inputs are configured to make the multiplier addressable from hardware and software as either a memory-mapped, or an I/O-mapped peripheral. Sequential parallel byte loading (write) and result output (reading) are steered to or from the storage latches by a single most-significant byte/least-significant byte (M/\overline{L}) control input.


All versions are TTL and low-threshold MOS compatible. Output pullup resistors are provided on chip to minimize external components.


CONTROL FUNCTION TABLE

MODE		11	NPUT		FUNCTION
MODE	ĊS	R/W	M/L	MODE	FUNCTION
	н	×	×	×	I/O Disabled
	L	L	L	н	Load Multiplier Latch
Transparent Multiply	L	L	н	н	Load Multiplicand Latch
Multiply	L	н	L	н	Read LSB Product From Adder Array
	L	н	н	н	Read MSB Product From Adder Array
	L	L	Ļ	L	Load Multiplier, Latch, Strobe Adder Array Data into Product Latches
Latched Multiply	L	L	н	L	Load Multiplicand Latch
	L	н	L	L	Read LSB Product Latch
	L	Н	н	L	Read MSB Product Latch

SIGN-BIT SELECTION FUNCTION TABLE

s/Ū	I/O SIGNIFICANCE
_ L	Unsigned Byte Multiply
н	Signed Byte Multiply





PIN DESCRIPTION

SIGNATURE	PIN	DESCRIPTION
Vcc	16	Provides +5 V connection to resistive pullups on outputs and voltage dividers on inputs.
GND	8	Ground
* СИ	5	Injector current input
D0-D7	7, 9 thru 15	Data input/output port
ĊŚ, R∕W	2,4	Chip select low causes product latch data to be transferred onto the external data bus if read-write is high or causes multiplier/multiplicand data to be input to one of the input latches from the external bus if R/W is low. Chip select high causes D0-D7 to be at a logic high level.
M/L	3	Most/Least byte select determines which multiplier latch is loaded on input, which byte of the product is read on output. Byte 1 latch and LSB product latch are accessed on M/\overline{L} low.
MODE	6	MODE high causes adder array outputs to be passed directly to the 2 to 1 multiplexer. MODE low causes adder array outputs to be strobed into the product latches as the multiplier latch is loaded. Previous product data is then available after new multipliers are loaded. The multiplier latch must be loaded first.
s/Ū	1	Signed multiply when high, unsigned multiply when low.

^{*}Nominal current may be supplied by connection of a 24 $\,\Omega\pm5\%$ (2 watt) resistor from VCC to INJ input.

SBP 9708

recommended operating conditions

		PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage,	Supply voltage, V _{CC}					V
Injector current,	INJ		155	165	175	mA
High-level outpu	t voltage, V _{OH}				5.5	V
Low-level outpu	t current, IOL (SBP 970	BC only*)			8	mA
Width of load pu	ilse (chip select low), t _N	CS)	100			ns
	M/L before load pulse, t _{su}					
Setup time	Data before end of lo	60↑			ns	
	R/W before load puls	40↓]	
	M/L after load pulse,	h (ML)	01			
Hold time	Data after load pulse, th(da)					ns
	R/W after chip select	th(WR)	01			}
		SBP 9708M	-55		125	
Operating free-ai	r temperature, T _A	SBP 9708E	-40		85	°c
		SBP 9708C	0		70	1

Values for SBP 9708M and SBP 9708E will be announced at a later date.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS†			MIN	TYP ‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	l _I = −12 mA				-1.5	V
Vон	High-level output voltage	V _{CC} = MIN,	V _{IH} = 2.4 V, No Load	V _{IL} = 0.8V,	2.5	3.5		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V,	V _{IH} = 2 V, I _{OL} = 8 mA	I _{INJ} = 130 mA,			0.5	V
los	Short-circuit output current	V _{CC} = 5.5V			-0.3	-0.8	-1.2	mA
1 ₁	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V			0.4	1	mA
IJН	High-level input current	V _{CC} = MAX,	V ₁ = 2.4 V		1	-0.3	-0.7	mA
IL	Low-level input current	V _{CC} = MAX,	V ₁ = 0.5 V			-0.7	-1.1	mA
lcc	Supply current	V _{CC} = MAX	,, , , , , , , , , , , , , , , , , , ,			8	15	mA

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5V$, $I_{INJ} = 165 \text{ mA}$


PARAMETER	FROM	то	TEST CONDITIONS	NO EXTERNAL PULLUP			SEE LOAD CIRCUIT			UNIT
				MIN	TYP ‡	MAX	MIN	TYP [‡]	MAX	
tPD(CS)	cs	OUTPUT (D7-D0)			240			150	200	ns
tPD(S/U)	S/U	OUTPUT (D7-D0)	C _L = 80 pF		340			250	325	ns
tPD(M/L)	M/L	OUTPUT (D7-D0)			250			160	200	ns
tPD(MPY)	CS ↑	PROD OUT (D7-D0)	$C_L = 80 pF, V_{I(mode)} = 2 V$		365			275	400	ns

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. ‡ All typical values are at V_{CC} = 5V, T_A = 25°C.


[†] The arrow indicates the transition of the chip-select input used for reference: † for the low-to-high transition, ‡ for the high-to-low




LOAD CIRCUIT




TIMING DIAGRAM-TYPICAL PIPELINED MODE SEQUENCE OF MULTIPLIES




TIMING DIAGRAM-TYPICAL TRANSPARENT MODE CYCLE







8080A SYSTEM MULTIPLIER LOAD CYCLE USING SN74LS245 (MEMORY-MAPPED)




8080A SYSTEM PRODUCT READ CYCLE (MEMORY-MAPPED)



*DECODER OUTPUT GOES ACTIVE (HIGH)
ON A UNIQUE DECODE OF ADDRESS LINES A3-A15





MECHANICAL DATA

8-3

ORDERING INSTRUCTIONS

Orders for devices from this book should include the package outline letter(s) at the end of the type number.

Examples: SN54S482J, SN74S740N


It is necessary to use only the first letter of the package type (J or N) unless the device is available in more than one type of J (dual-in-line ceramic) package, or in more than one type of N (dual-in-line plastic) package.

Special ordering instructions for programmable read-only memories (PROMs) are found on page 5-2.

J ceramic packages (including JT and JW dual-in-line and JQ quad-in-line packages)


These hermetically sealed dual-in-line packages consist of a ceramic base, ceramic cap, and a 16-, 18-, 20-, 24-, 28-, or 48-lead frame. Hermetic sealing is accomplished with glass. The JT packages are intended for insertion in mounting-hole rows on 0.300 (7,62) centers, JW packages for mounting-hole rows on 0.600 (15,24) centers, and the JQ quad-in-line package for mounting-hole rows on 0.600 (15,24) and 0.800 (20,32) centers. Once the leads are compressed and inserted sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.


NOTE: For the 16-, 28-, and 20-pin packages, the letter J is used by itself since these packages are available only in the 0.300 (7,62) row spacing. For the 24-pin packages, if no second letter nor row spacing is specified, the package is assumed to have 0.600 (15,24) row spacing.



NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only), Inch dimensions govern.


J ceramic packages (continued)






NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern,

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265




NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern.




NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern.



POST OFFICE BOX 225012 . DALLAS,



All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern.




NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern.

N plastic packages (including NT and NW dual-in-line packages)


These dual-in-line packages consist of a circuit mounted on a 16-, 18-, 20-, 24-, or 28-pin lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 0.300 (7,62) centers for the NT packages and on 0.600 (15,24) centers for the NW packages. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.


NOTE: For the 16-, 18-, 20-, and 28-pin packages, the letter N is used by itself since these packages are available in only one row-spacing width — 0.300 (7,62) for the 16-, 18-, and 20-pin packages and 0.600 (15,24) for the 28-pin package. For the 24-pin package, if no second letter nor row spacing is specified, the package is assumed to have 0.600 (15,24) row spacing.



NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern.


N plastic packages (continued)






NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern.

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265



NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern.

S



NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern,

N plastic packages (continued)


POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

28-PIN N PLASTIC 1.440 (36,6) MAX EITHER INDEX 0.600 ± 0.010 (15,24 ± 0,26) 0.020 (0,50) MIN 0.200 (5,08) MAX SEATING PLANE 0.125 (3,17) MIN _0.011 ± 0.003 (0,279 ± 0,076) 0.018 ± 0.003 0.033 (0,83) MIN (0,46 ± 0,08) 0.050 ± 0.020 PIN SPACING 0.100 (2,54) T.P. (1,27 ± 0,51) (See Note a) 0.060 (1,52) NOM

NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern.

W ceramic flat package

These hermetically sealed flat packages consist of an electrically nonconductive ceramic base and cap, and a 16- or 24-lead frame. Hermetic sealing is accomplished with glass. Tin-plated ("bright-dipped") leads (-00) require no additional cleaning or processing when used in soldered assembly.




NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern

- b. Index point is provided on cap for terminal identification only.
- c. Leads are within 0.005 (0,13) radius of true position (T.P.) at maximum material condition.
- d. This dimension determines a zone within which all body and lead irregularities lie.
- e. Not applicable for solder-dipped leads.
- f. When solder-dipped leads are specified, dipped area extends from lead tip to within 0.050 (1,27) of package body.

MECHANICAL DATA

W ceramic flat package (continued)



NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern.

- b. Index point is provided on cap for terminal identification only.
- c. Leads are within 0.005 (0,13) radius of true position (T.P.) at maximum material condition.
- d. This dimension determines a zone within which all body and lead irregularities lie.
- e. Not applicable for solder-dipped leads.
- f. When solder-dipped leads are specified, dipped area extends from lead tip to within 0.050 (1,27) of package body.
- g. End configuration of 24-pin package is at the option of T1.

ERRATA

This page and the one that follows correct pages 5-7 and 5-15. In addition to showing pins 18 and 19 of TBP28S85, TBP28L85, and TBP28P85 to be active high (E, not \overline{E}), the rank numbers of all A, E, G, and Q pins have been changed to correspond with the numbering in the standard pin-outs currently under consideration by the JEDEC Committee on Bipolar Memories, JC42.1. For the same reason, S pins (chip select) have been redesignated G (output enable), these functions being interchangeable in unregistered PROMs. With the exception of the E to \overline{E} corrections, these changes strictly involve nomenclature, not functional changes.

SERIES 14 AND 18 PROGRAMMABLE READ-ONLY MEMORIES

TBP18SA030, TBP18S030 , TBP14S10, TBP14SA10 256 BITS 1024 BITS (32 WORDS BY 8 BITS) (256 WORDS BY 4 BITS) (TOP VIEW) (TOP VIEW)		TBP18SA22, TBP18S22	TBP18S42, TBP18SA22	TBP18S46, TBP18SA46	
		2048 BITS	4096 BITS	4096 BITS	
		(256 WORDS BY 8 BITS)	(512 WORDS BY 8 BITS)	(512 WORDS BY 8 BITS)	
		(TOP VIEW)	(TOP VIEW)	(TOP VIEW)	
00 1	A6	A0 T 20 VCC A1 2 19 A7 A2 3 18 A6 A3 4 17 A5 A4 5 18 G2 Q0 6 18 G1 Q1 7 14 Q7 Q2 8 13 Q6 Q3 9 12 Q5 GND 10 11 Q4	A0 1 20 VCC A1 2 19 A8 A2 3 18 A7 A3 4 17 A6 A4 5 16 A5 C0 6 C1 7 14 Q7 Q2 8 13 Q6 Q3 9 12 Q5 GND TO T1 Q4	A7 I 21 A8 A6 2 32 NC A4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	

Pin assignments for all of these memories are the same for all packages.

ERRATA

SERIES 24 AND 28 PROGRAMMABLE READ-ONLY MEMORIES

A6 T U 16 VCC	TBP28L22 2048 BITS 256 WORDS BY 8 BITS).	88 BITS TBP28P42* 40 DS BY 8 BITS). (512 WORDS B'		BITS 4096 BITS BITS) (1024 WORDS BY 4 BITS VCC A61 18 VCC		A7 U UVcc	
A5 2	A1	A34 A34 A45 Q0 G Q1 7 Q2 8 Q3 9 GND 10	18 A7 A4 17 A6 A3 16 A5 A0 15 G/E* A1 14 Q7 A2	17 A7 18 A8 16 A8 16 A9 16 A9 17 A9 18 A9	A62 A53 A44 A35 A06 A17 A28 GND 9	17 A6 A9 18 A10 19 Q1 19 Q2 19 Q3 19 G	
TBP28S45, TBP28L45, TBP 4096 BITS (512 WORDS BY 8 BIT	4096 E	TBP28R45 TB 4096 BITS (512 WORDS BY 8 BITS)		36, TBP28L86 S 7 8 BITS) (10	TBP28S2708 8192 BITS (1024 WORDS BY 8 BITS)		
A3 5 0.300-in 20 G	3 A62 6/65* A53 A/64* A44 1/67* A35 (7,624 B/63* A25 Ro 2/62* A17 Spector A06 6 Q09 6 Q10 4 Q211	nm) in G2 (SYNC)	A7 T A6 Z A5 3 A4 4 0.600-in (15,24-mm Row A1 T) Spacing A0 8 00 9 01 10 02 11 GND 12	22 A9 24 24 24 25 25 25 25 25 25 25 25 25 25 25 25 25	A6 2 2 2 2 2 3 3 4 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5	9 VCC 9 A8 2 A9 11 NC 10 N	
TBP28S85, TBP28L85, TBP 8192 BITS		TBP28R85 TBP2 8192 BITS		66, TBP28P166* TS	TBP28R166 16,384 BITS		
A3 5 (7,62-mm) 70 G A2 6 Row 19 G	CC A7	24 VCC 23 A8 22 A9 21 G3 20 G1 mm) 9 G2 (SYNC)	A7 1 0.600-in A3 5 (15,24-mm A2 6 A0 8 A0 8 A0 9 C1 10 C2 11 GND 12	24 VCC 223 A8 221 A9 21 A10 22 G1/E1* 120 G3/E3* 18 G2/E2* 170 Q7 18 Q5	A6 7 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	8 BITS) 4 VCC 23 A8 27 A9 28 A10 29 G2 (SYNC) 29 G2 (SYNC) 29 G5 20 G5 30 G5 40 G4 40 G3	

[•] For those pins having dual designations, the designation to the right of the virgule (/) applies only to the type number(s) immediately followed by an asterisk (*) above the pinout drawing.

ž., .

LCC4440