## $\{$ \{ The Instructor 50 <br> Desktop Computer Users' Guide

## SIGחETIOS InSTRUCTOR 50 USERS' GUIDE



Signetics Corporation
P.O. Box 9052

811 East Arques Avenue


#### Abstract

Signetics reserves the right to make changes in the products contained in this manual in order to improve design or performance and to supply the best possible products. Signetics also assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representations that the circuits are free from patent infringement. Reproduction of any portion hereof without the prior written consent of Signetics is prohibited.


## PREFACE

This manual provides tutorial and reference information on the Signetics INSTRUCTOR 50--a complete, fully assembled and low cost microcomputer system. The INSTRUCTOR 50 's computing power is enhanced by the Signetics 2650 microprocessor which is described in detail in Chapter 9.

INSTRUCTOR 50 is designed to assist you in learning programming and in writing, debugging, and testing the programs you develop. There is enough information here to get you started, whether or not you have ever written a program before. The only prerequisite is a familiarity with the 2650 microprocessor. Readers who are not familiar with the 2650's hardware structure and instruction set should read Chapter 9 prior to using the INSTRUCTOR 50.

The microprocessor has brought with it a host of terms which experienced users bandy back and forth with the greatest of ease. For the novice, this "language within a language" can be an obstacle of no small proportions. For the benefit of these people, Chapter 1 is devoted exclusively to microcomputer basics. To further assist you, we've put a glossary in the back to summarize some of the more frequently used buzz words.

## CONTENTS

Page
PREFACE ..... iii

1. MICROCOMPUTER BASICS ..... 1-1
A Micro Defined ..... 1-1
Word/Byte/Nibble ..... 1-1
Binary Notation. ..... 1-2
Hexadecimal Notation ..... 1-2
Architecture ..... 1-3
Program Counter (Jumps, Subroutines and the Stack) ..... 1-4
Instruction Register and Decoder ..... 1-6
Address Register(s) ..... 1-6
Addressing Modes. ..... 1-6
Extended/Non-Extended I/O. ..... 1-8
Software ..... 1-9
Machine Language ..... 1-10
Assembly Language ..... 1-10
Higher-Leve1 Languages ..... 1-10
Other Software ..... 1-10
2. GETTING STARTED ..... 2-1
Introduction. ..... 2-1
Power On and Initial Display ..... 2-1
Operating Modes ..... 2-1
Keying in and Entering Values ..... 2-2
Correcting Entry Errors ..... 2-2
The Prompt Light ..... 2-3
Entering and Executing a Simple Program. ..... 2-3
Example 2: The Billboard Program. ..... 2-6
Example 3: The Clock Program. ..... 2-12
3. SYSTEM OVERVIEW ..... 3-1
Introduction ..... 3-1
2650 Microprocessor ..... 3-1
2656 System Memory Interface ..... 3-3
Keyboards ..... 3-3
Display Panel ..... 3-3
Audio Cassette Interface ..... 3-3
Sl00-Compatible Expansion Bus ..... 3-3
Monitor Firmware ..... 3-5
Debugging Aids ..... 3-5
On-Board User I/O. ..... 3-5
Forced Jump Logic. ..... 3-7
Memory and I/O Organization ..... 3-7
Clock Circuitry ..... 3-7
Internal Power Supply ..... 3-7

## CONTENTS (cont.)

Page
4. CONTROLS AND INDICATORS ..... 4-1
Introduction ..... 4-1
Function Control Keyboard ..... 4-1
Hexadecimal Keyboard ..... 4-3
Eight-Digit Hex Display Panel ..... 4-4
Port Data Input Switches ..... 4-4
Port Data Indicators ..... 4-4
Direct/Indirect Interrupt Switch ..... 4-4
Port Address Select Switch ..... 4-4
FLAG Indicator ..... 4-4
RUN Indicator ..... 4-4
5. COMMAND DESCRIPTIONS ..... 5-1
Introduction ..... 5-1
Display and Alter Registers ..... 5-2
Display and Alter Memory ..... 5-4
Fast Patch ..... 5-6
Display and Alter Program Counter ..... 5-8
Breakpoint ..... 5-10
Step ..... 5-12
Write Cassette ..... 5-14
Adjust Cassette ..... 5-17
Read Cassette ..... 5-19
Run ..... 5-21
Reset ..... 5-22
Error Messages ..... 5-23
6. USING THE INSTUCTOR 50 ..... 6-1
Restrictions on Using the 2650 Instruction Set ..... 6-1
Using Interrupts ..... 6-1
Using the I/O Switches and Lights ..... 6-5
FLAG and SENSE I/O ..... 6-5
Non-Extended I/O ..... 6-5
Extended I/O ..... 6-6
Memory Mapped I/O ..... 6-6
Calling Monitor Subroutines ..... 6-6
MOVE Subroutine ..... 6-8
DISPLAY Subroutine ..... 6-10
USER DISPLAY Subroutine ..... 6-12
NIBBLE Subroutine ..... 6-14
INPUT DATA Subroutine ..... 6-16
MODIFY DATA Subroutine ..... 6-19
Jumper Options ..... 6-22
Jumper A - Interrupt Selection ..... 6-22
Jumper B - S100 Clock Select ..... 6-24
Jumper C - Power Source Select ..... 6-24
Jumper D - Cassette Output Selection. ..... 6-25

## CONTENTS (cont.)

Page
7. SYSTEM EXPANSION ..... 7-1
Introduction ..... 7-1
8. THEORY OF OPERATION ..... 8-1
Introduction. ..... 8-1
Basic Concept ..... 8-1
Detailed Block Diagram Description ..... 8-3
The Microcomputer ..... 8-3
INSTRUCTOR 50 Memory Allocation ..... 8-5
Parallel I/O Port ..... 8-8
Keyboard and Display Logic ..... 8-8
Bit Assignments for Keyboard and Display Ports ..... 8-11
The Cassette Interface ..... 8-12
Interrupt Logic ..... 8-12
Forced Jump Logic ..... 8-12
Power On (POR) or MON Key Depression. ..... 8-14
Breakpoint Detection ..... 8-14
Single Step. ..... 8-15
S100 Bus Interface ..... 8-15
System Power ..... 8-15
The USE Monitor ..... 8-16
9. THE 2650 MICROPROCESSOR ..... 9-1
Introduction ..... 9-1
Features ..... 9-1
Low System Cost ..... 9-1
Ease of Use ..... 9-2
Wide Range of Applications ..... 9-2
2650 Microprocessor Characteristics ..... 9-2
General ..... 9-2
Interfaces ..... 9-2
Architecture ..... 9-2
Instruction Set ..... 9-3
Internal Organization ..... 9-3
Program Status Word. ..... 9-5
Sense (S) ..... 9-5
Flag (F) ..... 9-5
Interrupt Inhibit (II) ..... 9-6
Stack Pointer (SP) ..... 9-6
Condition Code (CC) ..... 9-6
Interdigit Carry (IDC) ..... 9-7
Register Select (RS) ..... 9-7
With/Without Carry (WC) ..... 9-7
Compare (COM) ..... 9-8
Carry (C) ..... 9-8
Overflow (OVF) ..... 9-9
Memory Organization. ..... 9-9

## CONTENTS (cont.)

Page
Interface. ..... 9-11
Pin Configuration. ..... 9-11
Signal Descriptions ..... 9-11
Signal Timing. ..... 9-17
Memory Read ..... 9-18
Memory Write ..... 9-18
I/O Device Read. ..... 9-19
I/O Device Write ..... 9-19
A Minimal System Example ..... 9-19
Input/Output Facilities. ..... 9-21
Flag and Sense I/O. ..... 9-21
Non-Extended I/O ..... 9-21
Extended I/O ..... 9-22
Memory I/O ..... 9-22
Interrupt Mechanism ..... 9-24
Subroutine Linkage ..... 9-26
Condition Code Usage ..... 9-27
Start-Up Procedure ..... 9-27
Instructions ..... 9-27
Addressing Modes ..... 9-27
Register Addressing. ..... 9-28
Immediate Addressing. ..... 9-28
Relative Addressing ..... 9-29
Absolute Addressing for Non-Branch Instructions ..... 9-29
Absolute Addressing for Branch Instructions ..... 9-30
Indirect Addressing. ..... 9-31
Instruction Format Exceptions ..... 9-32
Detailed Processor Instructions ..... 9-35
Introduction ..... 9-35
Symbols and Abbreviations Used ..... 9-35
Calculating Effective Addresses ..... 9-36
Instruction Descriptions ..... 9-37
10. INSTRUCTOR 50 SYSTEM SCHEMATICS ..... 10-1
11. USE PROGRAM LISTINGS ..... 11-1
12. CONVERSION TABLES ..... 12-1
ASCII Conversion Table ..... 12-1
Decimal to Hex Conversion Table ..... 12-2
13. GLOSSARY ..... 13-1

## LIST OF ILLUSTRATIONS

Figure No. Title Page
1-1 Basic Elements of Computers ..... 1-4
2-1 Flowchart for Binary'Counter Program. ..... 2-3
2-2 Flowchart for Billboard Program. ..... 2-9
3-1 INSTRUCTOR 50 Basic Block Diagram. ..... 3-2
3-2 INSTRUCTOR 50 Display Font ..... 3-4
3-3 Basic USE Monitor Flowchart ..... 3-6
3-4 Memory and I/O Organization ..... 3-8
4-1 Controls and Indicators ..... 4-2
6-1 Jumper Locations ..... 6-23
8-1 Basic INSTRUCTOR 50 Architecture ..... 8-2
8-2 INSTRUCTOR 50 Detailed Block Diagram. ..... 8-4
8-3 Memory and I/O Organization ..... 8-7
8-4 Keyboard Layout ..... 8-10
8-5 Bit Assignments for Keyboard \& Display Ports ..... 8-11
8-6 Cassette Record Waveforms ..... 8-13
8-7 USE Command and Routine Executive ..... 8-17
9-1 2650/2650A Block Diagram. ..... 9-4
9-2 Major 2650/2650A Registers ..... 9-4
9-3 Rotate Operations ..... 9-8
9-4 2650/2650A Pin Configuration ..... 9-12
9-5 Memory Read Operation ..... 9-18
9-6 Memory Write Operation ..... 9-19
9-7 I/O Device Read Operation ..... 9-20
9-8 Seven Package Minimal System. ..... 9-20
9-9 2650/2650A I/O Facilities - General Block Diagram. ..... 9-23
9-10 Interrupt Operation ..... 9-25
9-11 Example 1 - Indirect Addressing. ..... 9-31
9-12 Example 2 - Indirect Addressing. ..... 9-32
9-13 Instruction Formats ..... 9-33

## 1. MICROCOMPUTER BASICS

This chapter introduces certain basic computer concepts. It provides background information and definitions which will be useful in later chapters of this manual. Those already familiar with computers may skip this material.

Before we begin, note that we are using two words: microprocessor and microcomputer. The microprocessor is a device which performs arithmetic, control, and logical operations. The microcomputer, in turn, is a collection of devices that includes a microprocessor, memory, and associated interface circuits to communicate with the "outside" world. Because it has its own microprocessor (the Signetics 2650), memory, latches, counters, buffers, power supply, an operator keyboard and display panel, and a cassette input/output interface, the INSTRUCTOR 50 is a complete and fully operational microcomputer system housed in one single package.

## A MICRO DEFINED

Since the microprocessor is a miniaturized, coventional digital computer in integrated circuit (IC) form, a good place to start is with computers. Simply put, A computer is a device capable of automatically carrying out a sequence of operations on data expressed in descrete (digital) or continuous (analog) form. Its purpose is to solve a problem or class of problems; it may be one of control, analysis, or a combination of the two. In digital computers, numbers are represented by the presence of voltage levels or pulses on given lines. A single line defines one bit. A bit is the smallest unit of information in a binary system of notation. It is the choice between two possible states, usually designated one (1) and zero (0). A group of lines considered together is called a "word"; a word may represent a computational quantity (operand) or it may be an instruction specifying how the machine is to operate on computational quantities.

## Word/Byte/Nibble

These terms are often misused in describing microprocessor data. For a specific microprocesșor, a word is the number of bits associated with the instruction or data length. This can be 4, 8,16 bits, etc., depending on the machine. A byte commonly refers to an 8 -bit word; a byte can be manipulated by a 4, 8, or 16 -bit microprocessor. For example, instructions are often provided to deal with byte data in 4 or 16 -bit processors. This is called byte handling, and is independent of the natural word size of the machine.

A nibble is 4 bits, and it is rather humorous to consider that it takes two nibbles to make a byte. Nibble (or 4 bit) control can be found on many 8-bit word machines as well as on some 16 -bit machines four-bit operations are usually associated with Hexadecimal (Hex) or Binary Coded Decimal (BCD) operations. Applications that have a man/machine interface, such as a control keyboard or a numeric display, are good candidates for nibble control.

## Binary Notation

One of the problems in communicating with a computer is language. How does an electronic instrument handle and manipulate numbers? The answer is suggested by the nature of all electrical devices: a light bulb is either on or off, a switch is either open or closed, a magnet has a field in one direction or the opposite. For the purpose of understanding computer language, one can think of the "on" condition as being equal to 1 and the "off" state as 0 . So the computer, which is made up of literally millions of electronic components, has two numbers it can work with. These numbers, 1 and 0 , form all the elements needed in the binary system of notation.

In our more familiar decimal system, the right-hand column of a figure counts numbers up to 9 ; the column to the left of that registers the number of 10 s ; the column next to the left registers hundreds--then thousands, millions, and so on. In binary notation, the columns starting at the right register powers of 2 instead of 10 . Take the binary number 10110 , with successive powers of 2 noted above each column:

| 16 | 8 | 4 | 2 | 1 |
| ---: | ---: | ---: | ---: | ---: |
| 1 | 0 | 1 | 1 | 0 |

Adding together the powers of 2 turned "on" in this binary number--16, 4 and 2--we arrive at its decimal equivalent--22. The first eight decimal numbers translated into the binary system look like this:

| 1 | $=$ | 1 | 5 | $=$ |
| ---: | ---: | ---: | :--- | ---: |
| 2 | $=$ | 6 | $=$ | 101 |
| 3 | 10 | 7 | $=$ | 111 |
| 4 | $=$ | 8 | $=$ | 1000 |

## Hexadecimal Notation

To deal with large binary numbers, certain simplifications are extremely helpful. To this end, hexadecimal notation is often used. The term "hexadecimal", or hex for short, refers to a shorthand method of expressing a group of four consecutive binary bits by a single digit. Valid digits range from 0 through $F$, where $F$ represents the highest decimal value (15). See Table 1.1.

Two hexadecimal digits can be used to specify a byte. Hexadecimal notation is very convenient for microprocessors since it gives good counting densities and works very well with the multiples-of-four binary words usually encountered in a microprocessor.

To understand hex notation, take a decimal number like 10710 . In binary notation, this becomes $1101011_{2}$. Breaking this number into 4-bit nibbles (half-bytes), you get $0110_{2}$ and $1011_{2}$. The first and most-significant nibble is equal to $6_{16}$, while the second and least-significant nibble is equal to $\mathrm{B}_{16}$. Thus, in hexadecimal notation, 10710 becomes 6B16. One way to distinguish hexadecimal numbers from numbers written in other number systems (e.g., decimal, octal, etc.) is to enclose the hex number in single

| Decimal | Hexadecimal | Binary |
| :---: | :---: | :---: |
| 0 | 0 | 0000 |
| 1 | 1 | 0001 |
| 2 | 2 | 0010 |
| 3 | 3 | 0011 |
| 4 | 4 | 0100 |
| 5 | 5 | 0101 |
| 6 | 6 | 0110 |
| 7 | 7 | 0111 |
| 8 | 8 | 1000 |
| 9 | 9 | 1001 |
| 10 | A | 1010 |
| 11 | B | 1011 |
| 12 | C | 1100 |
| 13 | D | 1101 |
| 14 | E | 1110 |
| 15 | F | 1111 |

Table 1.1: Relationship among decimal, hexadecimal, and binary systems.
quotation marks and precede it by the letter $H$. Hence, in hex notation $6 \mathrm{~B}_{16}$ would appear as H'6B'. To convert from decimal to hexadecimal, or vice versa, you must first convert the number into binary and then into hexadecimal as previously illustrated.

The INSTRUCTOR 50 uses the hexadecimal number system for entering values. Since the INSTRUCTOR 50 uses 8-bit bytes, two hexadecimal digits can be used to specify a byte. The smallest hexadecimal number is $\mathrm{H}^{\prime} 00^{\prime}\left(00000000_{2}\right)$ and the largest is $H^{\prime} F^{\prime}\left(1111111 l_{2}\right)$. The INSTRUCTOR 50 still reads only binary numbers; hexadecimal is the user's shorthand, not the microcomputers.

## Architecture

A microcomputer looks, architecturally, like any other computer (Figure 1.1). What distinguishes a micro from other computers is the intrinsic power inside each of the five functional boxes. What large-scale computers used to do, minis now handle. Similarly, micros have begun to supplant minicomputers in many applications. Advances in semiconductor technology have made this possible.

The four basic elements of all programmable computers emerge:

- Memory -- A storage unit. In modern computers, memories are implemented with semiconductor or magnetic core systems. Memories can be read only (ROM), for program or data constant storage, or read/write random access (RAM) for program, operand or temporary storage. Data is usually stored in binary notation. The memory is composed of storage space for a large number of words, with each storage space identified by a unique address. The word stored at a given address might be either computational data (operands) or an instruction (such as add, read from memory, etc.).
- Arithmetic \& Logic Unit (ALU) -- Performs the arithmetic andor logical operations on operands or provides partial results within the computer. The simplest ALU consists of a parallel adder and an accumulator. The adder adds (or performs similar logical operations, e.g., OR) two inputs, $A$ and $B$, and produces the output. The accumulator holds intermediate results of a computation or numbers for a pending computation. The accumulator serves as a temporary storage device.
- Control unit -- Referred to as the brain of any computer because it coordinates all units of the computer in a timed, logical sequence. The control unit generates clock pulses to control and maintain the proper sequence of operations within the microprocessor. It also responds to external signals such as an interrupt request. In fixed-instruction computers, this unit receives instructions from the program memory. These instructions are in sequences, called programs. The control unit is closely synchronized to the memory cycle speed, and the execution time of each fixed instruction is often a multiple of the memory speed.
- Input/Output -- The means by which the computer communicates with a wide variety of devices, referred to as peripherals. They include audio cassette recorders, switches, indicator lamps, teletypewriters, CRT terminals, paper tape units, line printers, A/D or D/A converters, card readers and punches, communication modems, etc. The I/O lines can be connected to intermediate storage devices for use with mass memories, including magnetic discs and large-scale RAM systems.


## Program Counter (Jumps, Subroutines, and the Stack)

The instructions that make up a program are stored in the system's memory. The central processor references the contents of memory in order to determine what action is appropriate. This means that the processor must know which 10cation contains the next instruction.

Each of the locations in memory is numbered to distinguish it from all other locations in memory. The number which identifies a memory location is called its Address.


Figure 1.1

The processor maintains a counter which contains the address of the next program instruction. This is called a Program Counter (PC). The processor updates the program counter by adding to the counter each time it fetches an instruction, so that the program counter is always current (pointing to the next instruction). If an instruction takes several words in memory, the PC is incremented by the proper number so that it is always pointing to the first word of the next instruction.

The programmer therefore stores his instructions in numerically adjacent addresses, so that the lower addresses contain the first instructions to be executed and the higher addresses contain later instructions. The only time the programmer may violate this sequential rule is when an instruction in one section of memory is a jump instruction to another section of memory.

A jump instruction contains the address of the instruction which is to follow it. The next instruction may be stored in any memory location, as long as the programmed jump specifies the correct address. During execution of a jump instruction, the processor replaces the contents of its program counter with the address embodied in the jump. Thus, the logical continuity of the program is maintained.

A special kind of program jump occurs when the stored program calls a subroutine. In this kind of jump, the processor is required to "remember" the contents of the program counter at the time that the jump occurs. This enables the processor to resume execution of the main program when it is finished with the last instruction of the subroutine.

A subroutine is a program within a program. Usually it is a general-purpose set of instructions that must be executed repeatedly in the course of a main program. Routines which calculate the square, the sine, or the logarithm of a program variable are good examples of functions often written as subroutines. Other examples might be programs designed for inputting or outputting data to a particular peripheral device.

The processor has a special way of handing subroutines, in order to insure an orderly return to the main program. When the processor receives a call instruction, it increments the Program Counter and stores the counter's contents in a reserved memory area known as the stack. The stack thus saves the address of the instruction to be executed after the subroutine is completed. Then the processor loads the address specified in the call into its Program Counter. The next instruction fetched will therefore be the first step of the subroutine.

The last instruction in any subroutine is a return. Such an instruction need specify no address. When the processor fetches a return instruction, it simply replaces the current contents of the Program Counter with the address on the top of the stack. This causes the processor to resume execution of the calling program at the point immediately following the original call instruction.

Subroutines are often nested; that is, one subroutine will sometimes call a second subroutine. The second may call a third, and so on. This is perfectly acceptable, as long as the processor has enough stack capacity to store the necessary return addresses, and the logical provision for doing so. In other words, the maximum depth of nesting is determined by the depth of the stack itself. If the stack has space for storing three return addresses, then three levels of subroutines may be accommodated.

Processors have different ways of maintaining stacks. For example, some, like the Signetics 2650, have facilities for the storage and return addresses built into the processor itself. Other processors use a reserved area of external memory as the stack and simply maintain a pointer register which contains the address of the most recent stack entry. The external stack allows virtually unlimited subroutine nesting.

## Instruction Register and Decoder

Each operation that the processor can perform is identified by a unique byte of data known as an Instruction Code or Operation Code. An eight-bit word used as an instruction code can distinguish between 256 alternative actions, more that adequate for most processors.

The processor fetches an instruction in two distinct operations. First, the processor transmits the address in its Program Counter to the memory. Then the memory returns tha addressed byte to the processor. The CPU stores this instruction byte in a register known as the Instruction Register, and uses it to direct activities during the remainder of the instruction execution.

An eight-bit instruction code is often sufficient to specify a particular processing action. There are times, however, when execution of the instruction requires more information than eight bits can convey.

One example of this is when the instruction references a memory location. The basic instruction code identifies the operation to be performed, but cannot specify the operand address as well. In a case like this, a twoor three-byte instruction must be used. Successive instruction bytes are stored in sequentially adjacent memory locations, and the processor performs two or three fetches in succession to obtain the full instruction. The first byte retrieved from memory is placed in the processor's instruction register, and subsequent bytes are placed in temporary storage; the processor then proceeds with the execution phase. Such an instruction is referred to as variable length.

## Address Register(s)

A CPU may use a register pair to hold the address of a memory location that is to be accessed for data. If the address register is programmable (i.e., if there are instructions that allow the programmer to alter the contents of the register), the program can "build" an address in the address register prior to executing a memory reference instruction (i.e., an instruction that reads data from memory, writes data to memory or operates on data stored in memory).

## Addressing Modes

An instruction word must convey the operation to be performed (operation code) and the address of the memory location or registers containing the data on which the operation is to be performed (operand). An n-bit instruction may be divided into three basic parts: 1) an operations code, 2) an address mode, and 3) an operand address. The number of bits in each of these parts varies from microprocessor to microprocessor.

The instruction length depends on the machine and the operation being performed. An 8 -bit instruction format would allow only $2^{8}=256$ possible combinations of operations and addresses. This is obviously inadequate if a reasona-ble-size memory is to be accessed. For this reason 2 and 3 -byte instructions are frequently used for memory access. Such an instruction is 16 or 24 bits long. In most cases, one byte is used to represent the operations code and address mode portions of an instruction. The number of bits used for each of these and their relative locations within the byte vary from processor to processor. The address mode and operand part of the instruction combine to indicate the location in which the operand is stored. There are numerous modes of addressing the operand. The most important for microprocessors include direct (or absolute), indirect, relative, indexed, and immediate addressing. The address mode portion of the instruction specifies how the address is to be interpreted. These addressing modes are defined as follows:

- Direct Addressing. With direct addressing, the address of the operand is specified directly in the instruction. This is a common form of addressing used in microcomputers. Direct addressing usually requires multiword instructions in 4 or 8 -bit microprocessors.
- Indirect Addressing. In this mode, the instruction provides the address at which the address of the operand is to be found. In microprocessors, a form of addressing called register indirect addressing is commonly used. The address is stored in one or more registers within the CPU. In most cases, this architecture allows any location in memory to be addressed with a single-word instruction. Indirect addressing allows modification of the operand address during execution of the program.
- Relative Addressing. In relative addressing, the address is specified by its relation to the program counter. In this mode the address specified in the instruction is added to the number in the program counter to obtain the address of the operand. For example, if the address in the instruction is 11 and the program counter contains 124 , then the address of the operand will be $11+124=135$. The use of relative addressing simplifies the transfer of programs to different areas of memory.

Microcomputer memory is frequently structured into pages. A page may consist of 256 words of memory and is frequently located on a single IC. A page structure divides the memory into small blocks. The use of paging reduces the necessity for multiword memory reference instructions. In conjunction with a memory page structure, a form of relative addressing called page relative addressing is frequently used. In page relative addressing, an operand address given in the instruction is interpreted as a location on the same page of memory addressed by the program counter. In page-0 relative addressing, the operand address refers to a location on page 0 of the memory, regardless of the program counter contents.

- Indexed Addressing. This mode is similar to relative addressing. The address specified in the instruction, however, is relative to a prespecified register other than the program counter. This register is called the index. The address given in the instruction is added to the contents of the index register to determine the address of the operand. Indexed addressing is valuable in programs involving tables or arrays of numbers. The address of the first element of the table may be stored in the index register, and all other elements in the table may be addressed in
relation to the first element.
- Immediate Addressing. In this mode, the operand is given in the instruction itself. In a microprocessor with only an 8-bit word length this may not be possible. In this case, the memory location immediately following the instruction is often used to store the immediate data.

The Signetics 2650 microprocessor can develop addresses in eight ways:

- Register addressing.
- Immediate addressing.
- Relative addressing.
- Relative, indirect addressing.
- Absolute addressing.
- Absolute, indirect addressing.
- Absolute, indexed addressing.
- Absolute, indirect, indexed addressing.

However, of these eight addressing modes, only four of them are basic. The others are variations due to indexing and indirection. Chapter 9 describes how effective addresses are developed by the 2650 microprocessor.

## Extended/Non-Extended I/O

One of the major tasks performed by the CPU portion of a microcomputer is the transfer of data between the CPU and an I/O device. This, of course, is the method used by the computer to communicate with the outside world; e.g., reading data into the processor from a keyboard, cassette tape unit, paper tape reader, etc. or writing data into a CRT display, paper tape punch, cassette recorder, etc.

In most microprocessor-based system, there is essentially only one way that these I/O data transfers take place; i.e., by placing the "address" or identification code of a specific I/O device on the address bus and the data to be written on the data bus. (If its a read operation, the I/O device will place the data to be read on the data bus.) With this arrangement, some mechanism must be provided to examine the address bus during an I/O transfer to determine which specific $I / O$ device is being accessed. This operation requires some type of decoder which can look at up to 8-bits of address data and from this information, generate a signal on a single line which will open a path from the data bus to the individual $I / O$ device specified by the data on the address bus.

This can be a rather complex task and, in fact, is often implemented by a special LSI chip designated specifically for this purpose. In addition to the hardware required, this approach to $I / O$ data transfer also consumes memory space for storing this $I / O$ address. For example, the 2650 requires two eightbit memory words to implement this type of $I / O$ transfer. One word
specifies the operation (Read or Write) and the other specifies the $I / O$ device. In the 2650 , this is referred to as an Extended I/O operation.

In addition to the Extended Mode of paralle1 I/O data transfer, the 2650 can also operate in what is referred to as a Non-Extended mode. In this mode, two different I/O devices can be addressed by a single pin called Data/Control (D/C). This is an output from the 2650 that responds to a specific instruction calling for a Non-Extended I/O operation. This pin and the memory mapped I/O (see Chapter 6) are the only two pins that need be decoded to use this simple form of $\mathrm{I} / \mathrm{O}$. When the $\mathrm{D} / \mathrm{C}$ output is high, it connects the "D" output device to the data bus; when it is low, it connects the "C" output device. Thus, simple SSI gates are the only interface required to enable the 2650 to communicate with I/O devices in the Non-Extended Mode.

In addition to saving hardware, the Non-Extended I/O mode also saves software (or program memory). Each Non-Extended instruction is a single word instruction which contains enough information to specify two different operations (Read or Write) to two different ports (D or C).

One additional benefit in having both Extended and Non-Extended I/O modes is the fact that one can "mix" modes in any given system. For example, assume that a typical system has $20 \mathrm{I} / 0$ channels, two of which are used substantially more that the other eighteen. In this system, ore could specify the two frequently used channels as Non-Extended channels and address these with singlebyte instructions. The other, less frequently used channels would be addressed with Extended instructions.

Another example would be in those situations where a single I/O device has two separate ports for information flow. Quite often, one of these ports is used to handle Control or status information; for example, "start a motor" or "start the timer," etc. The other channel is used for the actual data transfer. In this case, the basic I/O device can be addressed in the Extended Mode with a two-byte instruction and the actual information transferred in a NonExtended Mode with a single-byte instruction. (In fact, the Data/Control aspects of this dual-port situation is what prompted the nomenclature for the D/C pin.)

## SOFTWARE

Software is a term used to describe the programs that make a computer do a specific task. In fact, when used in the context of computers, the word software can be interchanged with the word program. In general, a program is a series of sequential steps (instructions) that accomplish an objective. Even though the specific set of instructions it can use is fixed by its design, a computer is general purpose because it can execute a list of these instructions (a program) to perform some functions, execute another list of instructions to perform some other function, and so on.

In discussions about software and programming, a great deal is often said about programming in some language or another. This is because the way we command the machine is very much like the way we communicate in a written language. We have rules about how we start and end sentences and paragraphs and how we spell words. The way we communicate with a computer is through a programming language, which also has rules of spelling and punctuation, but these rules are much more strictly enforced. If you misspell a few words,
your reader will probably understand you anyway. A computer language is not that forgiving and will not produce the desired result if its rules are broken.

## Machine Language

There are a number of levels of programming languages. The most basic level is that of the actual machine language. Each instruction is uniquely defined by a binary code (pattern) of ones and zeros. The central processing unit (CPU) examines each instruction code and performs the exact sequence of events to produce the operation defined by that instruction. After an operation has been performed and a problem solved, the computer must then reverse its opening procedure. It must retranslate its machine language and display the answer in a form the person who presented the problem can understand.

The use of machine language is a perfectly reasonable way to program when the application is not too complex and the effort is on a low budget. The INSTRUCTOR 50 is a machine-language microcomputer; making it support assembly language would have considerably raised its cost. The main advantages of machine language programming are that it can be completed without the aid of another program, and it allows the programmer to keep track of and control every detail of the machine operation.

## Assembly Language

To make programming easier, assemblers have been developed. An assembler is a computer program that accepts coded instructions or mnemonics that are more meaningful to use and translates them into binary machine code for execution by a computer. The mnemonics used for each instruction are much easier to remember, and they make a listing of the program much easier to read. Assembly language programming allows the programmer to retain complete control over the important details of the computer operation, but takes care of all the drudgery of the binary coding, address calculations, and the like.

## Higher-Level Languages

A third category of software is the higher-level languages, such as BASIC and FORTRAN, which come the closest to natural human languages. They are problemoriented and contain familiar words and expressions; however, they have a very strictly defined structure and syntax. There are two types of support programs associated with higher-level languages: compilers and interpreters. Both types take the higher-level language program the programmer writes and turn it into machine language the computer can use.

## Other Software

Other software associated with microprocessors include monitor programs, debug programs, simulators, editors, I/O handlers, diagnostic programs, and loaders. Brief definitions of these programs are provided in the glossary (Chapter 13).

## 2. GETTING STARTED

## Introduction

Welcome aboard the INSTRUCTOR 50--a unique and powerful training tool designed to introduce you to the world of microcomputers in the shortest possible time.

INSTRUCTOR 50 is for computer hobbyists, students, engineers or anyone who wants to learn how to use a microcomputer the easy way, without having to face the drudgery of a long and tedious training program.

INSTRUCTOR 50 is a stand-alone microcomputer based on the Signetics 2650 microprocessor. It includes everything that you need to write, run, and debug machine-language programs. A 12-key Function Control Keyboard and a 16-key Hexadecimal Keyboard are used to enter data and perform various system functions associated with the INSTRUCTOR 50. The INSTRUCTOR 50 User System Executive (USE) monitor program guides you in the use of the system by displaying prompting messages and responses on an eight-digit LED display. All facilities required for program development are built into INSTRUCTOR 50 -- you don't need anything else to start.

Before getting into the details of what makes the INSTRUCTOR 50 tick, let's first take a short shakedown cruise and write a few simple programs. Detailed information on each 2650 instruction is provided in Chapter 9.

## Power On and Initial Display

To apply power to the INSTRUCTOR 50, connect the power cord into the rear panel receptacle, and insert the power pack into any standard 115 VAC domestic wall socket. The INSTRUCTOR 50 does not have a power ON/OFF switch. The initial display is the message HELLO, indicating that the INSTRUCTOR 50 is in the monitor mode and ready for use. If the HELLO message does not appear, depress the MON key to initialize the INSTRUCTOR 50. Unplug the power pack to turn the INSTRUCTOR 50 off.

## Operating Modes

The INSTRUCTOR 50 has two basic modes of operation, the MONITOR mode and the EXECUTION mode. The MONITOR mode is entered automatically on power up or by depressing the MON key on the function control keyboard. The monitor responds by displaying HELLO. While in the MONITOR mode, you may:

- Enter and alter a program.
- Read in a previously saved program from audio cassette tape.
- Display and alter the contents of the microcomputer's general-purpose working registers and/or Program Status Word (PSW).
- Examine and alter the contents of memory locations.
- Examine and alter the contents of the Program Counter.
- Specify and examine a program breakpoint.
- Step through a program one instruction at a time.
- Save a program on cassette tape.

The EXECUTION mode is entered by depressing the RUN key, the STEP key, or the RESET (RST) key on the function control keyboard. Depressing the RUN key terminates the MONITOR mode and causes program execution to begin at the address specified in the Program Counter. Depressing the STEP key causes the INSTRUCTOR 50 to execute a single instruction and return to the MONITOR mode. When the RST key is depressed, current INSTRUCTOR 50 activity is terminated, and the processor begins program execution at address zero or, in hex notation, $H^{\prime} 0000^{\prime}$.

## Keying in and Entering Values

Address and data parameters are entered into the INSTRUCTOR 50 via the hexadecimal keyboard using the hex notation described in Chapter 1. When entering an address, you may enter as many as four hex digits starting with the mostsignificant digit of the address. Leading zeroes need not be entered; if less that four digits are entered, the leading digits are automatically zeroed. Data values consist of one or two hex digits, with the most-significant digit entered first. If only one digit is entered, the most-significant digit is automatically zeroed.

## Correcting Entry Errors

The numbers keyed in appear in the address or data display field and can be edited prior to depression of a funciton key by simply keying in the correct characters. The display shifts to the left each time a new character is entered, and characters shifted out of the field are disregarded. Only the last digits entered are retained, so that an error in entry can be corrected by entering the correct data.*

For example, if you were entering an address and you depressed 121 instead of the correct value of 120 , the display would read:

$$
. \mathrm{Ad} .=121
$$

[^0]To recover from this error, simply key in the correct value by depressing the following hex keys:

$$
\begin{equation*}
(0) \quad(1) \quad(2) \tag{0}
\end{equation*}
$$

The correct value would then be displayed as indicated below.

$$
\text { .Ad. }=0120
$$

## The Prompt Light

A dot or period in the left-most position of the display (e.g., .Ad. =) is a prompt signal. It indicates that the INSTRUCTOR 50 is ready to accept a data or address value.

## Entering and Executing a Simple Program

To demonstrate the use of the INSTRUCTOR 50, let's write a simple program, enter it, and execute it. Prior to writing the program, we must decide what task or operation we want the program to perform.

Let's say we want to "show the operation of an 8-bit binary counter on the INSTRUCTOR 50's output port indicator LEDs". The flowchart for performing this task is shown in Figure 2.1.

The DELAY block shown in the flowchart provides a time interval between new values of the binary count in order to observe the counting action on the port indicators. This can be implemented in several ways, depending on the delay required.* We will use a double-loop technique, with the outer loop counting the number of excursions through the inner loop.


Figure 2.1: Flowchart for Binary Counter Program

[^1]The next step is to select registers for the binary counter and the delay loop counters, and to select an output port for the display operation. Let's arbitrarily make the following assignments:

```
Register 0 = Binary counter
Register 1 = Outer loop counter
Register 2 = Inner loop counter
Port D = Output display port
```

We are now ready to write the program:

| ADDRESS | HEX VALUE | LABEL |  | INSTRUCTION |
| :--- | :--- | :--- | :--- | :--- |

Let's begin entering the program using the INSTRUCTOR 50's FAST PATCH command, which is used for entering long hex data strings. The FAST PATCH mode is enabled by depressing the (REG) key followed by the (F) key:

| KEY |  | DISPLAY |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| (MON) |  | HELLO |  | Enter monitor mode |
| (REG) | (F) | .Ad. = |  | Enter FAST PATCH |
| (0) | (ENT/NXT) | . 0000 |  | Enter starting address |
| (7) | (5) | . 0000 | 75 | Begin program entry. |
| (1) | (1) | . 0001 | 11 |  |
| (2) | (0) | . 0002 | 20 |  |
| - |  |  |  |  |
| - |  |  |  |  |
| (1) | (F) | . 000 E | 1F |  |
| (0) | (0) | . 000F | 00 |  |
| (0) | (3) | . 0010 | 03 |  |
| (ENT/ | NXT) | . 0010 | 03 | Terminate FAST PATCH |

We will now verify correct entry by using the DISPLAY \& ALTER MEMORY command:

| KEY | DISPLAY |  | COMMENTS |
| :---: | :---: | :---: | :---: |
| (MEM) | .Ad. $=$ |  | Display and Alter memory |
| (0) (ENT/NXT) | . 0000 | 75 | Address entered, data displayed |
| (ENT/NXT) | . 0001 | 11 |  |
| (ENT/NXT) | . 0002 | 20 |  |
| (ENT/NXT) | . 0003 | F0 |  |
| - |  |  |  |
| - |  |  |  |
| (ENT/NXT) | . 0010 | 03 | Verification complete |

## ERROR CORRECTION TECHNIQUE

If an error is detected during verification, it can be corrected by entering the correct value before depressing the (ENT/NXT) key. For example:

| KEY | DISPLAY | COMMENTS |
| :--- | :--- | :--- |
|  |  |  |
| (ENT/NXT) | .0003 | F8 | | Error. Data should be FO. |
| :--- |
| (F) (0) |

## EXERCISING THE PROGRAM

We are now ready to exercise the program. Before proceeding, make certain that the Interrupt Select Switch which is accessible from the bottom side of the case is in the keyboard position (towards the center). The Port Address Select Switch is placed in the NON-EXTENDED Port $D$ position, and, since the program begins at address zero, the (RST) key is depressed to initiate execution. The program operation can be observed on the I/O port indicators.

## CHANGING THE PROGRAM PARAMETERS

We can use the INSTRUCTOR 50 facilities to change the program parameters or to observe the internal operation of the program. For example, to change the delay time, we can change the delay constant at address H'05' with the DISPLAY AND ALTER MEMORY command.


| (MON) |  | HELLO | Return to monitor. |
| :---: | :---: | :---: | :---: |
| (BKPT) | (A) | b.P. $=\mathrm{A}$ | Breakpoint entered. |
| (ENT/NXT) |  |  |  |
| (REG) | (C) (0) | . $\mathrm{PC}=0$ | Enter starting address. |
| (RUN) |  | -000A F9 | Start execution. Program stops breakpoint and returns to monitor. |
| (REG) | (1) | . $\mathrm{rl}=3 \mathrm{~F}$ | R1 has decremented by 1. |
| (RUN) |  | -000A F9 | Execute again. |
| (REG) | (1) | . $\mathrm{rl}=3 \mathrm{E}$ | R1 has decremented again. |
| (RUN) | (REG) | . $\mathrm{rl}=3 \mathrm{D}$ | And again. |
| (1) |  |  |  |
| (BKPT) | (BKPT) | $\mathrm{b} \cdot \mathrm{P}=$ | Breakpoint removed. |
| (RUN) |  |  | Program runs without stopping. |

## EXAMPLE 2: THE BILLBOARD PROGRAM

Example 2 is a program that makes use of the User Display Routine described in Chapter 6. The User Display Routine moves an eight-byte message from a user program to the display buffer and then displays the message. In our sample program, the selected message will reappear on the display panel at regular intervals to give the effect of a rotating billboard.

The following program listing is self-explanatory and contains all the necessary parameters for entering and executing the program. If you are not familiar with program listings, the hex values are located in the third column from the left under the word OBJECT. Figure 2.2 is a flowchart of the bil1board program.

## LINE ADDR OBJECT E SOURCE



0005
00104
00105
0046
01007
0068
0009
0010
0011
0012
0013
0014
0015
0016
0017
6418
0019
Q1020
0021
06220000
042\% 0001
60246062
3625 6002
0026
002701001
06280060
00290002
60360012
00 S 10000
00326041
00330003
0634
00350000
0468020
04037010
09380808
00390004
004400062
00410001
0042
018436080
001440640
60450020
00460087
0647
0048
*
*FROGRGM WRITTEN BY JOHN KEENGN
*
*THIS PROGRPAM IS URITTEN FOR THE INSTRICTOR 50
*
*THIS PROGRPM DISFLRYS THE MESSAGE IN THE DISFLAY EUFFER
*
*THE MESSFGE WILL WILL REAPFEFR ON THE DISPLAY PPHEL
*at reghar intervals to give the effect of a rotating *RILLBCRRD.
*
*THE MAXIMMM MESSfGE LENGTH IS 254 CHFRRCTERS
*THE MESSAGE IS ENTERED STARTING RT LOCATION H'181'. PROGRAM LABEL 'MSG'
*THE EMD OF MESSAGE IS INDICATED BY' THE YFLUE OF H'FF' AS THE LAST *CHARRCTER OF THE MESSAGE
*******k*************************************************************************

* STAMOARO Symeol definition - this file may be appenled to The
* 
* register egurtes

RD EOD D REGISTER D
R1 EROU 1 REGISTER 1
R2 EQSI 2 REGISTER 2
R3 EDU 3 REGISTER 3

* cohbition cones
$P$ EOII 1 POSITIVE RESILT
2 ERO 0 ZERO RESULT
N EDUI 2 NEGRTIVE RESILT
LT EQU 2 LESS THPN
EQ EQU $\quad 0$ EQURL TO
GT EQU 1 GREATER THTN
UN EQUI 3 UNCOHDITIONFL
* pSW LOMER EQuates

CC EOU $\mathrm{H}^{\prime}$ G0' CONDITIONAL CODES
IDC EQU $H^{\prime} 20^{\circ}$ IHTERDIGIT CPRRY
RS EQU $\mathrm{H}^{\prime} 10^{\prime}$ REGISTER BANK
WC EQU $H^{\prime}$ B8 $\quad 1=W I T H$ B WITHOUT CARRY
OWF EQU $\mathrm{H}^{\prime} 04^{\circ}$ OYERFLON
COM EQU $H^{\prime} 6^{2} \quad 1=L O G I C ~ Q=R R I T H M E T I C ~ C O M P A R E ~$
C EQU $\mathrm{H}^{\prime}$ B1 CARRY/BORROW

* PSS UPPER EDURTES

SERS EQU $H^{\prime} 80^{\prime}$ SENSE BIT
FLAGG EQUI $H^{\prime} 49^{\prime}$ FLFFI BIT
II EQU $\mathrm{H}^{\prime} 20^{\prime}$ INTERRUPT INHIBIT
SF EQU $\mathrm{H}^{\prime}$ OP' STACK POINTER

- ENO OF EQURTES




Figure 2.2: Flowchart for Billboard Program.

Let's begin entering the hex values shown in the program listing starting at memory location H'0000'. We will again use the FAST PATCH command for entering values.

## Program Entry \& Verification



We will now verify correct entry by using the DISPLAY \& ALTER MEMORY command:

| KEY (S) | DISPLAY |  | COMMENTS |
| :---: | :---: | :---: | :---: |
| (MEM) | .Ad. $=$ |  | Display and Alter Memory |
| (0) (ENT/NXT) | . 0000 | 75 | Address entered; data displayed. |
| (ENT/NXT) | . 0001 | 10 |  |
| (ENT/NXT) | . 0002 | 05 |  |
| (ENT/NXT) | . 0003 | 60 |  |
| - |  |  |  |
| (ENT/NXT) | . 0029 | 1F |  |
| (ENT/NXT) | .002A | 00 |  |
| (ENT/NXT) | . 002b . | 02 | Verification complete. |

## Setting a Pointer

Our next step will be to set a message pointer at memory location 100 to indicate that our message will begin at address 101 .

KEY(S)
(MEN)
(1) (0) (0)
(ENT/NXT)
(0) (0) . 010000
(ENT/NXT) . 010100

COMMENTS

Display and Alter Memory Location of message pointer address entered.
Previous contents of memory location 100 is 1A.
Contents changed to 00 .
Message pointer set.

## Entering a Message

Now that the message pointer has been entered and set, we can begin entering our message starting at memory location 10l. We will re-enter the FAST PATCH mode prior to message entry and then begin entering the message: HI THIS IS THE 2650.... HI THIS. Note that the first two words of our message are repeated to give the effect of a rotating billboard.

Refer to Figure 3.2 for the hex value corresponding to each character in our message.


## Exercising the Program

To execute the program, depress the following keys:
(REG) (C) (0) (RUN)

You can now observe the movement of our message on the display panel. We can use the INSTRUCTOR 50 facilities to vary the speed of message movement by changing the constant at memory location 0003 from 60 to another value. To accomplish this, proceed as follows:


## EXAMPLE 3: CLOCK PROGRAM FOR THE INSTRUCTOR 50

Example 3 is a clock program that makes use of the Display routine described in Chapter 6. Since this program incorporates features described in later chapters of this manual, you may wish to skip it for now and return to it when you are more familiar with the INSTRUCTOR 50.

The following program listing is self-explanatory and contains all the necessary parameters for entering and executing the program. As in the previous example, the hex values in the program listing are located in the third column from the left under the word OBJECT.

NOTE: When entering the hex values from the listing, note the gaps at address locations 0005 and 0006. These gaps are used to accommodate an interrupt routine. No Operation (NOP) instructions (e.g., CO) may be inserted in these gaps.

Let's begin entering the program using the program listing as a guide:

| KEY ( S ) |  | DISPLAY |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| (MON) |  | HELLO |  | Enter monitor mode. |
| (REG) | (F) | .Ad. = |  | Enter FAST PATCH |
| (0) | (ENT/NXT) | . 0000 |  | Enter starting address |
| (7) | (6) | . 0000 | 76 | Begin program entry. |
| (2) | (0) | . 0001 | 20 |  |
| (1) | (F) | . 0002 | 1F |  |
| (0) | (0) | . 0003 | 00 |  |
| (9) | (5) | . 0004 | 95 |  |
| (C) | (0) | . 0005 | C0 | NOP entered in gap. |
| (C) | (0) | . 0006 | C0 | NOP entered in gap. |
| (0) | (C) | . 0007 | OC |  |
| - |  |  |  |  |
| - |  |  |  |  |
| (1) | (B) | . 00A5 | 1 b . |  |
| (6) | (E) | .00A6 | 6E |  |
| (ENT/ | (XT) | .00A6 | 6E | Terminate FAST PATCH |

Now that we have entered the program, let's enter the time of day, execute the program, and observe the clock on the display panel. For demonstration purposes, we will use the time of day specified on page 1 of the program listing; that is : 3:45:27 AM.
KEY(S) DISPLAY COMMENTS

| (REG) (F) | .Ad. $=$ | Enter FAST PATCH <br> (1) <br> (0) |
| :--- | :--- | :--- |
| (0) | (ENT/NXT) |  |
| aloo Enter starting |  |  |

Depress (RST) and observe the clock on the display panel.

## Twiry חaverbery

| 0002 | ************************************************************************ |
| :---: | :---: |
| 0003 | * |
| 9004 | * CLOCK PROGRAM FOR INSTRUCTOR 50 |
| 0095 | * |
| 0006 | * THIS PROGRAM IMFLEMENTS A CLOCK ON THE INSTRUCTOR 50. |
| 0007 | * TO RIA THE PROGRGM, THE 'DIRECT/IMDIRECT' SWITCH MUST |
| 0008 | * BE IN THE 'DIRECT' FOSITION FND THE 'INTERRUPT SELECT' |
| 0009 | * SWITCH MUST EE IN THE 'AC LINE' POSITION. |
| 0010 | * |
| 0011 | * THE DISFLAY FORHAT IS AS FOLLOWS |
| 0012 | * HH. MH. SS APP |
| 0013 | * AFTER ENTERING THE Progran into the instructor 50, |
| 0014 | * THE INITIFL TIME PijST EE ENTERED Into Lucations h'109* |
| 0015 | * TO H'107' USIMGS THE EXPHIHE/FLTER MEMOR' COMMFMO OR THE |
| 0916 | * FAST PRTCH COMmpndo. The data entered in these locations fre |
| 0917 | * The displry cooes described in figure 3.2 Of this |
| 0018 |  |
| 0019 | * PROCEED AS FOLLONS ON THE INSTRUCTOR 50: |
| 0020 | * REG F ENTER FAST PHTCH |
| 0021 | * 100 E/N ENTER STARTING RODRESS |
| 0022 | * 17 BLFARK CODE |
| 0023 | * 83 3. COOE |
| 0024 | * 04 4 COOE |
| 0025 | * 85 5. COOE |
| 0026 | * 022 CCOE |
| 0027 | * 077 COOE |
| 0028 | * 17 blfitk COOE |
| 0029 | * Of a cooe |
| 0030 | * E/N TERMINATE FRST PRTCH MODE |
| 0031 | * PFTER INITIAL TIME hatue is entered, depress 'res' Key to |
| 0032 | * BEgin Program execiltion. |
| 0933 | * |
| 0034 | ******************************************************************** |
| 0035 | * REGISTER EQURTES |
| 000360000 | R0 EOU 0 REGISTER 0 |
| 000370001 | R1 EQU 1 REGISTER 1 |
| 003880002 | R2 ERU 2 REGISTER 2 |
| 00390003 | R3 EOU 3 REGISTER 3 |
| 0040 | * COMDItION CODES |
| 00410001 | $P$ EQU 1 FUSITIVE RESULT |
| 00420000 | 2 EDU 0 ZERO RESULT |
| 00430002 | $\cdots$ EQU 2 NEGATIYE RESILT |
| 00440002 | LT EOU 2 LESS THFN |
| 00450000 | EQ EQU 0 EQUPL TO |
| 00460001 | GT EQU 1 GREATER THFN |
| 00470003 | IN ERS 3 U UACOMDITIONTLL |
| 0048 | * PSH LOMER EQUATES |
| 00490000 | CC EQU $\mathrm{H}^{\prime} 00^{\circ}$ CONDITIOAFIL CODES |
| 00500020 | IDC EQU $\mathrm{H}^{\prime} 29^{\prime}$ INTERDIGIT CARRY |
| 00510010 | RS EQU $\mathrm{H}^{\prime} 10^{\prime}$ REGISTER BPW ${ }^{\prime}$ |
| 00520008 | WC. EOU $\mathrm{H}^{\prime}$ 68' $1=\mathrm{WITH}$ g=WITHOUT CARRY |
| 005310084 | OYF ERUI $\mathrm{H}^{\prime} 04^{\prime}$ OYERFLOM |
| 00540002 |  |
| 00550001 | C ERU $\mathrm{H}^{\prime}$ O1' CARRY/EORRON |
| 0056 | * pSW UPPER EQuates |

## LINE PDDR OBJECT E SOURCE

| 00576080 | SENS | EQU | $\mathrm{H}^{\prime} 88^{\prime}$ | SENSE BIT |
| :---: | :---: | :---: | :---: | :---: |
| 00580040 | FLFG | E0U | $\mathrm{H}^{\prime} 40^{\circ}$ | FLAG BIT |
| 00598020 | II | EQU | $\mathrm{H}^{\prime} 29^{\prime}$ | INTEREUUT INHIBIT |
| 00608007 | SP | EQU | $\mathrm{H}^{\prime} 87^{\prime}$ | STACK POINTER |
| 0061 | * ENO | OF EdAMT |  |  |
| 0062 | * |  |  |  |
| 0063 | ****** | ********* | ******* | ******************************************* |
| 0064 | * |  |  |  |
| 0065 | * PROG | GRPM BEGI | NS HERE | LOCATE AT STARTING ADORESS $\mathrm{H}^{\prime}$ gOD0' |
| 0066 | * |  |  |  |
| 0067 | ****** | ********* | ******** | ******************************************** |
| 0068 | * |  |  |  |
| 00690900 |  | ORG | 0 | PROGR 1 M STARTS AT H ${ }^{\prime} 0000^{\prime}$ |
| 0970 | * |  |  |  |
| 007180007620 | STPRT | PPSU | II | IHHIBIT INTERRUPTS |
| $007200021 F 9095$ |  | BCTA, Un |  | BRAMCH AROUNO INTERRUFT ROUTINE TO DISPLAY' |
| 0973 | * |  |  |  |
| 00740005 |  | ORG | 7 | LOCATION OF INTERRUPT ROUTINE |
| 0875 | * |  |  |  |
| 00760007 6c0108 | CLOCK | LODA, RO |  | GET FRACTIONFL SECONDS |
| 6077 600R 8401 |  | PDDI, R0 | 1 | ADO 1 SINCE INTERFUPTED EYERY 60TH OF A SEC |
| 0078 000C CC0108 |  | STRA, R0 |  | RESTORE THE YRLUE |
| 8079 808F E43C |  | COMI, RG |  | HPYE WE COUNTED ONE SECOND? |
| 0080001116 |  | RETC, LT |  | NO-RETURN TO DISPLPY |
| 0081 | * |  |  | YES-MUST INCREMENT SECOHDS |
| 0082001228 |  | EORZ | R0 | SET R9 TO ZERO |
| 00830013 CC0108 |  | STRA, R0 |  | SET FRAC TO ZERO |
| 00840016000105 |  | LODA, R9 |  | GET UNIT SECONOS |
| 008500198401 |  | RDDI, R9 |  | ADO 1 |
| $0086801 \mathrm{CCCO185}$ |  | STRA, R9 |  | PUT IT BACK |
| 0087 001E E409 |  | COMI, RO |  | 15 UNIT SECONDS 10? |
| 0088002016 |  | RETC, LT |  | NO-RETURN TO DISPLRY |
| 0089002120 |  | EORZ | R0 | SET RO TO ZERO |
| 60909022 CC0105 |  | STRA, R9 |  | SET LNIT SEC TO ZERO |
| 00910025000104 |  | LODA, R0 |  | GET TENS OF SECONDS |
| 009200288401 |  | PDDI, RO | 1 | ADO 1 |
| 0093 002A CC0104 |  | STRA, Rg |  | PUT IT BPCK |
| 00940020 E406 |  | COMI, RO | 6 | REFCHED 60 SECOMOS? |
| 0895002 F 16 |  | RETC, LT |  | NO-RETURN TO DISPLAY |
| 0096 | * |  |  | YES-MUST INCREMENT MINUTES |
| 0097003020 |  | EORZ | R0 | SET RO TO ZERO |
| 00980031 ccol04 |  | STRA, RO | TSEC | SET TEMS OF SEC TO ZERO |
| 80996034 6C0103 |  | LODA, R0 | UMIN | GET UNIT MIINUTES |
| 010000378401 |  | ADOI, RO | 1 | ADO 1 |
| 01010039 ccal03 |  | STRA, R6 | UMIN | PUT IT BACK |
| 0102 003C E48月 |  | COMI, RO | $\mathrm{H}^{\prime} 8 \mathrm{H}^{\prime}$ | REFCHED 10 MINUTES? |
| 0103 003E 16 |  | RETC, LT |  | NO-RETURN TO DISPLAY |
| 0104 003F 0480 |  | LODI, R0 | $\mathrm{H}^{\prime} 80^{\prime}$ | SET R0 TO '0. ' |
| 01050041 CC0103 |  | STRA, R0 | UMIN | SET LMIT MIN TO '0.' |
| 01060044 ¢C0102 |  | LODA, RO | TMIN | GET TENS OF MINNTES |
| 018700478401 |  | FODI, R0 | 1 | ADO 1 |
| 01080049 CC0102 |  | STRA, RO | TMIN | PUT IT BPACK |
| 0109 904C E496 |  | COMI, RO | 6 | REPCHED OHE HOUR? |
| 0110004 L 16 |  | RETC, LT |  | NO-RETURN TO OISPLAY |
| 0111 | * |  |  | YES-PUIST INCREMENT HOURS |
| 0112084 F 28 |  | EORZ | R0 | SET RO TO ZERO |

## LINE ADOR OBJECT E SOURCE

| 01130050 cca102 |  | STRe, R0 TMIN | SET MINUTES TO ZERO |
| :---: | :---: | :---: | :---: |
| 01140053 600101 |  | LOOR, R6 UHFS | GET UNIT HOURS |
| 011500568401 |  | RODI, R0 1 | fRD 1 TO UNIT HOURS |
| 01160858 CC0101 |  | STRF, R0 UHPS | PUT IT BACK |
| 0117 | * |  | MUST CHECK IF HRYE RERCHED '13' HRS |
| 0118 2058 E483 |  | COMI, R0 H'83' | IS UNIT HRS A 3 (83=3.)? |
| 011900501812 |  | ECTR, EQ HRS13 | BRANCH IF YES |
| 0120 | * |  | NO - MUST CHECK IF REACHED ' 12 ' HRS TO |
| 0121 | * |  | CHAPGEE A TO $P$ OR YICE-YERSA |
| 01220055 E 482 |  | COMI, R $\mathrm{RaH}^{\prime} \mathrm{H}^{8} 8^{\prime}$ | IS UNIT HRS A 2 (82=2.)? |
| 01230061 181F |  | ECTR, EQ HRS12 | ERfINCH IF YES |
| 01240063 E48f |  | COMI, R0 $\mathrm{H}^{\prime} 8 \mathrm{H}^{\prime}$ | IS UNIT HRS 10 ( $8=10$ )? |
| 0125066516 |  | RETC, LT | NO-RETURN TO DISFLAY |
| 012609660480 |  | LOOI, R0 $\mathrm{H}^{\prime} 80^{\circ}$ | SET R9 T0 '0.' |
| 01270068 cca101 |  | STRA, R0 UHPS | PUT IM UNIT HOURS |
| 012800680401 |  | LODI, R0 1 | MUST SET TENS OF HRS T0 1 |
| 01290060 CC0100 |  | STRA, RG THFS | STORE IN TENS OF HRS |
| 0130097017 |  | RETC, UN | RETURN TO DISPLAY |
| 0131 | * |  | FOLLONING CODE CHfNGES '13' hours to |
| 0132 | * |  | '1' HOUR |
| 01330071 0c01100 | HRS13 | LOPA, RO THES | CHECK IF '3' OR '13' |
| 01340074 E417 |  | Comi, $\mathrm{RO}^{\text {H }} \mathrm{H}^{\prime} 7^{\prime}$ | 15 THRS A BLRMK? |
| 0135007614 |  | RETC, EQ | YES -IT 15 ' 3 ', MOT '13'-RETURN TO DISFLAY |
| 0136 | * |  | NO-MUST EE '13' 50 CHPHGE T0 '1' |
| 0137009770417 |  | L001, $\mathrm{RO}^{\text {H }} \mathrm{H}^{\prime} 17^{\prime}$ | COOE FOR BLAMK |
| 01380079 cc0100 |  | STRA, RO THRS | SET TENS OF HRS T0 ELFHK |
| 0139 607C 0481 |  | L001, R0 $\mathrm{H}^{\prime} \mathrm{S1} 1^{\prime}$ | COOE FOR ' 1 ' |
| 0140 007E CCO101 |  | STRA, RQ LHFS | STORE IN UNIT HOURS |
| 0141008117 |  | RETC, UN | RETURN TO DISFLAY |
| 0142 | * |  | FOLLONING CODE CHFNGES A TO P AND |
| 0143 | * |  | VICE-VERSA AT '12' HOURS |
| 01440082 ac0100 | HRS12 | LOOF, R6 THRS | FIRST CHECK IF '2' OR '12' |
| 01450085 E417 |  | Comis R0 $\mathrm{H}^{\prime} 17^{\prime}$ | 15 TENS OF HRS A BLATK? |
| 0146008714 |  | RETC, EQ | YES. PUST BE ' 2 '-RETURN TO DISPLAY |
| 01470088 040n |  | Loon, R0 $\mathrm{H}^{\prime}$ Q $\mathrm{A}^{\prime}$ | LOHO COOE FOR ' $\mathrm{A}^{\prime}$ |
| 0148 008f EC0107 |  | COME, RO RMPM | 15 SMEOL MON AN ' A '? |
| 0149008509802 |  | BCFR EQ SMA | NO-IT IS 'P' 50 PUST CHANGE T0 ' $\mathrm{A}^{\prime}$ |
| 0150 008F 0410 |  | L001, RÖ $\mathrm{H}^{\prime} 10^{\prime}$ | COOE FOR 'P' SINCE AMPFH NOW ' $\mathrm{H}^{\prime}$ |
| 01510091 ccat ${ }^{2}$ | SME | STRA, R0 RMPFM | STORE NEW SYMEOL |
| 0152009417 |  | RETC, IN | RETURN TO DISPLAY |
| 0153 | * |  |  |
| 0154 | * TH15 | IS THE DISPLAY R | ROUTINE |
| 0155 | * |  |  |
| 0156009575 FF | DISF | CPSL $\mathrm{H}^{\prime} \mathrm{FF}{ }^{\prime}$ | CLEAR PLL BITS OF PSL |
| 015700977702 |  | PPSL COM | SET COM=1 FOR ARITH COHPPRES |
| 0158 | * |  | PRESET REGISTERS FOR MONITOR DISPLAY ROUTINE |
| 015900999506 |  | LOOL, R1 <THFS-1 |  |
| 0160 0098 06 FF |  | LOOL, R2 TTHRS-1 | LOUER PART |
| 016100909701 |  | L00I, RS 1 | COOE FIR ONE SCAN fND RETURN |
| 016200977620 |  | PPSII II | INHIBIT INTERRUPTS LHILE DISFLRYING |
| 01630071 EBE6 |  | ZBSR * * ${ }^{\prime}$ '1FE6 ${ }^{\prime}$ | G0 TO MONITOR DISFLAU' ROUTINE |
| 0164 | * |  | FFTER ONE SCAN THROUGH DISFLAY, PROGRRP WILL |
| 0165 | * |  | CONTINUE EXECUTION HERE |
| 0166 00R3 7429 |  | CPSU II | ENAELE INTERRUPTS - IF INTERRUPT HAS |
| 0167 | * |  | OCCUFRED WILL 60 TO INTERRUPT ROUTINE AND THEN |
| 0168 | * |  | RETURN TO NEXT INSTRUCTION |

LINE ADOR OBJECT E SOIRCE

| 0169 00.5 186E |  | BCTR, UN DISP |  | CONTINUE DISPLAYING |
| :---: | :---: | :---: | :---: | :---: |
| 0170 | * |  |  |  |
| 0171 | * Memory area for display buffer |  |  |  |
| 0172 | * |  |  |  |
| 0173 60R7 |  | ORG | $\mathrm{H}^{\prime} 109^{\prime}$ | START DISPLFY EIJFEER AT $\mathrm{H}^{\prime} 100{ }^{\prime}$ |
| 0174 | * |  |  |  |
| 01750100 | THRS | RES | 1 | TENS OF HOURS |
| 01760101 | UHRS | RES | 1 | UNIT HOURS |
| 01770102 | TMIN | RES | 1 | TENS OF MINUTES |
| 01780103 | UMIN | RES | 1 | INNIT MINHTES |
| 01790104 | TSEC | RES | 1 | TEMS OF SECONOS |
| 01800185 | USEC | RES | 1 | UNIT SECONDS |
| 0181010617 | SPPCE | DATA | $\mathrm{H}^{\prime} 17^{\prime}$ | ELPWK SPPCE |
| 01820107 | FAMP男 | RES | 1 | A OR P SYPEOLL |
| 0183 | * |  |  |  |
| 0184 | * END OF DISPLAy buffer |  |  |  |
| 0185 | * |  |  |  |
| 01860108 | FRAC | RES | 1 | 60THS OF SEC COINTER |
| 0187 | * |  |  |  |
| 018801000 |  | END | START |  |

TOTRL ASSEMELY ERROPS $=0000$

The simple programs described above are designed to demonstrate some of the capabilities of the INSTRUCTOR 50 and to give you a feel for how the system works. Additional programming examples are presented in subsequent sections of this manual.

## 3. SYSTEM OVERVIEW

## Introduction

A simplified block diagram of the INSTRUCTOR 50
system is shown in Figure 3.1. Major system components include:

- 2650 8-bit, N-channel microprocessor
- 2656 System Memory Interface (SMI)
- Sixteen-key hexadecimal keyboard
- Twelve-key function selection keyboard
- Eight-digit, 7-segment display
- Audio tape cassette interface
- S100-compatible expansion bus
- User System Executive (USE) monitor
- Debugging aids
- On-board user Input/Output
- Forced jump logic
- 512 bytes of on-board user RAM
- Crystal-controlled system clock


## 2650 Microprocessor

The 2650 processor is a single-chip microprocessor made using an ion-implanted, $N$-channel silicon-gate process. It has a fixed command set of 75 instructions, operates on 8-bit parallel data and can address 32,768 bytes of memory. A11 bus outputs of the 2650 are three-state and can drive either one 7400 -type load, or four 74LS loads.

The 2650 contains a total of seven general-purpose registers, each eight bits long. They may be used as source or destination for arithmetic operations, as index registers, and for Input/Output (I/O) data transfers.

The processor instructions are one, two, or three bytes long, depending on the instruction. Variable length instructions tend to conserve memory space since a one or two-byte instruction may often be used rather than a three-byte instruction. The first byte of each instruction always specifies $t$ e operation to be performed and the addressing mode to be used. Most instructions use six of the first eight bits for this purpose, with the remaining two bits as an operation code.

The 2650 has a versatile set of addressing modes used for locating operands for operations and an interrupt mechanism which is implemented as a single level, address vectoring type. Address vectoring means that an interrupting device can force the processor to execute code at a device-determined location in memory.

Detailed hardware and software information on the 2650 microprocessor is provided in Chapter 9.


Figure 3.1: Instructor 50 Basic Block Diagram

## 2656 System Memory Interface

The Signetics 2656 System Memory Interface (SMI) contains Read-Only Memory (ROM), Random-Access Memory (RAM), and a programmable I/O port.

Two notable features are onboard decoders that make it possible to place the ROM and RAM anywhere in the memory space and an I/O port that can be set up as either a bidirectional port or as chip-select lines. The chip-select capability eliminates a great deal of the TTL that usually surrounds microprocessors. The 2 K USE monitor, 128 bytes of scratchpad memory, I/O decode logic, and the system clock are housed in the 2656 SMI.

## Keyboards

A 16-key hexadecimal keyboard and a 12-key function control keyboard enable you to communicate with the INSTRUCTOR 50. Both the hexadecimal keyboard and the function keyboard are under control of the USE monitor. The monitor performs a scanning process to determine what key has been depressed and what action is to be taken by the INSTRUCTOR 50 as a result of the depression. A functional description of the various controls and indicators is provided in Chapter 4.

## Display Panel

The 8 -digit, 7 -segment display panel provides responses to input commands and guides you in the use of the INSTRUCTOR 50 by displaying prompting messages describing the data that must be entered.

Messages or responses are displayed using the seven-segment display font illustrated in Figure 3.2. Note that the characters 'b' and 'd' are always displayed with the right-hand decimal point attached in order to distinguish these characters from the number ' 6 '.

Figure 3.2 also shows the hexadecimal code required in the monitor's display buffer to display the character illustrated. To display a character with a right-hand decimal point attached, $H^{\prime} 80^{\prime}$ must be added to the value given. For example, $H^{\prime} 07$ ' will display '7', while $H^{\prime} 87^{\prime}$ will display '7.'. Refer to Chapter 6 for additional information on the use of the monitor's display subroutine.

## Audio Cassette Interface

An audio cassette interface lets you load and store programs into and out of RAM. The storage medium is any audio cassette recorder.

## S100-Compatible Expansion Bus

The INSTRUCTOR 50 includes an S100-compatible expansion bus connector so that other standard products, such as additional memory or prototyping cards, can be used with the system. This connector carries all of the 2650 's I/O signals in addition to control signals required by the S100 bus. (See Chapter 7.)


## Monitor Firmware

The USE (User System Executive) monitor supervises operation of the INSTRUCTOR 50 and allows you to enter and alter programs, execute these programs in continuous or single-step modes, and perform a number of auxiliary functions. Monitor commands are entered via the control keys and the hexadecimal keyboard, and responses are displayed on the monitor display.

A basic flow chart of the monitor is shown in Figure 3.3. The monitor normally idles in the scan display and keyboard mode. If a key closure is detected during the scan, the monitor verifies that this is a new key closure (that any previously depressed key had been released), extinguishes the display, performs a keyboard debounce function, and then performs the requested function. The monitor then resumes the display and keyboard scan.

Monitor functions are terminated by depressing a new function key. Interrupts are inhibited while the monitor is running.

## Debugging Aids

Two key features incorporated into INSTRUCTOR 50 are designed specifically for program debugging. These features are:

1. The ability to set a breakpoint that automatically interrupts execution of programs at any point without loss of hardware or software status.
2. The ability to step through a program one instruction at a time.

When a breakpoint is encountered during program execution or when a single instruction is executed in the single-step mode, control is returned to the monitor at which time you may examine the 2650 registers, the Program Status Word (PSW), and the program counter to determine the status of the microcomputer. You can then continue execution, set a new breakpoint, or resume the single-step operation. While in the monitor mode, you may change any register value, including the $P S W$ and program counter, and you may alter memory locations.

## On-Board User I/O

Both parallel and serial $I / 0$ are available in the INSTRUCTOR 50. The parallel I/O port provides 8 switch inputs and 8 individual Light-Emitting Diodes (LEDs) as a latched output port. A single LED is attached to the processor's FLAG output, and the SENS key on the function control keyboard allows you to test the processor's SENSE input. Additionally, you may exercise interrupt operation by using the interrupt (INT) key on the function control keyboard. See Chapter 6 for a discussion of the INSTRUCTOR 50's I/O capabilities.


Figure 3.3: Basic Use Monitor Flow Chart

## Forced Jump Logic

The Forced Jump Logic performs the following functions:

- Entry into the MONITOR mode when power is applied to the INSTRUCTOR 50 or when the MON key is depressed.
- Re-entry to the MONITOR mode after executing one instruction in single-step operation or upon detection of a breakpoint.


## Memory and I/O Organization

512 bytes of RAM storage is provided for storing user programs and data. The RAM area may be expanded via the expansion bus connector.

Partitioning of the INSTRUCTOR 50's memory and I/O locations is illustrated in Figure 3.4. The supplied user memory occupies locations $H^{\prime} 0000^{\prime}$ to $H^{\prime} 01 F F^{\prime}$ and may be expanded to occupy locations $H^{\prime} 0200^{\prime}$ - H'0FFF' and H'2000' $H^{\prime} 7 F_{F}{ }^{\prime}$. The extended $I / O$ ports from $H^{\prime} 00^{\prime}$ to $H^{\prime} F 7^{\prime}$ are available for program use. Ports H'F8' to H'FF' and memory locations H'1000' to H'lFFF' are reserved for the USE monitor.

An additional 64 bytes of RAM storage is available to user programs for storing data values. This additional storage space occupies memory locations $H^{\prime} 1780^{\prime}$ to $H^{\prime} 17 \mathrm{BF}^{\prime}$. Because of the way the USE monitor operates, instructions should not be stored at these locations.

The INSTRUCTOR $50 \mathrm{I} / 0$ data port is assigned one of three locations, depending on the setting of the Port Address Select Switch. These are memory address $H^{\prime} O F F F^{\prime}$, extended I/O adतress $H^{\prime} 07^{\prime}$, or non-extended I/O Port D.

## Clock Circuitry

The 2656 SMI provides the clock circuitry for the INSTRUCTOR 50. A 3.579545 MHz crystal is used to provide the reference frequency.

## Internal Power Supply

The INSTRUCTOR 50 uses a self-contained A-C power pack that produces 8 VAC a 1.5A. An on-board rectifier and regulator reduces this to 5 VDC. A jumper option permits the use of an alternate 8 VDC source. The INSTRUCTOR 50 may be plugged into any standard 115 VAC domestic wall socket. (European models require 220 VAC primary power.)


Figure 3.4: Memory And I/O Organization

## 4. CONTROLS AND INDICATORS

## Introduction

This chapter provides a brief functional description of the various keys, switches and indicators associated with the INSTRUCTOR 50. See Figure 4.1.

The 12-key Function Control Keyboard and the 16 -key Hexadecimal keyboard enable you to communicate with, enter data, and perform the various system functions associated with the INSTRUCTOR 50. The 8-digit display is used by the USE monitor to display responses to keyed input commands. The other switches and indicators are associated with various INSTRUCTOR 50 facilities.

## Function Control Keyboard

The keys in the left-most column of the function control keyboard (SENS, INT, MON, and RST) are used primarily for system control. All other keys on this keyboard perform functions associated with entry, execution, and debugging of programs.

The RST and MON keys are active at all times. A11 other keys except SENS and INT are normally active only during the monitor mode. Depressing these keys while executing your program has no effect. The SENS and INT keys are active only during execution of a program and have no effect on monitor operation.

However, you may take advantage of the INSTRUCTOR 50's keyboard and display facilities by incorporating calls to the monitor subroutines controlling these devices as part of your program. See Chapter 5 for a description of these subroutines.


Figure 4.1: Controls and Indicators

[^2]Termintes any operation in process and causes the forced jump logic to output a jump instruction sequence resulting in an entry to the monitor mode. The response to a depression of the MON key is the message HELLO on the display panel.

RST When this key is depressed, any current operation and a RESET signal is applied to the 2650 causing tion to begin at address zero. The system does not enter the monitor mode when this key is depressed.

WCAS

ENT NXT

Allows programs to be transferred from the INSTRUCTOR 50 memory to audio cassette tape.

Allows programs to be transferred from audio cassette tape to the INSTRUCTOR 50 memory.

Causes the 2650 to execute a single program instruction and return to the monitor mode, displaying the address of the next instruction to be executed on the monitor display.

Depressing this key terminates the monitor mode and causes program execution to begin at previously specified address. Program execution continues until (1) a breakpoint is encountered; (2) the RST or MON keys are depressed; or (3) the program executes a WRTC or HALT instruction.

Allows you to specify and examine a program breakpoint.
Places the INSTRUCTOR 50 in the Display and Alter Registers mode. In this mode, you may examine and alter the contents of the 2650's general-purpose registers, the program counter value, and the value of the Program Status Word (PSW). This key is also used to initiate entry into the ADJUST CASSETTE and FAST PATCH commands. See Chapter 5.

Places the INSTRUCTOR 50 in the Display and Alter Memory mode. In this mode you may specify memory locations that you wish to examine, and you may alter the contents of these memory locations.

Enters keyed-in data into memory or registers and also causes the contents of the next sequential memory or register location to be displayed. The use of this key during the various monitor operations is described in the detailed command descriptions, Chapter 5.

## Hexadecimal Keyboard

The 16 -key hexadecimal keyboard ( 0 through 9 and A through F) is used to enter address and data parameters as required. This keyboard is also used in conjunction with the REG key on the function control keyboard to enable certain commands. See detailed command descriptions, Chapter 5.

## Eight-Digit Hex Display Panel

The 8-digit display panel is used by the monitor to display prompting messages and responses to keyed input commands. It also displays prompting messages to guide you in the operation of the INSTRUCTOR 50.

## Port Data Input Switches

These eight switches are used to specify a byte of input data at the parallel I/O port. This value is read when the 2650 executes a read I/O port instruction.

## Port Data Indicators

The eight $I / O$ port LEDs reflect the current value in the parallel output port latch. This latch is loaded with the contents of an internal register by a write $I / O$ port instruction.

## Direct/Indirect Interrupt Switch

This switch determines whether the 2650 executes a direct or indirect branch to subroutine when it acknowledges an interrupt request.

## Port Address Select Switch

This switch selects the manner in which the parallel I/O port is addressed. The three modes are: non-extended I/O - Port $D$, extended I/O at port address 0716 , and memory mapped $I / O$ at address $O_{F F F} 16$.

## FLAG Indicator

This LED indicates the current value of the FLAG bit in the $2650^{\prime}$ s Program Status Word. If the FLAG bit is a one, the LED is on. If the FLAG bit is a zero, the LED is off.

## RUN Indicator

The RUN indicator reflects the operating status of the 2650. When the 2650 is executing either the monitor program or a user program, the RUN light is on. The RUN light is off when the 2650 has executed a HALT instruction or when the PAUSE line of the S100 interface has been driven low.

## 5. COMMAND DESCRIPTIONS

## Introduction

This chapter describes the various commands available to the INSTRUCTOR ..... 50user. These commands include:
DISPLAY AND ALTER REGISTERS
DISPLAY AND ALTER MEMORY
FAST PATCH
DISPLAY AND ALTER PROGRAM COUNTER
BREAKPOINT
STEP
WRITE CASSETTE
ADJUST CASSETTE
READ CASSETE
RUN
RESET
In this chapter, each pair of facing pages discusses a single command. Theleft-hand page is devoted to text, while the right-hand page actually showswhat is displayed on the monitor display panel when specific keys are depress-ed. The circled numbers imbedded in the text on the left-hand page correspondwith the circled numbers on the right-hand page.
A discussion of the INSTRUCTOR 50's error messages is presented at the end of this chapter.

## DISPLAY AND ALTER REGISTERS

FUNTION: This command allows you to inspect and alter, if desired, the contents of the 2650's general-purpose registers and/or Program Status Word (PSW).

PROCEDURE:

1. Depress the REG key (1) followed by the register address corresponding to the first register to be inspected, (2)according to the following table:

| REGISTER | REGISTER |
| :--- | :--- |
| ADDRESS |  |
| 0 | R0 |
| 1 | R1, bank 0 |
| 2 | R2, bank 0 |
| 3 | R3, bank 0 |
| 4 | R1, bank 1 |
| 5 | R2, bank 1 |
| 6 | R3, bank 1 |
| 7 | PSU |
| 8 | PSL |

2. The contents of the register are displayed as two hex digits in the data field of the display.
3. The register contents may be modified at this time by keying in a new value followed by ENT/NXT. The numbers keyed in and appearing in the DATA display field are displayed there only and can be edited by simply keying in the correct characters 9. The display shifts to the left each time a new character is entered, and characters shifted out of the two-digit field are lost. The hex value appearing on the display is deposited in the register when the ENT/NXT key is depressed. (10)
4. When the ENT/NXT key is depressed after step 2 or 3 , the next higher register in sequence will be displayed as in step 2 (3) unless the PSL is being displayed, in which case $R 0$ will be the next register displayed.
(10)
5. The command is terminated by initiating any other command.
6. If the keys 9, $B, D$, or $E$ are depressed following REG in step 1 , the key depression will be ignored. If the keys $A, C$, or $F$ are depressed, the INSTRUCTOR 50 will enter the ADJUST CASSETTE, DISPLAY AND ALTER PROGRAM COUNTER, or FAST PATCH commands, respectively. See appropriate command descriptions.

## DISPLAY AND ALTER REGISTERS

EXAMPLES

| KEY | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
| REG | r | Awaiting register address |
| 4 | .r4 $=7 \mathrm{E}$ | R1, bank $1=\mathrm{H}^{\prime} 7 \mathrm{E}^{\prime}$ |
| ENT/NXT | r5 $=0 \mathrm{~F}$ | R2, bank $1=H^{\prime} O F^{\prime}$ |
| ENT/NXT | .r6 $=13$ | R3, bank $1=H^{\prime} 13^{\prime}$ |

Example A: Examine contents of R1 - R3 of bank 1

|  | KEY | DISPLAY | COMMENTS |
| :---: | :---: | :---: | :---: |
| (5) | REG | $\mathrm{r}=$ | Awaiting register address |
| (6) | 7 | . $\mathrm{PU}=04$ | PSU $=\mathrm{H}^{\prime} 04^{\prime}$ |
| (7) | ENT/NXT | .PL $=53$ | PSL $=\mathrm{H}^{\prime} 53^{\prime}$ |
| (8) | 48 | . $\mathrm{PL}=48$ | Wrong data entered |
| (9) | 40 | . $\mathrm{PL}=40$ | Correct data entered |
| (10) | ENT/NXT | .r0 $=72$ | Entered data deposited in PSL and RO contents displayed. |

Example B: Examine contents of PSW and change contents of PSL to H'40'

## DISPLAY AND ALTER MEMORY

FUNCTION: Allows you to examine and optionally alter the contents of memory locations individually. This command is particularly useful when you are debugging your program and wish to examine, verify and/or change the contents of memory locations.

## PROCEDURE:

1. Depress the MEM key (1) followed by the address of the memory location to be inspected. (2) If fewer than four digits are entered, the digits entered are used as the least-significant hexadecimal digits of the address. (2) If more than four digits are entered, the last four digits are used as the address.
2. Depress the ENT/NXT key (3) to display the contents of the specified memory location. The contents are displayed as two hexadecimal digits in the data field of the display.
3. You amy continue to examine the contents of sequential memory locations by depressing the ENT/NXT key. (4) If you wish to alter the contents of any memory location, enter the new data via the hexadecimal keyboard. (8) Only the last two digits entered are retained, so that an error in entry can be corrected by entering the correct data. To deposit the new data into the specified memory location, you may either depress the ENT/NXT key or transfer control to a new function by depressing a function key.

Each time new data is specified, the monitor performs a read-after-write check to verify that you are not attempting to write into a ROM area or into non-existent memory. If the check fails, error message 3 is displayed. To recover from this error, depress the MEM key and repeat the cycle correctly.

## DISPLAY AND ALTER MEMORY

EXAMPLES
(1)

| KEY | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
| MEM | . Ad. $=$ | Awaiting memory address |
| 10 | . Ad. $=10$ | $10=$ Address of memory location to be examined |
| ENT/NXT | . 001002 | H'O2' $^{\prime}=$ contents of memory location 0010 |
| ENT/ NXT | . 0011 FF | Address and contents of next sequential memory location |

Example A: Examine contents of memory location 0010, and move to next sequential memory location.

| KEY | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
| MEM | .Ad. $=$ | Awaiting memory address |
| 2 | .Ad. $=22$ | Address of memory location to be examined |
| ENT/NXT | . 002206 | H'06' $^{\prime}=$ Contents of memory 10cation 0022 |
| 0 5 | . 002205 | Desired contents of memory 10cation 0022 entered and displayed. |
| REG | . $\mathrm{r}=$ | $\mathrm{H}^{\prime} 05^{\prime}$ deposited into memory $10-$ cation 0022, Display and Alter Memory command is terminated, and monitor enters Display and Alter Registers command. |

Example B: Examine contents of memory location 0022, change data, and transfer control to another function.

## FAST PATCH

FUNCTION: The FAST PATCH command allows you to enter long strings of data into memory from the hexadecimal keyboard. Once the starting address is selected, data is loaded into memory sequentially--one byte for every two hex keys depressed. Once keyed in, data may not be changed in the FAST PATCH mode. To change data, you must use the DISPLAY AND ALTER MEMORY command or re-enter the FAST PATCH command starting at the address where the change is required.

## PROCEDURE

1. To enter the FAST PATCH command, depress the REG key (1) on the function control keyboard followed by $F$ on the hexadecimal keyboard. (2)
2. Enter the desired starting address on the hexadecimal keyboard. (3)

NOTE: You may bypass this step and go directly to step 3 to begin at a $\overline{k n o w n}$ starting address. The starting address is known under any one of the following conditions:
a) When a file has been read into memory from a cassette tape by the INSTRUCTOR 50. The file's starting address will be the beginning address for the FAST PATCH.
b) The address from which the last exit from the DISPLAY AND ALTER MEMORY or FAST PATCH command took place.
3. Depress the ENT/NXT key (4) on the function control keyboard to set the starting address. Data may now be entered into the specified address.
4. Enter desired data for the displayed address as two hex digits. (5) Continue entering data in this manner until all data is entered. The INSTRUCTOR 50 automatically increments the memory address as data is entered. (6) 7 (9)
5. Exit the FAST PATCH mode by depressing ENT/NXT or another function key.
(10)
6. A read-after-write check is performed as each byte is deposited. The INSTRUCTOR 50 will display Error 3 if data cannot be stored.

FAST PATCH

## EXAMPLE



## DISPLAY AND ALTER PROGRAM COUNTER

FUNCTION: The DISPLAY AND ALTER PROGRAM COUNTER command allows you to examine or change the address of the first instruction to be executed by the 2650 during execution of a RUN or STEP command.

## PROCEDURE:

1. To enter the DISPLAY AND ALTER PROGRAM COUNTER command, depress the REG key (1) on the function control keyboard followed by $\quad C$ on the hexadecimal keyboard. (2)
2. The display will show the current Program Counter (PC) value as four hexadecimal digits.
3. If you want to change the $P C$ address, enter the desired address on the hexadecimal keyboard. (3)

NOTE: For a multiple-byte instruction, the address entered is the address of the first byte.
4. Depress any command key (4) on the function control keyboard to set the desired starting address. If the ENT/NXT key is used, the INSTRUCTOR 50 transfers control to the DISPLAY AND ALTER REGISTERS command.

## DISPLAY AND ALTER PROGRAM COUNTER

EXAMPLE

| KEY | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
| REG | $\underline{r}=$ |  |
| C | . $\mathrm{PC}=0015$ | $0015=$ present contents of Program Counter. |
| 1 | . $\mathrm{PC}=17$ | Starting address changed to 0017. |
| ENT/NXT | $\mathbf{r}=$ | Sets new starting address, and transfers control to DISPLAY AND ALTER REGISTERS command. |

Set Starting Address for RUN Command to $H^{\prime} 0017^{\prime}$

## BREAKPOINT

The BREAKPOINT COMMAND allows you to enter, clear, or examine a program breakpoint. A breakpoint returns system control from the executing porgram to the monitor and enables you to examine the state of the memory and processor registers, make modifications, if desired, and continue program execution from the point of interruption.

## PROCEDURE:

1. Depress the BKPT key on the function control keyboard (1) to place the INSTRUCTOR 50 in the breakpoint mode.
2. The monitor will display either:
a) A blank data field if a breakpoint address was not specified previously.
b) The address of the breakpoint previously entered.
3. Enter the desired breakpoint address on the hexadecimal keyboard. (2.) If the desired address is already displayed, as in step (ib), reentry is not required.

NOTE: If a breakpoint is set at a multiple-byte instruction, the address specified for the breakpoints should be the address of the first byte.
4. Depress the ENT/NXT key (3) or another function key (4) to set the breakpoint at the address displayed.
5. To clear a breakpoint, depress the BKPT key twice in succession. (5) (6)

NOTE: The breakpoint is inserted into your program when you enter the execulion mode via the RUN command. When the breakpoint is encountered during program execution, the breakpoint address and contents are displayed, preceded by a "-" (minus) sign. The instruction at the breakpoint address is restored and executed prior to this display, and the Program Counter is updated to the address of the instruction following the breakpoints.

## ERROR MESSAGES

During specification of the breakpoint address, the INSTRUCTOR 50 may display one of the following error messages:

ERROR 1 If the user attempts to specify a breakpoints address in the INSTRUCTOR 50's ROM address space or in non-existent memory. To clear this error, depress BKPT once.

ERROR 2 If the user attempts to enter a new breakpoint address after having set a previous breakpoint address by depression of the ENT/NXT key. To clear this error, depress any function key. The original breakpoint address will be saved.

## BREAKPOINT

EXAMPLE

1

2

3

4

5

6

| KEY (S) | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
| BKPT | .b. $\mathrm{P}=$ | No previous breakpoint specified. Waiting for breakpoint address. |
| 44 | .b. $\mathrm{P}=44$ | Breakpoint address entered. |
| ENT/NXT | b. $\mathrm{P}=0044$ | Breakpoint address set. |
| REG | $\mathrm{r}=$ | Breakpoint address set by exiting to another function. |
| BKPT | .b. $P=0044$ | Breakpoint address displayed. |
| BKPT | b. $\mathrm{P}=$ | Breakpoint cleared. |

Set Breakpoint at Address $\mathrm{H}^{\prime} 0044^{\prime}$ and then clear it.

FUNCTION: Causes the 2650 to execute a single instruction and return to the MONITOR mode, displaying the address of the next instruction to be executed on the monitor display.

## PROCEDURE:

1. Enter the address of the first instruction to be executed as described under DISPLAY AND ALTER PROGRAM COUNTER command. (1)
2. Depress the STEP key. (2) The INSTRUCTOR 50 will execute a single instruction and display the address of the next instruction to be executed and the data at that address.
3. At this point you may examine and alter memory and/or register values if desired by using the appropriate commands.
4. Continue as in step 2 to repeat the single-step operation. (3) 4)
5. To exit the single-step mode, depress any function key. 5
6. Note that a breakpoint, if entered, is ignored during single-step operation.

The single-step sequencer and the forced jump logic are used in this mode of operation. Following is the sequence of operations executed by the monitor when the STEP key is depressed:
a) The monitor SINGLE STEP flag is set.
b) Register contents previously stored upon entry to the monitor are restored to the 2650 .
c) The monitor executes a "hidden single step" to determine how many cycles are contained in the instruction to be stepped.
d) The monitor permits execution of one user program instruction by counting the predetermined number of cycles.
e) The registers ( $R 0-R 3, R 1^{\prime}-R 3^{\prime}$ and $P S W$ ) are saved.
f) The Program Counter is updated to the next instruction.
g) The address in the Program Counter and data at that address are displayed. The SINGLE STEP flag is cleared.
h) The monitor exits to the KBD SCAN routine to await user's input.


Single step three instructions starting at address H'0008'

* Since the displayed address is two greater than the starting address ( $H^{\prime} 000 A^{\prime}-H^{\prime} 0008^{\prime}=2$ ), the first instruction executed was a two-byte instuction.


## WRITE CASSETTE

FUNCTION: The WRITE CASSETTE command allows you to write programs and data from memory onto cassette tape. Any good quality audio cassette tape recorder may be used as the output device. The data transfer rate is approximately 300 bits per second.

PROCEDURE:

## General Installation

- Connect the INSTRUCTOR 50's Cassette-Out Jack to the microphone (MIC) input of the cassette deck using the appropriate cable supplied with the $I N-$ STRUCTOR 50 package.
- Install tape in transport.
- Make certain that the tape is positioned so that previously recorded files will not be destroyed when the WCAS command is issued.
- Adjust recorder's input level control, if one is provided, to normal recording level.


## Operation

1. Depress the WCAS key (1) to place the INSTRUCTOR 50 in the WRITE CASSETTE mode.
2. Enter the lower (beginning) address of the file to be written.(2)
3. Depress the ENT/NXT key (3) to set the lower address.
4. Enter the upper (ending) address of the file to be written.
5. Depress the ENT/NXT key (5) to set the upper address.
6. Enter the program start address (the address at which you want your program to begin executing). (6)
7. Depress the ENT/NXT key (7) to set the start address.
8. Enter the file identification (ID) number. (8)

NOTE: The file ID may be any hex value between 00 and $F F$. If no ID is entered, the default file number is 00 .
9. Place the cassette deck in the RECORD mode.
10. Depress ENT/NXT key. (9) This starts a five-second delay prior to actual memory dump to tape. The INSTRUCTOR 50 flashes the FLAG Indicator at one-second intervals during this delay. The message HELLO is displayed (9) when data transfer to tape is completed.
11. During the recording process, a visual indication of the 'dump' can be observed on the I/O port indicators by placing the I/O Port Address Select Switch in the EXTENDED (center) position.

## Tape Deck Shutdown

- Turn the audio tape recorder off.
- If the tape deck has a counter, note its value for future reference.
- Disconnect tape deck and remove and store tape cartridge.


## Error Messages

The INSTRUCTOR 50 will display the message 'Error 7 ' if the value of the specified upper address is less than the value of the lower address.

EXAMPLE

| KEY(s) | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
| WCAS | L.Ad. $=$ | Waiting for lower address of file to be written onto tape. |
| 0 | L.Ad. $=0$ | Lower address entered. |
| ENT/NXT | U.Ad. $=$ | Lower address set. Waiting for upper address. |
| 76 | U.Ad. $=76$ | Upper address entered. |
| ENT/NXT | S.Ad. $=$ | Upper address set. Waiting for start address. |
| 10 | S.Ad. $=10$ | Start address entered. |
| ENT/NXT | . F | Start address set. Waiting for file number. |
| 1 | . $\mathrm{F}=1$ | File ID entered. |
| ENT/NXT | HELLO | File address set. Write data to cassette tape completed. |

Write a file to tape with the following parameters:
File Number $=1$
Beginning Address $=0$
Ending Address $=H^{\prime} 76^{\prime}$
Program Start Address $=H^{\prime} 10^{\prime}$

## ADJUST CASSETTE

FUNCTION: The ADJUST CASSETTE command allows you to adjust the output level of a cassette recorder for proper interface to the INSTRUCTOR 50 during a READ CASSETTE operation.

While most conventional audio cassette recorders are compatible for use with the INSTRUCTOR 50, the playback volume control must be accurately adjusted to ensure proper detection of data by the INSTRUCTOR 50. Otherwise, the data signal may be distorted (volume too high) or may drop below detection thresholds (volume too low).

## PROCEDURE:

## General Installation

1. Check to ensure that the cassette recorder's playback heads and transport mechanism are clean and free from any obstructions.
2. Install tape in transport and rewind to an area known to contain a previously recorded file.
3. Connect the INSTRUCTOR 50's PHONE jack to the cassette deck's PHONE or SPEAKER output jack using the appropriate cable supplied with the INSTRUCTOR 50 package.

## Operation

1. Place the INSTRUCTOR 50 in the ADJUST CASSETTE mode by depressing the REG key on the function control keyboard followed by $A$ on the hexadecimal keyboard. (1)
2. Start playback of previously recorded data.
3. Adjust tape deck VOLUME or LEVEL control. The following three digits will be displayed intermittently during the adjustment process:

U Increase volume
d. Decrease volume

- volume control adjusted correctly

4. When a minus sign (-) (3) is displayed, the audio cassette's playback volume is properly adjusted.
5. During the adjust process, the $I / O$ Port indicators can also be used to observe data being read by the INSTRUCTOR 50 if the I/O Port Address Switch is placed in the EXTENDED (center) position. The display has the following significance:

A11 LEDs OFF
Indicates proper operation or no data.

Some negative number (LED bit 7 ON)

Some positive number (LED bit 7 OFF)

Indicates that the playback level is too low - not enough pulses.

Indicates that the playback level is too high. Tape "noise" is being detected too many pulses.
6. When level is properly set, turn off the cassette deck.
7. Depress the MON key (4) to exit from the ADJUST CASSETTE routine.

EXAMPLE

| KEY (S) | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
| REG A | U | Places INSTRUCTOR 50 in the ADJUST CASSETTE mode. Increase playback level. |
|  | d. | Decrease playback level. |
|  | - | Playback level properly set. |
| MON | HELLO | Exit ADJUST CASSETTE mode. |

FUNCTION: The READ CASSETTE command allows you to read files previously stored on cassette tape using the WRITE CASSETTE command and store these files in the specified RAM locations.

## PROCEDURE:

## General Installation

1. Check to ensure that the cassette recorder's playback heads and transport mechanism are clean and free from any obstructions.
2. Install tape in transport and rewind to desired file location.
3. Connect the INSTRUCTOR 50's PHONE jack to the cassette deck PHONE or SPEAKER output jack using the appropriate cable supplied with the INSTRUCTOR 50 package.
4. Adjust playback level to setting previously determined to be proper by ADJUST CASSETTE operation (See ADJUST CASSETTE command).

## Operation

1. Depress the RCAS key (1) to place the INSTRUCTOR 50 in the READ CASSETTE mode.
2. Depress one or two hex digits (2) corresponding to the file number desired to be read back.

NOTE: The user may elect to read the first file encountered by omitting this step.
3. Depress the ENT/NXT key (3) to set the file ID number.
4. Start the cassette deck in playback mode. The reading of data by the INSTRUCTOR 50 can be visually observed on the I/O Port indicators by placing the $I / O$ Port Address Switch in the EXTENDED (center) position.
5. When the reading of the specified file is completed, the INSTRUCTOR 50 will display the HELLO message.
6. Turn off the audio cassette deck.
7. Data read from tape will be placed at consecutive memory locations starting at the beginning address specified when the file was created. The Program Counter (PC) will be set to the address specified as the program start address when the file was created.

## READ CASSETTE

Error Messages

During the read-in process, any one of the following error messages may be displayed:

- Error 4 - Cassette Block Check Character (BCC) error
- Error 5 - Read Cassette Memory Write Error
- Error 6 - Read Cassette character from tape not ASCII HEX

EXAMPLE

|  | KEY (S) | DISPLAY | COMMENTS |
| :---: | :---: | :---: | :---: |
| 1 | RCAS | . $\mathrm{F}=$ | Places the INSTRUCTOR 50 in the READ CASSETTE mode. Waiting for file ID number. |
| 2 | 1 | . $\mathrm{F}=1$ | File ID number entered. |
| 3 | ENT/NXT |  | Sets file ID number. Begins reading data into memory.* |
| 4 |  | HELLO | File is fully loaded into memory. |

*Flashing I/O Port indicators at this point indicate that the file is being read.

FUNCTION: Terminates the monitor mode and causes program execution to begin at the address specified in the Program Counter. Program execution continues until 1) a breakpoint is encountered, 2) the RST or MON key is depressed, or 3) the user program executes a WRTC (Write to Port C) or HALT instruction.

The RUN command allows program execution to begin at any point in the user program. It is particularly valuable, when used in conjunction with a set breakpoint, for debugging sections of a program. When the RUN key is depressed, the INSTRUCTOR 50 performs the following actions:

1. If a breakpoint was set, the WRTC code is inserted at the specified breakpoint address and a monitor 'BREAKPOINT ENABLED' flag is set. This flag distinguishes a breakpoint 'WRTC' from any other 'WRTC' in the user program when control is returned to the USE monitor by the forced iump logic upon execution of a WRTC instruction.
2. The processor registers are restored to the last values existing when control was returned to the USE monitor after a breakpoint or single step, or to the values specified by you in a DISPLAY AND ALTER REGISTERS operation.
3. The INSTRUCTOR 50 switches to the execution mode by jumping to the address specified in the Program Counter. This address will be the address of the next instruction following a breakpoint or single step, or the address specified by you in a DISPLAY AND ALTER PROGRAM COUNTER operation.

## RESET

FUNCTION: When the RST (RESET) key is depressed, current INSTRUCTOR 50 activity is terminated immediately, and the processor begins program execution at address H'0000. Breakpoint and single-step flags, if set, are ignored. A high (logic one) level appears on the expansion connector RESET pin for as long as the key remains depressed.

When the RESET key is used to initiate program execution from location $H^{\prime} 0000^{\prime}$, the initial processor register values are unknown, and a breakpoint, if previously specified, is not inserted in the user program. Program execution continues until any one of the following occurs:

1. The RESET key is depressed again.
2. A HALT instruction ( $\mathrm{H}^{\prime} 40^{\prime}$ ) is executed. Upon detection of a HALT instruction, the processor halts until the RESET key is depressed again or, if the Interrupt Inhibit PSW bit was not set, until an interrupt occurs.
3. A WRTC Instruction is executed or the MON key is depressed. Control is transferred to the USE monitor and the HELLO message is displayed. When control is returned to the monitor, the address of the last memory fetch is saved in the Program Counter, and register values are saved in monitor RAM. These may be examined by using the appropriate commands.
4. The processor's PAUSE input is raised high via the expansion connector. When this occurs, the RUN indicator light is extinguished. Program execution will begin at the next instruction when PAUSE goes low.

## ERROR MESSAGES

The USE monitor incorporates extensive error checking firmware. If an error is encountered while attempting to execute a command, a message of the form 'Error $n$ ' is presented on the monitor display. Error messages are summarized in Table 5.1.

- Error 1
- Error 2
- Error 3
- Error 4
- Error 5
- Error 6
- Error 7
- Error 8
- Error 9

BREAKPOINT CANNOT BE SET.
INVALID COMMAND.
ALTER OR PATCH MEMORY WRITE ERROR.
CASSETTE BCC ERROR.
READ CASSETTE MEMORY WRITE ERROR.
CHARACTER FROM TAPE NOT ASCII HEX.
START ADDRESS GREATER THAN STOP ADDRESS.
KEYBOARD HAS 2 KEYS IN COLUMN DOWN.
NEXT SINGLE STEP IS INTO MONITOR.

TABLE 5.1: Error Messages

Additional information on each of the above error messages is presented in the following paragraphs.

## Error 1 *BREAKPOINT CANNOT BE SET*

The display message Error 1 indicates that an attempt was made to set a breakpoint at a memory address which is not RAM. A breakpoint is entered by inserting the $W R T C, R O$ code $H^{\prime} B O^{\prime}$ into the memory address specified. A read-after-write check is then performed. If this test fails, the error message is displayed.

Error 2 *INVALID COMMAND*
The display message Error 2 indicates that an incorrect command sequence was entered via the keyboard.

Error 3 *ALTER OR PATCH MEMORY ERROR*
The display message Error 3 indicates that an attempt was made to change the data at a memory address which is not RAM. When changing memory data during
an Alter Memory or Patch Memory operation, a read-after-write check is performed. If this test fails, the error message is displayed.

## Error 4 *CASSETTE BCC ERROR*

When data is written on tape with the WRITE CASSETTE command, a Block Check Character (BCC) is appended to the end of the file. The BCC is recalculated when data is read back with a READ CASSETTE command and compared with the BCC recovered from the tape. If the BCC's do not match, the message Error 4 is displayed, indicating that some problem has occurred in reading the tape.

## Error 5 *READ CASSETTE MEMORY WRITE ERROR*

Data read back from the tape is stored in the INSTRUCTOR 50 at consecutive memory locations starting at the address specified in the tape file. A read-after-write check is performed on each byte stored. If the test fails, the message Error 5 is displayed.

Error 6 *CHARACTER FROM TAPE NOT ASCII HEX*

Data written on tape uses the ASCII code for the characters 0 through $F$. The display message Error 6 indicates that a non-hex character was recovered from the tape. Correct adjustment of playback level should be verified using the ADJUST CASSETTE command.

Error 7 *START ADDRESS GREATER THAN STOP ADDRESS*
The display message Error 7 indicates that the start address in the WRITE CASSETTE command is greater that the specified stop address. The operation cannot be performed.

## Error 8 *KEYBOARD HAS 2 KEYS IN COLUMN DOWN*

The Error 8 message is displayed when the monitor detects that two keys are depressed simultaneously. The monitor cannot decode the action desired.

Error 9 *NEXT SINGLE STEP IS INTO MONITOR*
Single-step operation in the memory area reserved for the USE monitor (H'1000' - H'lFFF') is not permitted and will cause unpredictable results if executed. The display message Error 9 is a warning that such a single-step operation was attempted.


## 6. USING THE INSTRUCTOR 50

## Restrictions on Using the $\mathbf{2 6 5 0}$ Instruction Set

When writing programs, the INSTRUCTOR 50 user has the complete 2650 microprocessor instruction set at his disposal. However, because of the interaction hetween the USE monitor and user hardware and software, certain restrictions must be observed:

1) The USE monitor reserves the WRTC, Rx instruction ( $\mathrm{H}^{\prime} \mathrm{BO} \mathbf{'}^{\prime}$ - H'B3') to indicate the location of a breakpoint in a user program. If this instruction is executed in a user program, control of the system will return to the monitor, and the message HELLO will be displayed.
2) If a HALT instruction (H'40') is executed, processor operation will terminate. This is indicated by the RUN indicator being extinguished. The only ways to reinitiate operation are to depress the RST key or, if interrupts were not inhibited, to cause an interrupt by depressing the INT key.

If a breakpoint is set at a HALT instruction location, the monitor will prevent execution of the HALT, and normal operation will continue.
3) The top of memory page zero is occupied by the USE monitor program. Therefore, the ZBSR and ZBRR instructions with negative displacements should not be used unless entry into the monitor program is -desired. The same applies to interrupt vectors with negative displacements.
4) The USE monitor uses three levels of the 2650 subroutine Return Address Stack (RAS) in its operation. Since the RAS is limited to eight levels, user programs being developed under control of the USE monitor should be limited to a maximum of five levels of subroutines, including interrupt levels.

## Using Interrupts

Interrupts provide a method of interfacing a synchronous program to asynchronous external events. An Interrupt Request forces the 2650 to temporarily suspend execution of the program currently running and branch to an interrupt service routine. Upon completion of the interrupt service routine, the 2650 resumes execution of the interrupted program.

The INSTRUCTOR 50 provides three methods of interrupting the 2650. The first method is a manual interrupt using the INT key on the function keyboard. The second method uses a 60 Hz signal derived from the INSTRUCTOR 50 's power supply to generate interrupt requests once every 16.7 ms . This option
accommodates user programs that require a real-time clock. (For European systems, the real-time clock interrupts occur at a 50 Hz rate or once every 20 ms). The third method of interrupting the INSTRUCTOR 50 is via the S100 bus interface. This section decribes the 2650's interrupt mechanism and provides details on selecting the interrupt options.

The 2650's interrupt mechanism can be selectively enabled or disabled at various points in a user program by setting or clearing the Interrupt Inhibit (II) bit of the processor's Program Status Word (PSW). If the Interrupt Inhibit bit has been set, the 2650 ignores interrupt requests. The Interrupt Inhibit bit may be cleared (thus enabling interrupts) in any of the following four ways:

1) By resetting the processor (depressing the RST key);
2) By executing a Clear Program Status Upper (CPSU) instruction with the proper mask value;
3) By executing a Return from Subroutine and Enable Interrupt (RETE) instruction; or
4) By executing a Load Program Status, Upper (LPSU) instruction.

The interrupt mechanism of the 2650 operates with a vectored interrupt. When the processor accepts an interrupt request, it responds by issuing an INTerrupt ACKnowledge (INTACK). Upon receipt of INTACK, the interrupting device responds by placing an "interrupt vector" on the 2650 data bus. This vector is used as the address, relative to byte zero, page zero, of a branch to subroutine instruction. The interrupt vector may specify either direct or indirect addressing. A vector that specifies direct addressing causes the 2650 to execute a subroutine branch to the address specified by the vector. If an indirect address is specified, the interrupt vector points to the first of two successive memory locations (interrupt vector and interrupt vector +1 ) where the address of the interuupt subroutine is stored. In this case, the processor first fetches the two interrupt subroutine address bytes and then branches to the subroutine. Thus, a direct interrupt vector transfers the program to any location from -64 to +63 relative to byte zero, page zero, and an indirect interrupt vector can transfer the program to any location within the 2650's 32 K addressing range.

If the Interrupt Inhibit bit has been cleared, the INSTRUCTOR 50 responds to an interrupt request with the following sequence of events:

1) The 2650 completes execution of the current instruction.
2) The processor sets the Interrupt Inhibit bit of the PSW (=1).
3) The first byte of a Zero Branch to Subroutine Relative (ZBSR) instruction is inserted in the 2650's internal instruction register.
4) The processor issues INTACK and waits for an interrupt vector to be returned on the data bus.
5) The INSTRUCTOR 50's interrupt logic places the interrupt vector (H'07' or H'87') $^{\prime}$ on the data bus. Whether the interrupt vector specifies
direct ( $\mathrm{H}^{\prime} 07^{\prime}$ ) or indirect ( $\mathrm{H}^{\prime} 87^{\prime}$ ) addressing is determined by the setting of the Direct/Indirect switch on the front panel. If the switch is in the Direct position, the next instruction executed is the instruction at address H'07'. If the switch is in the Indirect position, the next instruction executed is at the address contained in $H^{\prime} 07^{\prime}$ and $\mathrm{H}^{\prime} 08$ '.
6) The 2650 executes the $Z B S R$ instruction. The address of the next instruction in the interrupted program is stored in he 2650's internal subroutine address stack, and the stack pointer is incremented.
7) When the interrupt subroutine is terminated with an RETE or RETC instruction, the 2650 decrements the stack pointer, replaces the current value of the Program Counter with the address previously stored in the subroutine stack, and resumes execution of the interrupted program.

Since the INSTRUCTOR 50 interrupt logic vectors interrupt requests through memory address H'07', user programs that support direct interrupts must place the first byte of the interrupt subroutine at this address. If indirect subroutines are used, the address of the interrupt subroutine must be stored at memory locations $\mathrm{H}^{\prime} 07$ ' and $\mathrm{H}^{\prime} 08 \mathrm{C}$.

As interrupts may occur at any point in a user program, it is entirely possible that they will affect the contents of the 2650 's internal registers with unpredictable results for the interrupted program. This probelm can be solved in two ways. The first way is to tightly control the portions of a user program that can be interrupted by selectively setting and clearing the Interrupt Inhibit (II) bit in the PSW. The second method is to save the 2650's internal registers and Program Status Word upon entering the interrupt subroutine and restoring them before returning from the subroutine.

The INSTRUCTOR 50's interrupt modes can be selected by a combination of switch settings and a jumper option on the printed circuit board. As mentioned previously, the Direct/Indirect switch on the INSTRUCTOR 50's front panel determines whether the interrupt vector generated by the interrupt logic specifies direct or indirect addressing. Whether the 2650 responds to the INT key or the 60 Hz real-time clock is determined by the setting of a slide switch located at the bottom of the INSTRUCTOR 50 case. Optionally, devices external to the INSTRUCTOR 50 can generate interrupt requests via the S 100 bus interface. To accomplish this, a jumper option described in the last part of this section is used.

Following are two programming examples that make use of the INSTRUCTOR 50's interrupt facilities:

## Example 1 - Direct Interrupt

This example is a complete program that first clears the parallel I/O port lights and then maintains a binary counter at the I/O port lights. The count is incremented each time the INT key is depressed. Prior to running this program, you must place the Direct/Indirect switch in the Direct position, and the I/O port address select switch in the Non-Extended position.

| Address | Data | Instruction Mnemonic | Comment |
| :---: | :---: | :---: | :---: |
| 0000 | 76,20 | PPSU H'20' | Set II - inhibit interrupts. |
| 0002 | 75,08 | CPSL H'08' | Operations without carry. |
| 0004 | 1F,00,0A | BCTA, UN, $\mathrm{H}^{\prime} 000 A^{\prime}$ | Branch over interrupt subroutine. |
| 0007 | 84,01 | ADDI, R0, ${ }^{\prime}$ '01' | Increment R0 (counter). |
| 0009 | 17 | RETC, UN | Return from interrupt subroutine. |
| 000A | 20 | EORZ, R0 | Clear RO (counter). |
| 000B | F0 | WRTD, R0 | Write RO to the lights (nonextended). |
| 000C | 74,20 | CPSU H'20' | Clear II (open interrupt window). |
| 000E | 76,20 | PPSU H'20' | Set II (close interrupt window). |
| 0010 | 1F, 00, OB | BCTA, UN H'OOOB' | Branch back to WRTD. |

## Example 2-Indirect Interrupt

This example performs the same function as above but uses indirect interrupts. The interrupt subroutine starts at address H'100'. This address is contained in program locations $\mathrm{H}^{\prime} 07^{\prime}$ and $\mathrm{H}^{\prime} 08^{\prime}$. Prior to running this program, you must place the Direct/Indirect switch in the indirect position but retain the $I / O$ port address select switch in the non-extended position.

| Address | Data | Instruction Mnemonic | Comments |
| :---: | :---: | :---: | :---: |
| 0000 | 76,20 | PPSU H'20' | Set II - Inhibit Interrupts. |
| 0002 | 75,08 | CPSL H'08' | Operations without carry. |
| 0004 | 1F,00,09 | BCTA, UN H'0009' | Branch over interrupt address. |
| 0007 | 01,00 | ACON H'0100' | Interrupt routine address. |
| 0009 | 20 | EORZ, R0 | Clear counter. |
| 000A | F0 | WRTD, R0 | Write R0 to the lights. |
| 000B | 74,20 | CPSU H' $20{ }^{\prime}$ | Clear II - enable interrupts. |
| 000D | 1F,00,0D | BCTA, UN H'000D' | Loop forever. |
| 0100 | 84,01 | ADD1,RO H'01' | Increment counter. |

## Using the I/O Switches and Lights

The 2650 provides several methods for monitoring the status of and controlling the operation of external I/O devices. One such method unique to the 2650 is a serial I/O port formed by the SENSE input pin and the FLAG output pin on the processor. The 2650 also has provisions for two types of parallel I/O instructions, called extended and non-extended. The non-extended $1 / 0$ instructions are one-byte instructions that allow a user program to read from and write to two eight-bit I/O ports: port $C$ and port $D$. The two-byte extended I/O instructions expand the 2650 's I/O capabilities to 256 bidirectional I/O ports.

In addition to the 2650 instructions specifically intended for $1 / 0$ operations, you may choose to use the memory mapped I/O mode. This mode is implemented by assigning a memory address to an I/O device. While a memory mapped I/O port requires more decode logic than either an extended or a non-extended port, it can ba accessed by the full range of 2650 memory referencing instructions. (Refer to Chapter 9 for a description of the 2650 I/O control modes.)

The INSTRUCTOR 50 includes features that demonstrate all of the 2650 's I/O modes. These features are described as follows:

## FLAG and SENSE I/O

The 2650's FLAG and SENSE pins are associated with the flag and sense bits of the processor's internal Program Status Word (PSW). The SENSE bit of the PSW always reflects the signal level on the SENSE pin. Likewise, the level on the FLAG pin always reflects the current value of the flag bit in the PSW.

The user may manually control the value of the sense bit in the PSW using the SENS key on the function control keyboard. When the SENS key is depressed, the SENSE bit is a one. Otherwise, the SENSE bit is a zero.

The INSTRUCTOR 50's Flag indicator on the front panel is driven by the FLAG pin on the 2650, providing a visual indication of the FLAG bit's current value. The FLAG light is on if the FLAG bit is a one, and the light is off if the FLAG bit is a zero.

## Non-Extended I/O

The 2650 can control two bidirectional I/O ports with four single-byte instructions: WRTC, WRTD, REDC and REDD. These instructions move data between port $C$, port $D$ and the 2650 's internal registers.

The INSTRUCTOR 50's front panel parallel I/O port can be assigned as non-extended port $D$ by placing the Port Address select switch in the NON-EXTENDED position. In this position, the I/O port can be accessed with
the WRTD and REDD instructions. This allows you to manually enter data with the input switches by including a REDD instruction in your program. Similarly, your program can write a data value to the output LEDs by executing a WRTD instruction.

## Extended I/O

The 2650 can control up to 256 bidirectional I/O ports with the double-byte instructions WRTE and REDE. The second byte of these instructions specifies the extended I/O port address. The INSTRUCTOR 50's parallel I/O port can be assigned as extended address $H^{\prime} 07^{\prime}$ by placing the Port Address switch in the EXTENDED position. In this mode, the parallel I/O port can be accessed with WRTE and REDE instructions that specify an extended address $H^{\prime} 07^{\prime}$ in their second byte.

## Memory Mapped I/O

Memory mapped $I / O$ is simply a matter of decoding a memory address for enabling an I/O port. To demonstrate this I/O mode, the INSTRUCTOR 50's Port Address select switch can be placed in the MEMORY position. This assigns the parallel I/O port a memory address of H'OFFF'. Thus, any memory reference instruction that specifies $H^{\prime} 0$ FFF' as the source or destination will access the front panel parallel I/O port. When an instruction reads location H'OFFF', the value contained in the specified register will appear in the port output LEDs.

## CALLING MONITOR SUBROUTINES

Now that you are familiar with the 2650 instruction set and have successfully entered a few simple programs, you are undoubtedly ready and anxious to make use of some of the more powerful features provided by the INSTRUCTOR 50. For example, you might want to write a decimal add program using the INSTRUCTOR 50's keyboard and eight-digit display. By calling subroutines within the monitor program, the display can be used to request the two numbers to be added, and the hex keyboard can be used to enter the numbers. After the two numbers have been entered, and their sum calculated, another monitor subroutine can be called to display the results of the addition. This section describes these subroutines and provides examples in their use.

In addition to subroutines that provide easy access to the INSTRUCTOR 50's keyboard and display, the monitor program contains other subroutines that are useful in writing application programs. Refer to the program listing in Chapter 11 for additional information on other subroutines.

The monitor subroutines are called with Zero Branch to Subroutine Relative (ZBSR) instructions. The ZBSR instruction specifies a subroutine relative to byte zero, page zero. The relative addressing range is -64 to +63 . Since the 2650 uses an 8 K page addressing scheme, ZBSR instructions with a negative offset (relative address) wrap back around to the top of the first 8 K page. The top of the first 8 K page in the INSTRUCTOR 50 is located within the monitor program and contains a table of indirect subroutine addresses. Thus, the monitor subroutines can be called by ZBSR instructions that specify indirect addressing and have the negative offset that points to the desired
subroutine. The addresses required to call the various monitor subroutines are included in the description of each subroutine.

The subroutine descriptions include a list of the 2650 registers used in their execution. Unless otherwise specified, the contents of these registers will contain meaningless data when the subroutine returns control to the user program. Therefore, registers that contain important user program information must be stored in a memory location before the monitor subroutine is called.

When calling monitor subroutines, caution must be exercised to avoid overflowing the 2650 's internal 8-level subroutine stack. Since some of the useraccessible subroutines call other subroutines within the monitor program, each subroutine description includes the number of other subroutines called during its execution. This information allows you to calculate the number of subroutine stack levels required by your program and insures that this number never exceeds eight.

## MOVE SUBROUTINE

Calling Instruction:

| Mnemonic | Hex Value |
| :--- | :--- |
| ZBSR *MOV | BB,FE |

## Registers Used:

$$
\begin{aligned}
& \text { R1 }=\text { Message Pointer }-1 \text { (high-order byte) } \\
& \text { R2 }=\text { Message Pointer }-1 \text { (low-order byte) }
\end{aligned}
$$

Subroutine Leve1s Used: 0

## Function:

MOVE fetches an eight-byte message within the user's program and stores the eight bytes in the monitor's display buffer. When combined with the DISPLAY subroutine, MOVE allows you to write messages on the INSTRUCTOR 50's eightdigit display. Any of the INSTRUCTOR 50's characters can be used in assembling a message.

## Operation:

Before calling MOVE, you must store an eight-byte message within your program. The location of the sequential message bytes is transferred to MOVE by storing the address of the first message byte in R1 and R2. prior to calling the subroutine. Because of the algorithm used to implement the MOVE subroutine, it is necessary to subract one from the message pointer before it is stored in Rl and R2. Following is an example of the MOVE subroutine call and a list of the hexadecimal values for the INSTRUCTOR 50's display characters.


Hex Values of Display Characters

| Character | Value | Character | Value | Character | Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| *0.0 | $\mathrm{H}^{\prime} 0 \mathrm{O}^{\prime}$ | *A | $H^{\prime} O A^{\prime}$ | *H | $\mathrm{H}^{\prime} 14^{\prime}$ |
| *1.I | $\mathrm{H}^{\prime} 01{ }^{\prime}$ | *B | $\mathrm{H}^{\prime} O \mathrm{~B}^{\prime}$ | *0 | $\mathrm{H}^{\prime} 15^{\prime}$ |
| *2 | $\mathrm{H}^{\prime} 02{ }^{\prime}$ | * C | $\mathrm{H}^{\prime} O \mathrm{C}^{\prime}$ | * $=$ | $\mathrm{H}^{\prime} 16^{\prime}$ |
| *3 | $\mathrm{H}^{\prime} 03^{\prime}$ | *D | $\mathrm{H}^{\prime} O D^{\prime}$ | *BLANR | $\mathrm{H}^{\prime} 17^{\prime}$ |
| * 4 | $\mathrm{H}^{\prime} 04^{\prime}$ | *E | $\mathrm{H}^{\prime}$ OE' | *J | $\mathrm{H}^{\prime} 18^{\prime}$ |
| *5. 5 | $\mathrm{H}^{\prime} 05^{\prime}$ | *F | $\mathrm{H}^{\prime}$ OF' | *- | $\mathrm{H}^{\prime} 19^{\prime}$ |
| *6.G | $\mathrm{H}^{\prime} 06^{\prime}$ | *P | $\mathrm{H}^{\prime} 10{ }^{\prime}$ | * | $\mathrm{H}^{\prime} 1 \mathrm{~A}^{\prime}$ |
| *7 | $\mathrm{H}^{\prime} 07^{\prime}$ | *L | $\mathrm{H}^{\prime} 11^{\prime}$ | *Y | $H^{\prime} 1 B^{\prime}$ |
| *8 | $\mathrm{H}^{\prime} 08{ }^{\prime}$ | *U | $\mathrm{H}^{\prime} 12^{\prime}$ | *N | $\mathrm{H}^{\prime} 1 \mathrm{C}^{\prime}$ |
| *9 | H'09 | *R | $\mathrm{H}^{\prime} 13^{\prime}$ |  |  |

## DISPLAY SUBROUTINE

Calling Instruction:

| Mnemonic | Hex Value |
| :--- | :--- |
| ZBSR *DISPLY | BB, EC |

## Registers Used:

R0, R1, R2, R3
On entry RO = Display Command
On exit $\mathrm{RO}=$ Key Value (optional)

## Subroutine Levels Used: 0

## Function:

When used with the MOVE subroutine, DISPLAY writes messages on the INSTRUCTOR 50's eight-digit display. DISPLAY reads the message stored in the monitor's display buffer with MOVE and writes the message on the display. Optionally, DISPLAY can be used to read the function and data keyboards and return the value of a depressed key.

## Operation:

DISPLAY has three modes of operation that are selected by writing a command byte in RO prior to calling the subroutine. The DISPLAY commands and the functions they specify are summarized below:

Value Placed
in R0
$H^{\prime} 00^{\prime} \quad$ Displays message in display buffer until a function or data key is depressed. Returns the value of the depressed key in R0.

H'O1' Makes one pass through the DISPLAY subroutine and does not read the keyboards. A single pass through the DISPLAY subroutine will not produce a visible display. Hence, when this command is used, it should be part of a loop that calls DISPLAY a sufficient number of times to illuminate the message.
$H^{\prime} 80^{\prime} \quad$ This command is identical to the $H^{\prime} 00^{\prime}$ command except that the decimal point of the most-significant (far-left) digit is illuminated.

The function and data key values returned in $R 0$ when operating in response to commands $\mathrm{H}^{\prime} 00^{\prime}$ and $\mathrm{H}^{\prime} 80^{\prime}$ are listed in the following table. This is followed by an example of the MOVE and DISPLAY subroutine calls that displays the message HELLO until the RUN key is depressed.

| Key | Value | Key | Value | Key | Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{H}^{\prime} 00{ }^{\prime}$ | 8 | $\mathrm{H}^{\prime} 08{ }^{\prime}$ | WCAS | $\mathrm{H}^{\prime} 80^{\prime}$ |
| 1 | $\mathrm{H}^{\prime} 01{ }^{\prime}$ | 9 | $\mathrm{H}^{\prime} 09^{\prime}$ | BKP | $\mathrm{H}^{\prime} 81^{\prime}$ |
| 2 | $\mathrm{H}^{\prime} 02{ }^{\prime}$ | A | $\mathrm{H}^{\prime} 0 \mathrm{~A}^{\prime}$ | RCAS | $\mathrm{H}^{\prime} 82{ }^{\prime}$ |
| 3 | $\mathrm{H}^{\prime} 03^{\prime}$ | B | $\mathrm{H}^{\prime} 0 \mathrm{~B}^{\prime}$ | REG | $\mathrm{H}^{\prime} 83^{\prime}$ |
| 4 | $\mathrm{H}^{\prime} 04^{\prime}$ | C | $\mathrm{H}^{\prime} 0 \mathrm{C}^{\prime}$ | STEP | $\mathrm{H}^{\prime} 84^{\prime}$ |
| 5 | $\mathrm{H}^{\prime} 05^{\prime}$ | D | $\mathrm{H}^{\prime}$ OD' | MEM | $\mathrm{H}^{\prime} 85^{\prime}$ |
| 6 | $\mathrm{H}^{\prime} 06^{\prime}$ | E | $\mathrm{H}^{\prime} 0 \mathrm{E}^{\prime}$ | RUN | $\mathrm{H}^{\prime} 86^{\prime}$ |
| 7 | $\mathrm{H}^{\prime} 07{ }^{\prime}$ | F | $\mathrm{H}^{\prime}$ OF' | ENT/NXT | $\mathrm{H}^{\prime} 87^{\prime}$ |

Example of Move and Display Subroutine Calls

Address

0010
0012

0014
0016
0018

001A

001C

001F
-
-
0100
$0101 \quad 14$
0102 OE
010311
0104
0105
0106
0107
$1 \mathrm{C}, 00,16$ BCTA, UN H'0016'

1
00
Data Instruction Mnemonic

05,00
$06, \mathrm{FF}$

BB, FE
04,00
BB, EC
E4, 86
1C, XX, XX

## 17

14
OE
11
11

17
17

LODI,R1 H'O0' LODI,R2 H'FF'

ZBSR *MOV

LODI,RO H'OO'
ZBSR *DISPLY
COMI,RO H'86'
BCTA, EO H'XXXX'


[^3] 00 7

## USER DISPLAY SUBROUTINE

## Calling Instruction:

```
Mnemonic Hex Value
ZBSR *USRDSP BB,E6
Registers Used:
R0, R1, R2, R3
On entry R3 = Display Command
    R1 = Message Pointer -1 (high order)
    R2 = Message Pointer -1 (low order)
On exit RO = Key value (optional)
Subroutine Levels Used: 2
```


## Function:

USER DISPLAY combines the functions of MOVE and DISPLAY. That is, USER DISPLAY moves an eight-byte message from a user program to the display buffer and then displays the message. As with DISPLAY, this subroutine may be used to read the function and data keyboards.

## Operation:

Before calling USER DISPLAY, you must load the first address of your message table ( -1 ) in R1 and R2. Additionally, R3 must be loaded with the desired command as in the DISPLAY subroutine.

The following example of a USER DISPLAY subroutine call displays the message HELLO until the RUN key is depressed. (This example is functionally equivalent to the example for the DISPLAY subroutine).

| Address | Data | Instruction Mnemonic | Comment |
| :---: | :---: | :---: | :---: |
| 0010 | 05,00 | LODI,R1 H'00' | Place message table pointer -1 in R1 and R2. |
| 0012 | 06,FF | LODI, R2 H'FF' |  |
| 0014 | 07,00 | LODI,R3 H'00' | Place command byte in R3. |
| 0016 | BB, E6 | ZBSR *USRDSP | Call USER DISPLAY. |
| 0018 | E4, 86 | COMI,RO H'86' | Compare returned key value to RUN's value. |
| 001A | 1C, XX, XX | BCTA, EO H'XXXX' | Branch to XX , XX if equal. |
| 001D | 1F,00,10 | BCTA, UN H ${ }^{\prime} 0010^{\prime}$ | If not equal, loop back and get another key. |
| 0100 | 17 |  | First byte of message table $=$ blank |
| 0101 | 14 |  | $=\mathrm{H}$ |
| 0102 | OE |  | $=\mathrm{E}$ |
| 0103 | 11 |  | $=\mathrm{L}$ |
| 0104 | 11 |  | $=\mathrm{L}$ |
| 0105 | 00 |  | $=0$ |
| 0106 | 17 |  | = blank |
| 0107 | 17 |  | Last byte of message table = blank |

## NIBBLE SUBROUTINE

## Calling Instruction:

| Mnemonic | Hex Value |
| :--- | :--- |
| ZBSR *DISLSD | BB,F4 |

## Registers Used:

```
R0 and R2
On entry: RO = byte (high-order nibble, low-order nibble)
On exit: R0 = high-order nibble
    Rl = low-order nibble
```

Subroutine Levels Used: 1

## Function:

NIBBLE takes an eight-bit byte and separates it into two bytes, each containing one of the original four-bit nibbles. This subroutine is useful in user programs that display a register or memory data value on the INSTRUCTOR 50 display. The NIBBLE subroutine is an invaluable aid in converting binary data to hexadecimal values.

## Operation:

The byte to be separated in passed to NIBBLE in RO. NIBBLE then takes the least-significant four bits (low-order nibble) from R0 and places them in the four least-significant bits of R1. When NIBBLE returns program control to your program, RO contains the low-order nibble, and R1 contains the high-order nibble. The most - significant four bits of both RO and Rl contain zeros. A functional example of NIBBLE is shown below. This is followed by an example of a NIBBLE subroutine call.

| On entry: | $R 0=F 3$ |
| :--- | :--- |
| On exit: |  |
|  | $R 0=0 F$ |
|  | $R 1=03$ |

Example of NIBBLE subroutine Call

| Address | Data | Instruction Mnemonic | Comment |
| :---: | :---: | :---: | :---: |
| 0000 | 70 | REDD, R0 | ```Read I/O port (Non-Extended) into RO.``` |
| 0001 | BB, F4 | ZBSR *DISLSD | Cal1 NIBBLE subroutine. |
| 0003 | CD, 01,07 | STRA,R1 H'01,07' | Store low-order nibble in message table. |
| 0006 | CC, 01,06 | STRA, R0 H'01, $06{ }^{\prime}$ | Store high-order nibble in message table. |
| 0009 | 05,00 | LODI, R1 H'00' | Place message table pointer ( -1 ) in R1 and R2. |
| 000B | 06,FF | LODI,R2 H'FF' |  |
| 000D | 04,00 | LODI, RO H'00' | Place display command in R0. |
| 000F | BB, E6 | ZBSR*USRDSP | Cal1 USER DIAPLAY subroutine. Displays previous Port $D$ value. Allows new I/O value to be set up in switches. Exits when any key is depressed. |
| 0011 | 1B, 6D | BCTR, UN H'6D' | Loop back to 0000 and get new I/O value. |
| 0100 | 13 |  | ```= "R" (first byte of message table).``` |
| 0101 | OE |  | = "E" |
| 0102 | OD |  | = "D" |
| 0103 | OD |  | = "D" |
| 0104 | 16 |  | = "=" |
| 0105 | 17 |  | = "blank" |
| 0106 | 17 |  | $\begin{aligned} & =\text { "blank" (high-order nibble } \\ & \text { will be stored here). } \end{aligned}$ |
| 0107 | 17 |  | ```= "blank" (low-order nibble will be stored here).``` |

## INPUT DATA SUBROUTINE

## Calling Instruction:

Mnemonic

ZBSR *GNP
BB,FA

## Registers Used:

On entry: RO = Input Command
On exit: $\quad$ RO $=$ Two Data Key Values
R1 = Two Data Key Values (optiona1)
R2 = Function Key Value
R3 = Data Entered Indicator

Subroutine Leve1s Used: 1

## Function:

INPUT DATA displays the contents of the display buffer and scans the data keyboard for data entry. As data is keyed in, the subroutine writes the input data in the least-significant digits of the display. When a function key is depressed, USER DISPLAY returns to the main program with the input data and function key values in the 2650 's internal registers.

## Operation:

INPUT DATA has two selectable modes of operation. Mode selection is made by writing an input command byte in RO before calling the subroutine. The input command bytes and the functions they specify are listed as follows:


The four or five-digit message to be displayed by INPUT DATA must be placed in the monitor's display buffer before INPUT DATA is called. The message characters displayed are taken from the first four or five bytes of the eight-byte message table transferred to the display buffer by the MOVE subroutine.

The data values input to INPUT DATA are returned to the main program in RO for the two-digit input mode and to RO and R1 for the four-digit input mode. In the two-digit input mode, the most-significant data value entered is returned to the most-significant nibble of RO, and the least-significant data value is returned to the least-significant nibble of $R 0$. In the four-digit input mode, the two most-significant data values are returned in R1, and the two leastsignificant data values are returned to RO.

When data entry is terminated with a function key depression, the value of the function key is returned to $R 2$, and a data entered indicator value is returned to R3. If no data has been entered before a function key is depressed, R3 will contain the value $H^{\prime} 7 F^{\prime}$. If data has been entered, R3 will contain a value of $H^{\prime} 00^{\prime}$. The following example illustrates how data is returned to the user program. (This is followed by an example of an INPUT DATA call.)

From Input Data Subroutine


## MODIFY DATA SUBROUTINE

## Calling Instruction:

| Mnemonic | Hex Value |
| :--- | :--- |
| ZBSR *GNPA | BB,FC |

Registers Used:
R0, R1, R2, R3
On entry: $\quad$ RO $=$ Input command
On exit: $\quad$ R0 $=$ Two Data Key Values
R1 = Two Data Key Values
R2 = Function Key Values
R3 = Data Entered Indicator

Subroutine Levels Used: 1

## Function:

MODIFY DATA is very similar to INPUT DATA. The major difference is that the initial display message can use all eight digit positions on the INSTRUCTOR 50 display panel. MODIFY DATA enables a program to display data values that were previously entered with INPUT DATA and allows these data values to be modified.

## Operation:

As with INPUT DATA, MODIFY DATA has two modes of operation that are selected by writing an input command byte in RO prior to calling the subroutine. The input commands and their respective functions are listed below:

Value Placed in R0 Resulting Function

| $H^{\prime} 00^{\prime}$ | Displays an eight-digit message and accepts four digits <br> of data. After the first data key is depressed, the |
| :--- | :--- |
| four least-significant digits of the display are clear- |  |
| ed. Each new data value entered is then displayed in |  |
| the least-significant display digit, and previously en- |  |
| tered values are shifted left. Data entry is terminat- |  |
| ed when a function key is depressed. |  |

The eight-digit message to be displayed must be transferred to the monitor's display buffer with MOVE before MODIFY DATA is called. The values for the data entered indicator are the same for MODIFY DATA as for INPUT DATA. That is, R3 contains $H^{\prime} 00^{\prime}$ if RO and R1 contain valid data and $H^{\prime} 7 F^{\prime}$ if a function key was depressed before data was entered. The following example illustrates operation of MODIFY DATA. This is followed by an example of a MODIFY DATA subroutine call.

From Modify Data


## Jumper Options

The INSTRUCTOR 50's versatility is enhanced by jumper options on the printed circuit board. These options allow you to modify the system's basic configuration. The jumpers are accessible through cutouts at the bottom of the INSTRUCTOR 50's plastic housing. Figure 6.1 identifies the location of the various jumpers and their configuration. The factory supplied configurations are identified by asterisks (*) in the jumper pin description tables.

Jumper A - Interrupt Selection
As described previously, a switch at the bottom of the INSTRUCTOR 50 allows you to select interrupts from the interrupt key on the function keyboard or from the input line frequency clock. Jumper 'A' provides additional interrupt flexibility by allowing interrupt requests $f$ rom external logic via the bus interface connector. If this option is exercised, interrupt requests from external logic will result in a vectored interrupt through memory address $H^{\prime} 0007^{\prime}$. The setting of the DIRECT/INDIRECT switch on the front panel determines whether an externally generated interrupt request results in a direct or indirect subroutine branch. The pin descriptions for jumper ' $A$ ' are defined in the following table:

## JUMPER A Pin Descriptions

Pins
Connected Description

| 1-2* | No mal operation. The 2650 recognizes interrupt requests the interrupt key or the real-time clock, depending on the tion of $S 6$. | from posi- |
| :---: | :---: | :---: |
| 2-4 | Bus interface. The 2650 recognizes interrupt requests from interface signal VIO (pin 4). The interrupt latch is set on rising edge of VIO. | the the |
| 2-39 | Bus interface inverted. This configuration is identical to 2-4 option except that the | the |
| 3-4 | interrupt latch is set on the falling edge of VIO. |  |



The bus interface includes three pins for $S 100$ interface clock requirements. The jumper 'B' option allows you to select between two clock signals generated by the INSTRUCTOR 50. The first clock is the same 895 KHz clock available to the 2650.

The second clock is the 2650 OPREQ signal gated by the forced jump logic enable (i.e., the OPREQ clock is inhibited whenever the forced jump logic has control of the 2650's address and data busses). The pin descriptions for jumper ' $B$ ' are defined in the following table:

## JUMPER B Pin Definitions

## Clock Source Pins

Pin Numbers DESCRIPTION
11,12 These pins are driven by the INSTRUCTOR 50 's 895 KHz system clock.

13,14 These pins are driven by the conditioned OPREQ signal. The frequency is approximately 303 KHz . (NOTE: This clock is not a continuous frequency. Some $2 \overline{650}$ instructions are executed without generating OPREQ).

S100 Clock Pins

Pin Numbers
8
9
10

## Description

This pin is connected to the Sl00 bus signal 01 , pin 25. This pin is connected to the Sl00 bus signal 02, pin 24. This pin is connected to the S100 bus signal CLOCK, pin 49.

Jumper C - Power Source Select
The INSTRUCTOR 50 is designed to operate with its own internal power supply used in conjunction with the wall transformer supplied with the system. Optionally, the input to the INSTRUCTOR 50's 5-volt regulator can be supplied from the interface bus connector. Jumper ' $C$ ' supports this option. The pin descriptions for jumper ' $C$ ' are defined in the following table:

## JUMPER 'C' Pin Definitions

## Pin Connected Description

18-20* Normal operation. The INSTRUCTOR 50's power requirements are supplied by the wall transformer.
18-19 The INSTRUCTOR 50's power requirements are supplied by an 8 -volt unregulated $D-C$ source applied via the bus interface connector.

The INSTRUCTOR 50's cassette interface provides two reco rding signal levels. Jumper ' $D$ ' selects between a 30 mV rms record $l$ level and a 300 mV rms record level. The pin descriptions for jumper ' $D$ ' are defined in the following table:

## Jumper 'D' Pin Definitions

Pins Connected Description15-17* This option provides a 30 mV rms record level to the cas-sette.
16-17 This option provides a 300 mV rms record level to the cas-sette.





$0.9+3$


## 7. SYSTEM EXPANSION

## Introduction

Microprocessors have had a tremendous impact on the hobbyist computer market. Beginning with Altair's 8800 home computer, the hobbyist market has literally exploded with new products. These new products include not only basic computers but a host of small support systems or peripheral boards. The first peripheral boards were simple memory expansion boards, but today there are a wide variety of peripherals available. There are television interfaces for computer graphics, floppy disc interfaces for mass storage, and even a board that synthesizes human speech.

The majority of these peripheral boards are designed to be compatible with the Altair 8800 bus. As more and more Altair 8800 -compatible systems were introduced, this microcomputer bus was given an industry wide name, the S 100 bus.

The INSTRUCTOR 50's S100 interface (an edge connector at the back of the unit) transforms a simple learning device into a small system computer limited only by the number and type of peripheral boards used. Moreover, the powerful program/data entry and debug facilities of the basic INSTRUCTOR 50 are extended to any device connected to the S 100 bus interface.

Because the Altair 8800 home computer was based on the 8800 , many of the S100 bus signals are essentially 8080 signals. Many of these signals, such as the two-phase clock and negative supply voltage, are not required by state-of-theart microprocessors like the 2650. Hence, the INSTRUCTOR 50's S100 interface bus is not pin-for-pin compatible with Altair's original bus. However, the INSTRUCTOR 50's interface bus contains the most commonly used signals and can be easily connected to the majority of S100 peripherals. In addition to the common S100 bus signals, spare pins on the S 100 pin bus have been assigned 2650 signals (e.g., OPREQ, R/W, and M/IO). Thus, custom interfaces can be designed with the 2650 control logic, instead of the more cumbersome 8080 interface bus logic. In short, the INSTRUCTOR 50's S100 interface opens up the entire universe of home computer peripherals to owners of the INSTRUCTOR 50 training system.

The INSTRUCTOR 50 bus interface signals are described in Table 7.1.


INSTRUCTOR 50 INTERFACE BUS SIGNALS (*Indicates a 2650 bus signal)

| Pin 非 | Mnemonic |
| :---: | :---: |
| 1 | +8V |
| 2 | +16V |
| 3 | XRDY |
| 4 | VIO |
| 5 | Not used |
| 6 | Not used |
| 7 | Not used |
| 8 | Not used |
| 9 | Not used |
| 10 | Not used |
| 11 | Not used |
| 12 | R/W* |

13 WRP*

Read/Write. A 2650 control signal that indicates whether the processor is performing a read or write operation with an external peripheral board. As with all of the 2650 control signals, $R / W$ is valid only when OPREQ is true.

NOTE: An asterisk (*) indicates non-S100 2650 control signals.

Write Pulse. A 2650 control signal that is generated during memory or I/O write sequences. WRP may be used to strobe data into the selected device.

| 14 | M/IO* | Memory/Input-Output. A 2650 signal that is generated during memory or $I / 0$ write sequences. WRP may be used to strobe data into the selected device. |
| :---: | :---: | :---: |
| 15 | RESET* | Reset. When driven high, RESET performs the same operation as depressing the RST key on the INSTRUCTOR 50 front panel. That is, the 2650 is reset and begins executing the user program at location $H^{\prime} 0000^{\prime}$ 。 |
| 16 | RUN/WAIT* | Run/Wait. A 2650 control signal that indicates whether the 2650 is in the wait state or is executing a program. |
| 17 | PAUSE* | Pause. This 2650 control signal input is provided for Direct Memory Access (DMA) operations. When driven high, this signal causes the 2650 to enter the WAIT state after completing the instruction currently being executed. |
| 18 | Not used |  |
| 19 | Not used |  |
| 20 | Not used |  |
| 21 | Not used |  |
| 22 | Not used |  |
| 23 | Not used |  |
| 24 | 01 | Phase 1 Clock. 01 may be driven by the 895 KHz system clock or the 2650 OPREQ signal depending on the configuration of the Jumper $B$ option. |
| 25 | 02 | Phase 2 Clock. 02 may be driven by the system clock or OPREQ depending on the configuration of Jumper B. |
| 26 | Not used |  |
| 27 | Not used |  |
| 28 | Not used |  |
| 29 | A5 | Address Bit 5 |
| 30 | A4 | Address Bit 4 |
| 31 | A3 | Address Bit 3 |
| 32 | A15 | Address Bit 15. Since the 2650 has an address range of 32 K , this line is grounded. |
| 33 | A12 | Address Bit 12 |




| 74 | Not used |  |
| :---: | :---: | :---: |
| 75 | Not used |  |
| 76 | Not used |  |
| 77 | PWR | PROCESSOR WRITE. PWR indicates that the data bus is valid and may be accepted by the addressed memory location or output device. |
| 78 | PDBIN | PROCESSOR DATA BUS IN. PDBIN indicates that the 2650 is readng data from the addressed memory location or input device. PDBIN may be used to enable the selected device's data bus drivers. |
| 79 | A0 | Address Rit 0 |
| 80 | A1 | Address Bit 1 |
| 81 | A2 | Address Bit 2 |
| 82 | A6 | Address Bit 6 |
| 83 | A7 | Address Bit 7 |
| 84 | A8 | Address Bit 8 |
| 85 | A13 | Address Bit 13 |
| 86 | A14 | Address Bit 14 |
| 87 | Al1 | Address Bit 11 |
| 88 | D02 | Data Out Bit 2 |
| 89 | D03 | Data Out Bit 3 |
| 90 | D07 | Data Out Bit 7 |
| 91 | DI4 | Data In Bit 4 |
| 92 | DI5 | Data In Bit 5 |
| 93 | DI6 | Data In Bit 6 |
| 94 | DII | Data In Bit 1 |
| 95 | DIO | Data In Bit 0 |
| 96 | Not used |  |
| 97 | Not used |  |
| 98 | Not used |  |cates that power has been applied to the INSTRUCTOR50 and the system is being reset. POR may be usedto reset peripheral boards on the Interface Bus.

GROUND. System Ground.





| Whmore meteve | , Thuoem | 01\% | 005 |
| :---: | :---: | :---: | :---: |

## Introduction



The INSTRUCTOR 50 is typical of modern microcomputers, reflecting many of the recent advances in microprocessor techiology. For example, the current trend in microcomputer design is to replace logic functions implemented with SmallScale Integration (SSI) and Medium-Scale Integration (MSI) circuits with complex Large-Scale Integration (LSI) microprocessor support circuits. This trend is exemplified in the $\operatorname{INSTRUCTOR} 50$ which makes use of the 2650 microprocessor and the 2656 System Memory Interface. These two chips alone constitute a basic microcomputer. Beyond this two-chip microcomputer, the remainder of the circuits on the INSTRUCTOR 50 Printed Circuit Board are devoted to providing the microcomputer with man-machine and machine-machine interfaces.

This chapter describes the hardware and software associated with the INSTRUCTOR 50 system. The intent is not to give a detailed exposition for maintenance purposes. The INSTRUCTOR 50 comes fully assembled and debugged ready to be plugged in and used and requires little or no maintenance. Rather, the intent is to introduce you to the basic fundamentals of modern microcomputer design.

## Basic Concept

The functional heart of computers in general and microcomputers in particular is the system program. The programis a logical sequence of machine instructions that monitor system status, and, based on that status, decides what control actions to take. A computer's Central Processing Unit (CPU) is a device that reads instructions from program storage and, by executing the instructions, performs all of the arithmetic and logical operations required by the system program. The CPU also provides the system program with the physical means to access and control the system's I/O functions. The INSTRUCTOR 50's CPU is the 2650 microprocessor.

The 2650 fetches instructions from program storage and comminicates with the system I/O circuits via its address bus, control bus, and data bus. As the 2650 executes each instruction, the address and control bus values specify the device to be communicated with (memory location, $\ddagger / 0$ device, etc.), and the data bus serves as information conduat between the processor and the selected device. This information transfer scheme defines the system's basic architecture illustrated in Figure 8.1.

Considerable savings in parts count was realized by decoding the I/O device addresses within the 2656 SMI.

Thus, when the 2650 executes an instruction that references an $I / O$ device (e.g., the parallel I/O port), that device s address is asserted on the address bus, and the Programmable Gate Array within the SMI decodes the .address and generates the $1 / 0$ device's enable signal. Thus enabled; the selected $I / 0$ device either accepts data from or returns data to the 2650 over the data bus. As the 2650 executes each instruction, it selects the device

specified by the instruction (program storage, user RAM, an I/O device, etc.) with the address bus and communicates with the selected device via the data bus.

## Detailed Block Diagram Description

A detailed block diagram of the INSTRUCTOR 50 is presented in Figure 8.2. This section gives a description of each of the major functional blocks illustrated in Figure 8.2

## The Microcomputer

As mentioned previously, the basic microcomputer consists of the 2650 microprocessor and the 2656 System Memory Interface (SMI). The 2650 provides the following functions:

8-bit ALU

Internal Registers

Bus Interface Logic

Program Counter The program counter is used to generate program stor-

Interrupt Logic The interrupt logic performs all functions required to respond to an interrupt request from an external device.
The Arithmetic Logic Unit performs all of the arithmetic and logical operations required for program execution. age addresses.

The 2650's seven internal registers provide temporary data storage and serve as a link between the ALU and external data storage, such as RAM locations and I/O devices.

The bus interface logic distinguishes between memory and I/O device addresses and specifies the direction of data transfers between the processor and external data storage.

The 2650 microprocessor is surrounded with bus drivers (buffers). Because the 2650 is fabricated using an MOS process, its output pins can drive only one TTL load. The bus drivers buffer the 2650 outputs and are able to drive all of the loads on the INSTRUCTOR 50's busses.

The buffered 2650 data, address and control busses are connected directly to the 2656 SMI. The SMI contains the 2 K monitor program, 128 bytes of scratchpad RAM, a system clock generator, and an eight-bit I/0 port. The eight-bit I/O port is controlled by a mask Programmable Gate Array (PGA). As configured for the INSTRUCTOR 50, the PGA decodes the address bus and provides eight I/O chip enables for the user RAM and I/O devices. Table 8.1 lists the functions of these outputs.

A11 of the monitor program's scratchpad memory requirements are met by the SMI's 128 byte RAM. In fact, the monitor only requires 64 bytes, thus leaving the remaining 64 bytes for user storage. It should be noted, however, that while the INSTRUCTOR 50 enables you to access these 64 bytes of the SMI's RAM with the DISPLAY AND ALTER MEMORY command and the FAST PATCH command, the SINGLE STEP and BREAKPOINT commands are not supported within this memory






space. Hence, these 64 bytes should be used for data storage only. That is, user programs should be stored in user RAM or on an Sl00 memory expansion board.

## INSTRUCTOR 50 Memory Allocation

Figure 8.3 is a memory map of the INSTRUCTOR 50's addressable memory space. The memory map is divided into four 8 K pages reflecting the addressing architecture of the 2650. The first page, page zero, contains the user RAM and the SMI ROM and RAM. The second, third, and fourth pages are available for user memory expansion or memory mapped I/O.

The user RAM is formed by four $256 \times 4$ RAMs (Signetics 2112's) that are enabled by the SMI chip-enable lines mentioned previously. Chapter 7 described how S100 memory boards can be added to the INSTRUCTOR 50.

## Table 8.1

## CONTROL SIGNALS GENERATED BY THE SMI

| Signal | Function |
| :---: | :---: |
| RAMOCE | RAM 0 chip enable: this signal enables the lower 256 bytes of user RAM. |
| RAM1CE | RAM 1 chip enable: this signal enables the upper 256 bytes of user RAM. |
| PORTFX | PORTFX goes low whenever the 2650 executes an extended $1 / 0$ instruction with an address between $H^{\prime} F 8^{\prime}$ and H'FF', inclusive. This signal enables the INSTRUCTOR 50's I/O device addresses to be decoded with just three address bits. |
| USRPORT | USRPORT goes low whenever the 2650 accesses the parallel I/O port with an extended I/O instruction (address H'07'). |
| USRMEM | This signal goes low when the 2650 executes a memory reference instruction that specifies address H'OFFF'. USRMEM enables the parallel I/O port when the port address select switch is in the MEMORY position. |
| DI/O | DI/O goes low when the 2650 executes a non-extended I/O instruction that specifies port D. If the port address select switch is in the NON-EXTENDED position, DI/O enables the parallel I/O port. |
| CI/O | CI/O goes low when the 2650 executes a WRTC instruction. This signal is used by the forced jump logic for breakpoint detection. |
| MON | MON goes low whenever the 2650 fetches an instruction or data value within the monitor's address space (H'17CO' and H'lFFF'). |



Figure 8.3: Memory and I/O Organization

## Parallel I/O Port

The parallel I/O port consists of an output latch, input switches, and port address decode logic. The port address decode logic generates a port enable whenever one of the three following conditions are met.
1)

The 2650 executes a WRTD or REDD instruction.
2) The 2650 executes either a WRTE or REDE instruction that specifies $\mathrm{H}^{\prime} 07^{\prime}$ as an extended I/O address.
3) The 2650 executes a memory reference instruction that specifies 10 cation H'OFFF'.

The Port Address switch selects one of these signals as the paralle1 I/O port enable.

Whenever the I/O port is enabled and the $R / W$ control line specifies a write operation, the value on the data bus is strobed into the I/O port output latch. This latch drives the I/O port indicator LEDs.

The I/O port switches are one of four inputs to a data bus multiplexer. Whenever the $I / O$ port is enabled and the $R / W$ line indicates a read operation, the I/O switch levels are asserted on the data bus via the data bus multiplexer.

## Keyboard and Display Logic

The INSTRUCTOR 50's primary man-machine interface consists of an output device, the eight-digit display, and two input devices - the function and data entry keyboards. Together they provide an inexpensive human interface to the microcomputer.

The display digits consist of seven discrete LEDs arranged in a rectangular array or bars and an eighth LED that serves as a decimal point. There are several methods of driving a seven-segment display with a microprocessor. The most straightforward approach is to provide a separate output port latch to drive each individual display. With this approach, the microprocessor simply writes a byte to each output port, corresponding to the segments required to form the desired character. While the direct drive approach is the simplest to conceptualize, it also requires the most hardware to implement. However, the basic rule of thumb in microcomputer design is to eliminate as much system hardware as possible with program logic. Toward this end, an alternate display drive method that requires only two output ports is used in the INSTRUCTOR 50.

The first output port (extended port F9) is a latch that drives the segment select lines connected in parallel to each of the eight digits. The second output port (extended port FA), an eight-bit latch, enables only one digit at a time. With this structure, the segment select lines can be time shared among the eight digits. The 2650 first enables a digit with the digit select output port and then writes that digit's character segments in the segment select output port. The process is repeated for each digit in a sequential fashion. If each digit is illuminated at a sufficiently fast frequency, about 100 Hz , the entire eight-digit display appears flicker free. Thus, considerable savings in display drive hardware is realized by substituting program complexity for output ports.

Because of the display's high-current requirements, the two output port latches require current buffering. A darlington transistor array on the output of each latch supplies the required current.

There are several methods of interfacing a microcomputer to an input keyboard. Here again the primary objective is to minimize the system hardware by placing as much of the control logic in the program as possible. The keyboard scan approach used by the INSTRUCTOR 50 arranges the two keyboards in a matrix. Since each function and data key is actually a two-terminal switch, a matrix can be formed by grouping the terminals of each switch into columns and rows. This organization is illustrated in Figure 8.4

Referring to Figure 8.4, the column select signals, COL $1-C O L$, are driven by an output port (extended port FA), and the four sense signals, KRO-KR3, serve as the inputs to an input port (extended port $F E$ ). Given this structure, the 2650 can scan the keyboard to detect a switch closure as follows:

1) The processor writes a byte to the column select output port that drives one of the column select lines low.
2) The processor reads the row sense input port. If any of the keys in the selected column are depressed, a low is sensed on the corresponding row sense line.
3) The process is repeated for each column.

The keyboard interface column select operation is identical to that of the display digit select. Hence, a single output port serves both interfaces. The row sense input port is another input to the data bus multiplexer. When the 2650 executes an $R E D E$ instruction that specifies the row sense input port, the row sense signals are returned to the processor on the data bus via the multiplexer.

Referring again to Figure 8.4, you will notice that four of the function keys, SENS, INT, MON, and RST, are not included in the switch matrix. The reason for their absence is that the functions they perform are independent of the monitor program. Since RST resets the 2650 , this switch is connected to the 2650's RESET pin (after being OR'ed with the power on reset signal). Likewise, the SENS key is connected to the 2650 SENSE input pin. (Actually the 2650 SENSE pin is used for both the SENS key and the audio cassette interface. The signal presented to the 2650 depends on whether or not the 2650 is reading data from cassette). The INT key is connected directly to the INSTRUCTOR 50 interrupt logic, and the MON key is connected to the forced jump logic. The operation of these two keys is described under forced jump logic.


## Bit Assignments for Keyboard and Display Ports

Figure 8.5 gives the bit assignments for the ports associated with the keyboard and display circuits.


Figure 8.5

## The Cassette Interface

The cassette interface is unique among the INSTRUCTOR 50's I/O devices in that it communicates with an analog system, a cassette tape recorder. It converts microprocessor-generated logic signals into an audio waveform for recording data, and converts the audio waveform returned from the recorder into a digital pulse stream that can be decoded by the processor when data is being read from the cassette.

The INSTRUCTOR 50 uses a two-bit output port (extended port $F 8$ ) for recording data onto cassette tape and a single-bit input port for reading the data back. Figure 8.6 illustrates the record waveforms required by this technique. The two signals, FREQ and ENV, are provided by a two-bit output port (port F8, bits 3 and 4, respectively). These signals are combined with an open-collector NAND gate to form the write signal for the cassette. As shown in Figure 8.6, six pulses are used to record a 'zero' on the cassette, and three pulses to record a 'one'. The only exception to this recording format is the last bit of a byte. Six additional pulses are recorded for the last bit of a byte to mark byte boundaries (i.e., a one is nine pulses and a zero is twelve pulses).

Since only a single bit input port is required to read data back from cassette, the 2650 's SENSE pin is used for this purpose. Bit 7 of port $\sqrt{ } 8$ is used to switch the SENSE input from the keyboard to the cassette interface when a Read Cassette operation is in progress. However, before the audio input is presented to the SENSE pin, it is digitized by a Schmidt trigger. The Schmidt trigger has about 1.5 volts of hysteresis that provides the read logic with necessary noise immunity.

## Interrupt Logic

The INSTRUCTOR 50 can respond to interrupt requests from three possible sources: the INT key, the real-time clock derived from the power supply line frequency, or the $S 100$ bus interface. As mentioned previously, interrupt source is determined by a switch located at the bottom of the INSTRUCTOR 50 case. This switch selects between the INT key and the real-time clock. A jumper option enables interrupt requests from the S100 bus interface.

The selected interrupt request source is input to a flip-flop that is set when an interrupt request is received. The output of the flip-flop is connected to the INTREQ pin on the 2650. The 2650 responds to an interrupt request by asserting INTACK. INTACK, in turn, enables a tri-state drive that places the interrupt vector $H^{\prime} 07^{\prime}$ or $\mathrm{H}^{\prime} 87^{\prime}$, depending on the position of the DIRECT/INDIRECT switch on the data bus. INTACK also resets the interrupt request flipflop.

## Forced Jump Logic

The INSTRUCTOR 50's Breakpoint and Single Step commands are implemented with a combination of firmware and hardware control. This hardware portion is called the forced jump logic. The forced jump logic returns program control to the monitor whenever a breakpoint is detected, after a single user instruction has been executed in the step mode, when the MON key is depressed, and when power is initially applied to the INSTRUCTOR 50.


Figure 8.6: CASSETTE RECORD WAVEFORMS

The forced jump logic consists of the following logical elements:

1) The Return to Monitor Sequencer - This sequencer is responsible for returning program control to the monitor when the 2650 is executing a user program. The sequencer consists of a programmable counter and a $32 \times 8$ PROM. The PROM contains the data values of an absolute branch instruction. When the sequencer is active, the forced jump logic disables the INSTRUCTOR 50's normal instruction fetch mechanism and returns the absolute branch instruction stored in the PROM. The 2650 initializes the sequencer by loading the counter via extended output port FB.
2) The Last Address Register - The Last Address Register (LAR) saves the last address issued by a user program before program control is returned to the monitor. This address points to the next instruction that the user program would execute if the return to monitor had not been activated. The monitor program reads the LAR to determine where the user program should resume execution after a STEP command has been completed or when a breakpoint is encountered. The monitor reads the least-signigicant byte of the LAR by addressing port FC, and the mostsignificant byte by addressing port FD.
3) Control Logic - The control logic performs general housekeeping functions such as loading the LAR, integrating interrupt requests with the return to monitor state sequencer, and loading the programmable counter.

The forced jump logic is enabled when power is first applied to the INSTRUCTOR 50 , when the MON key is depressed, when a breakpoint is detected, and when the monitor program executes the STEP command. The resulting action taken by the forced jump logic when one of these events occurs is described below.

## POWER ON (POR) OR MON KEY DEPRESSION

When power is applied to the INSTRUCTOR 50 or when the MON key is depressed, the 2650 is reset. The 2650 responds to a reset by clearing its internal program counter and fetching the instruction located at byte zero, page zero. However, when the 2650 places address $H^{\prime} 0000$ ' on the address bus, the forced jump logic disables the normal memory access mechanism and returns a NOP instruction value to the 2650 via the data bus. The 2650 executes the NOP and attempts to fetch an instruction at the next sequential address H'0001'. This instruction fetch generates an operation request (OPREQ). OPREQ is used to increment the sequencer counter. In this state, the return to monitor sequencer places the first byte of an unconditional branch instruction on the data bus. When the 2650 receives the BCTA, UN op-code, it generates two more OPREQs to fetch the branch address. Each OPREQ increments the counter and the PROM places the beginning address of the monitor, H'1800', on the data bus. At this point the 2650 executes the branch to monitor, and the forced jump $10-$ gic returns to the idle state.

## BREARPOINT DETECTIQN

If the user has specified a breakpoint, the monitor program inserts a WRTC
instruction at the breakpoint address specified. When the 2650 executes the WRTC instruction, a control signal is generated that produces the same results as the POR,signal, and program control is returned to the monitor. A monitor software flag distinguishes this entry from a POR or MON key entry and causes a branch to the breakpoint routine.

## SINGLE STEP

The execution of a single 2650 instruction in response to the STEP key is an excellent example of combined firmware/hardware control. When the STEP key is depressed, the monitor program fetches the instruction pointed to by the Program Counter and calculates the number of OPREQs required to execute the instruction. The OPREQ counter (an extended I/O port) is then loaded with a value that corresponds to the number of OPREQs. The monitor then restores the user's program registers and status and branches to the instruction to be stepped. When the 2650 executes the instruction, the OPREQ counter, beginning at the present count, addresses "dummy states" of the return to monitor sequencer. That is, the locations addressed are not output on the data bus. When the last OPREQ of the instruction occurs, the output of the return to monitor PROM is enabled, and subsequent OPREQs return the unconditional branch to monitor instruction bytes to the processor.

If an interrupt request should occur during execution of the STEP instruction, the 2650 waits until the instruction has been completed before asserting INTACK. Conditioned by the forced jump control logic, INTACK becomes an address bit for the return to monitor PROM. While INTACK is high, another address bit reflects the position of the DIRECT/INDIRECT switch. In concert, these two address bits force the sequencer into one of two interrupt handling sequences: one for direct interrupts and another for indirect interrupts.

## S100 Bus Interface

The Sl00 bus interface consists of tri-state drivers and receivers and a Field Programmable Gate Array (FPGA) which produces the S100 bus signals from logical combinations of 2650 control signals. Unfortunately, the S100 bus is far from standardized. Many of the signals are repetitious and different peripheral manufacturers make different demands of the bus. The FPGA enables you to modify the bus interface to meet any specific needs you may encounter. A detailed description of the S 100 bus interface is given in Chapter 7.

## System Power

The INSTRUCTOR 50 obtains its system power from one of two possible sources. The first source is an A-C wall transformer supplied with the INSTRUCTOR 50 . The transformer provides the INSTRUCTOR 50 with 8 VAC (rms). On board, the A-C input is rectified, and the resulting D-C voltage is applied to a threeterminal regulator. The regulator supplies 5 VDC at 1.5 amps , the system power requirements of the INSTRUCTOR 50. The user may optionally change a wire jumper at the bottom of the printed circuit board to select unregulated 8 VDC from the $S 100$ bus interface as input to the regulator.

In addition to the rectifier, the A-C input to the system is also applied to the resistive divider network. The reduced $A-C$ voltage is input to a
comparator that outputs a 60 Hz real-time clock ( 50 Hz in Europe and Japan). This real-time clock is available to the interrupt request logic via a select switch at the bottom of the printed circuit board. The wall transformer can be used to drive the real-time clock even if system power is derived from the S100 bus interface.

## The USE Monitor

Without question, the most important component of any microcomputer (or any computer for that matter) is the system program. Every function or operation performed by a microcomputer is accomplished by executing a sequence of instructions within the system program.

Basically, the USE monitor is a collection of separate routines -- one routine for each system command. A brief functional description of several routines with illustrative examples is provided in Chapter 5. This section provides a brief description of the command executive - a section of the monitor program that links the various command routines into a cohesive system program.

Figure 8.7 is a flowchart of the command routine executive section of USE. Whenever the forced jump logic returns program control to the monitor, monitor execution begins at $H^{\prime} \cdot 1800^{\prime}$, the first address of the executive. Beginning at this address, the first operation is to save the 2650 registers and Program Status Word. (These values are restored before program control is transferred to the user program). The next operation is to check certain software flags to determine how the forced jump logic was enabled. If it was triggered by a breakpoint (WRTC instruction), program control is returned by the breakpoint routine. Similarly, if the forced jump logic was activated by the completion of a single-step sequence, program control is returned to the single-step routine. The alternatives to these two entry modes are power on and MON key depression. If the executive was entered via either of these two modes, the executive clears the breakpoint and step flags, since they may be on even if entry to the monitor was via power-on. Next, the display buffer pointer is set to the "HELLO" message table, and the DISPLAY subroutine is called. The monitor remains in this routine until a function key is depressed.

Upon returning from the DISPLAY subroutine, R0 contains the function key value. This value is used as an index to fetch a command routine address from the command address table. The address thus accessed is used for an absolute branch to one of the command routines. The executive is re-entered from any command routine when a function key is depressed. Hence, a new command address is accessed, and the monitor again branches to the specified command routine. Refer to the USE Program Listing in Chapter 11 for detailed information on the USE routines.


Figure 8.7: USE Command And Routine Executive

## 9. THE 2650 MICROPROCESSOR

## Introduction

The 2650 processor is a general purpose, single chip, fixed instruction set, parallel 8-bit binary processor. A general purpose processor can perform any data manipulations through execution of a stored sequence of machine instructions. The processor has been designed to closely resemble conventional binary computers, but executes variable length instructions of 1 to 3 bytes in length.

The 2650A microprocessor is functionally identical to the 2650 , but it incorporates a new chip design which provides improved operating margins. All references to the 2650 in this section apply to the 2650 A as well.

The 2650 contains a total of 7 general purpose registers, each 8 bits long. They may be used as source or destination for arithmetic operations, as index registers, and for I/O transfers.

The processor can address up to 32,768 bytes of memory in 4 pages of 8,192 bytes each. The processor instructions are 1, 2 or 3 bytes long, depending on the instruction. Variable length instructions tend to conserve memory space, since a l- or 2-byte instruction may often be used rather than a 3-byte instruction. The first byte of each instruction always specifies the operation to be performed and the addressing mode to be used. Most instructions use 6 of the first 8 bits for this purpose, with the remaining 2 bits forming the register field. Some instructions use the full 8 bits as an operation code.

The 2650/2650A instruction set consists of 75 basic instructions, of which about $40 \%$ are arithmetic instructions. This class contains the Boolean, arithmetic and compare operations, each of which may be executed using any one of eight addressing modes. Another $30 \%$ of the instruction set includes $1 / 0$ instructions, instructions for performing operations on the two status registers, a Decimal Adjust instruction and the Halt instruction.

Utilizing multiple addressing modes greatly increases coding efficiency, allowing functions to be performed using fewer instructions than less powerful machines. The resulting reduction in routine execution time and memory capacity requirements directly translates into improved system performance and reduced memory cost.

In addition to the microprocessor itself, a number of support circuits and development tools are also required to design and test microprocessor-based systems. A growing complement of circuits and hardware and software development aids are available from Signetics.

## Features:

Low System Cost

```
- Low cost \(N\)-channe1 products
- Intrinsic advantages of single +5 V supply
```

- Uses standard low cost memories
- Low cost interfacing

Ease of Use

- Easy interfacing
- Conventional instruction set
- Ease of programming

Wide Range of Applications

- General purpose capability
- Powerful architecture
- Powerful instruction set
- Flexibility
- Expanding family of support devices


## 2650 Microprocessor Characteristics

General

- Single chip 8-bit processor
- Signetics' silicon gate N-channel technology
- $\quad$ Single $+5 V$ power supply
- Low power consumption
- Single phase TTL-compatible clock
- Static operation: No minimum clock frequency
- Clock frequency: 1.25 MHz maximum
- Cycle time: 2.4us minimum
- Standard 40-pin DIP


## Interfaces

- TTL-compatible inputs and outputs-no external resistors required.
- Tri-state bus outputs for multiprocessor and direct memory access systems.
- Asynchronous (handshaking) memory and I/O interface.
- Accepts wide range of memory timing.
- Interfaces directly with industry standard memories.
- Powerful control interface.
- Single-bit direct serial I/O path.
- Paralle1 8-bit I/O capability.


## Architecture

- 8-bit bidirectionsl tri-state data bus.
- Separate tri-state address bus.
- 32,768-byte addressing range.
- Internal 8-bit parallel structure.
- Seven 8-bit addressable general purpose registers.
- Eight-level on-chip subroutine return address stack.
- Program status word for flexibility and enhanced processing power.
- Single-level hardware vectored interrupt capability.
- Interrupt service routines may be located anywhere in addressable memory.
- General purpose instruction set with substantial capabilities in arithmetic, character manipulation and control and I/O processing Fixed instruction set
- Fixed instructio
- Up to 8 addressing modes
- True indexing with optional auto increment/decrement
- 1, 2 or 3-byte instructions
- 1 and 2-byte I/O instructions
- Selective test of individual bits
- Powerful instruction set and addressing modes minimize memory requirements.


## Internal Organization

The block diagram of the 2650 series, Figure 9.1, shows the major internal components and the data paths that interconnect them. In order for the processor to execute an instruction, it performs the following general steps:

1. The Instruction Address Register provides an address for memory.
2. The first byte of an instruction is fetched from memory and stored in the Instruction Register.
3. The Instruction Register is decoded to determine the type of instruction and the addressing mode.
4. If an operand from memory is required, the operand address is resolved and loaded into the Operand Address Register.
5. The operand is fetched from memory and the operation is executed.
6. The first byte of the next instruction is fetched.

The Instruction Register (IR) holds the first byte of each instruction and directs the subsequent operations required to execute each instruction. The IR contents are decoded and are used in conjunction with the timing information to control the activation and sequencing of all the other elements on the chip. The Holding Register is used in some multiple-byte instructions to contain further instruction information and partial absolute addresses.

The Arithmetic Logic Unit (ALU) is used to perform all of the data manipulation operations, including load, store, add, subtract, AND, inclusive-OR, ex-clusive-OR, compare, rotate, increment and decrement. It contains and controls the Carry bit, the Overflow bit, the Interdigit Carry and the Condition Code register parts of the Program Status Word.

The Register Stack contains 6 registers that are organized into two banks of three registers each. The Register Select bit (RS) of the Program Status Word picks one of the two banks to be accessed by instructions. In order to accommodate the register-to-register instructions, register zero (RO) is outside the array. Thus, register zero is always available along with one set of three registers.

The Instruction Address Register (IAR) holds the address of the next instruction byte to be accessed. The Address Adder is used to increment the instruction address and to calculate relative and indexed addresses. The Operand Address Register stores operand addresses and sometimes contains intermediate results during effective address calculations.


Figure 9.1


INSTRUCTION ADDRESS REGISTER
NOTES
Not all internal registers are shown.

Figure 9.2

The Return Address Stack (RAS) is an 8-level, Last-In, First-Out (LIFO) memory which receives the return address whenever a Branch-to-Subroutine instruction is executed. When a Return instruction is executed, the RAS provides the last return address for the processor's IAR. The stack contains 8 levels of storage so that subroutines may be nested up to 8 levels deep. The Stack Pointer (SP) is a 3-bit wraparound counter that indicates the next available level in the stack. It always points to the current return address. Placing the RAS on the chip allows efficient ROM-only systems to be implemented in some applications.

Figure 9.2 summarizes the 2650 internal registers as seen by the programmer.

## Program Status Word

The Program Status Word (PSW) is a major feature of the 2650/2650A which greatly increases its flexibility and processing power. The PSW is a special purpose register within the processor that contains status and control bits. It is 16 bits long and is divided into two bytes called the Program Status Upper (PSU) and Program Status Lower (PSL).

The PSW bits may be tested, loaded, stored, preset or cleared using the instructions which effect the PSW. The Sense bit, however, cannot be set or cleared because it is directly connected to pin 1 . The PSW is organized as follows:

PSU

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | F | II | Not <br> Used | Not <br> Used | SP2 | SP1 | SPO |


| S Sense | SP2 Stack Pointer Two |
| :--- | :--- |
| F Flag | SP1 Stack Pointer One |
| II Interrupt Inhibit | SP0 Stack Pointer Zero |

PSL


CC1 Condition Code One CCO Condition Code Zero IDC Interdigit Carry RS Register Bank Select
wC With/Without Carry OVF Overflow COM Logical/Arithmetic Compare C Carry/Borrow

Sense (S)
The Sense bit in the PSU reflects the logic state of the input to the processor at pin 1. The Sense bit is not affected by the LPSU, PPSU or CPSU instructions.

Flag (F)
The flag bit is a simple latch that drives the FLAG output (pin 40) on the processor.

When the Interrupt Inhibit bit is set (II = l), the processor will not recognize an incoming interrupt. When interrupts are enabled (II $=0$ ), and an interrupt signal occurs, the inhibit bit in the PSU is automatically set. When a Return-and-Enable instruction is executed, the inhibit bit is automatically cleared.

Stack Pointer (SP)
The three stack pointer bits are used to address locations in the Return Address Stack (RAS). The SP designates the stack level which contains the current return address. The SP bits are organized as a binary counter which is automatically incremented with execution of Branch-to-Subroutine instructions and decremented with execution of Return instructions.

## Condition Code (CC)

The Condition Code is a 2-bit register which is set by the processor whenever a general purpose register is loaded or modified by the execution of an instruction. Additionally, the $C C$ is set to reflect the result of a Compare instruction or a Test instruction.

The following table indicates the setting of the condition code whenever data is set into a general purpose register. The data byte is interpreted as an 8bit, two's complement number:

| REGISTER <br> CONTENTS | CC1 | CC0 |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

For Compare instructions, the data is compared as two 8-bit absolute numbers if the COM bit of the Program Status Lower byte is set to indicate "logical" compare (COM = 1). If the COM bit indicates "arithmetic" compare (COM = 0), the comparison instructions interpret the data bytes as two 8-bit two's complement binary numbers. The CC indicates the result of the comparison as follows:

| REGISTER TO MEMORY <br> COMPARE INSTRUCTION | REGISTER TO REGISTER <br> COMPARE INSTRUCTION | CC1 | CC0 |
| :--- | :--- | :--- | :--- |
| Reg X greater than Memory | Reg 0 greater than Reg X 0 <br> Reg X equal to Memory  <br> Reg X less than Memory  | Reg 0 equal to Reg X <br> Reg 0 less than Reg X | 0 |
| 1 | 0 |  |  |

The test instructions set the CC to indicate whether the bits in the selected register that correspond to the one's in the mask (second byte of the test instruction) are all one's or not all one's. The following table describes the condition code setting for the test instructions:

| RESULTS | CC1 | CC0 |
| :--- | :---: | :---: |
| All of the selected <br> bits are ls <br> Not all of the selected <br> bits are ls | 0 | 0 |

The CC is never set to "1" by normal processor operations, but it may be explicitly set to "11" through LPSL or PPSL instruction execution.

Interdigit Carry (IDC)
For BCD arithmetic operations, it is sometimes essential to know if there was a carry from bit 3 to bit 4 during the execution of an arithmetic instruction.

The IDC reflects tha value of the interdigit carry from the previous add or subtract instruction. After any add or subtract instruction execution, the IDC contains the carry or borrow out of bit 3 .

The IDC is also modified upon execution of Rotate instructions when the WC bit in the PSW is set. The IDC will reflect the same information as bit 5 of the operand register after the rotate is executed.

Register Select (RS)
There are two banks of general purpose registers with three registers in each bank. The Register Select bit is used to specify which set of general purpose registers will be currently used. Register 0 is common and is always available to the program. An individual instruction may address only 4 registers, but the bank select feature effectively expands the available on-chip registers to 7. When the Register Select bit is 0, registers 1,2 in register bank 0 will be accessible, and when the bit is 1 , registers 1,2 and 3 in register bank 1 will be accessible.

With/Without Carry (WC)
This bit controls the execution of the Add, Subtract and Rotate instructions.
Whenever an Add or a Subtract instruction executes, the following bits are either set or cleared: Carry/Borrow (C), Overflow (OVF) and Interdigit Carry (IDC). These bits are set or reset without regard to the value of the WC bit. However, when $W C=1$, the previous value of the carry bit affects the result of an Add or Subtract instruction, i.e., the carry bit is either added to (Add instruction) or subtracted from (Subtract instruction) the result of the operation.

Whenever a Rotate instruction executes with $W C=0$, only the 8 bits of the rotated register are affected. However, when $W C=1$, the following bits are also affected: Carry/Borrow (C), Overflow (OVF) and Interdigit Carry (IDC). The Carry /Borrow bit is combined with the 8 -bit register to make a 9-bit rotate (see Figure 9.3). The Overflow bit is set whenever the sign bit (bit 7) of the rotated register changes from a 0 to a 1 and is cleared otherwise. The Interdigit Carry bit is set to the new value of bit 5 of the rotated register.


Figure 9.3.

Compare (СОМ)
The Compare Control bit determines the type of comparison that is executed with the Compare instructions. Either logical or arithmetic comparisons may be made. The arithmetic compare assumes that the comparison is between 8 -bit, two's complement numbers ( -128 to +127 ). The logical compare assumes that the comparison is between 8-bit positive binary numbers ( 0 to +255 ). When $C O M$ is set to 1 , the comparisons will be logical, and when COM is set to 0 , the comparisons will be arithmetic. See Condition Code (CC).

Carry (C)
The Carry bit is set or cleared by the execution of Add or Subtract instructions. The Carry bit is set to 1 by an Add instruction that generates a carry and a Subtract instruction that does not generate a borrow out of the highorder bit of the ALU. Conversely, an add that does not generate a carry causes the C bit to be cleared as does a subtract instruction that generates a borrow.

Even though a borrow is indicated by a zero in the Carry bit, the processor will correctly interpret the zero during subtract with borrow operations. For a subtract without borrow operation ( $\mathrm{WC}=0$ ), the processor automatically provides the proper borrow input into the ALU. However, if operations with carry are being performed ( $W C=1$ ), the Carry bit must be preset to a 1 by a PPSL instruction in order for the result of a single byte subtraction (or the result of the first subtraction of a multiple byte subtraction) to be correct.

The Carry bit may also be set or cleared by Rotate instructions as described earlier under "With/Without Carry."

To perform an Add with Carry or a Subtract with Borrow, the WC bit must be set ( $\mathrm{WC}=1$ ).

The Overflow bit is set during Add instruction execution whenever the two initial operands have the same sign but the result has a different sign. Adding operands with different signs cannot cause overflow. Example: A binary +124 ( 01111100 ) added to a binary +64 ( 01000000 ) produces a result of (10111100) which is interpreted in two's complement form as a -68. The true answer would be 188, but that answer cannot be contained in the set of 8-bit, two's complement numbers used by the processor, so the OVF bit is set.

The overflow bit is also set during Subtract instruction execution whenever the minuend and the subtrahend have different signs, but the result has a sign that is different from the sign of the minuend. Subtraction of operands with the same signs cannot cause overflow. These conditions are summarized in Table 9.1

TABLE 9.1

| SIGN (BIT 7) |  |  | ADD | SUB |
| :---: | :---: | :---: | :---: | :---: |
| Oper- <br> and 1 | Oper- <br> and 2 | Re- <br> sult |  | OVF |
| + | + | + | 0 | 0 |
| + | + | - | 1 | 0 |
| + | - | + | 0 | 0 |
| + | - | - | 0 | 1 |
| - | + | + | 0 | 1 |
| - | + | - | 0 | 0 |
| - | - | + | 1 | 0 |
| - | - | - | 0 | 0 |

The Rotate instructions will cause an overflow if the WC bit is set and the sign bit changes from a zero to a 1 as a result of the rotate. If the WC bit is not set, the OVF bit is not affected.

| SIGN (BIT 7) |  | OVF |
| :---: | :---: | :---: |
| Before <br> Rotate | After <br> Rotate |  |
| + | + | 0 |
| + | - | 1 |
| - | + | 0 |
| - | - | 0 |

## Memory Organization

The $2650 / 2650 \mathrm{~A}$ can address memory in locations $0_{10}$ to $32,767_{10}$. As may be seen in the Instruction section of this chapter, most direct addressing instructions have 13 bits allocated for the direct address. Since 13 bits can only address locations $0_{10}$ to $8,191_{10}$, a paging system is used to accommodate the entire address range.

The memory may be thought of as being divided into 4 pages of 8,192 bytes each. The addresses in each page are as shown below.

| PAGE | START ADDRESS | END ADDRESS |  |
| :---: | :---: | :---: | :---: |
| 0 | 00000000000000 | 001111111111111 | $0_{10}{ }^{-8191}{ }_{10}$ |
| 1 | 01000000000000 | 011111111111111 | $8192{ }_{10}{ }^{-16,383}{ }_{10}$ |
| 2 | 10000000000000 | 101111111111111 | $16,384{ }_{10}-24,575{ }_{10}$ |
| 3 | 11000000000000 | 11111111111111 | $24,57610^{-32,767} 10$ |

The low order 13 bits in every page range through the same set of numbers. These 13 bits are the 13 bits addressed by Non-Branch instructions and are also the same 13 bits which are brought out of the $2650 / 2650 \mathrm{~A}$ on the address lines ADR0-ADR12.

The two high-order bits of the 15 -bit address are known as the page bits. The page bits when examined by themselves represent, in binary, the number of the memory page. Thus, the address 010000001101101 is known as address location ${ }^{109}{ }_{10}$ in page 1. The page bits, which correspond to ADR13 and ADR14, are brought out of the $2650 / 2650$ A on pins 19 and 18.

There are no instructions to explicitly set the page bits. They are set through execution of Direct or Indirect, Branch or Branch-to-Subroutine instructions. These instructions (see Instruction section) have 15 bits allocated for the address field. When such an instruction is executed, the two high-order address bits are set into the page bit latches in the 2650/2650A processor and will appear on $A D R 13$ and $A D R 14$ during direct memory accesses until they are specifically changed by another instruction of the branch type.

For memory access from Non-Branch instructions, the 13-bit direct address will address the corresponding location within the current page only. However, the Non-Branch Memory Access instructions may access any byte in any page through indirect addressing which provides the full 15-bit address. In the case of Non-Branch instructions, the page bits are only temporarily changed to correspond to the high order 2 bits of the 15-bit indirect address used to fetch the argument byte. Immediately after the memory access, ADR13 and ADR14 will revert to their previous value.

The consequences of this page address system may be summarized by the following statements:

1. The Reset signal clears both page latches, i.e., ADR13 and ADR14 are cleared to zero.
2. All Non-Branch Direct Memory Access instructions address memory within the current page.
3. All Non-Branch Memory Access instructions may access any byte of addressable memory through use of indirect addressing which temporarily changes the page bits for the argument access. The page bits revert back to their previous state immediately following instruction execution.
4. All Direct and Indirect Addressing Branch instructions set the page bits to correspond to the high order 2 bits of the 15 -bit address.
5. Programs may not flow across page boundaries. They must branch to set the page bits.
6. Interrupts always drive the processor to page zero (see Interrupt Mechanism section of this chapter).

## Interface

## Pin Configuration

The $2650 / 2650$ A is packaged in a standard dual-in-line 40 -pin package. Figure 9.4 illustrates the pin configuration for the $2650 / 2650 \mathrm{~A}$, and Table 9.2 summarizes the characteristics of the interface signals.

## Signal Descriptions

RESET (Pin 16)
The RESET signal is used to cause the 2650/2650A to begin processing from a known state. RESET will normally be used to initialize the processor after powerup or to restart a program. RESET clears the Interrupt Inhibit control bit, clears the internal interrupt-waiting signal and initializes the IAR to zero. RESET is normally low during program execution, and must be driven high to activate the reset function. The leading and trailing edges may be asynchronous with respect to the clock, but the Reset signal must be at least 3 clock periods long. If RESET alone is used to initiate processing, the first instruction will be fetched from Memory location page zero, byte zero after the RESET signal is removed. Any instruction may be programmed for this 10cation including a branch to some program located elsewhere.

Processing can also be initiated by combining an interrupt with a reset. In this case, the first instruction to be executed will be at the interrupt address.

CLOCK (Pin 38)
The CLOCK signal is a positive-going pulse train that determines the instruction execution rate. Three clock periods comprise a processor cycle. Direct instructions are 2,3 or 4 processor cycles long, depending on the specific type of instruction. Indirect addressing adds 2 processor cycles to the direct instruction times.

ADR (Pins 2-14, 18-19)
The Address signals form a 15 -bit path out of the processor and are used primarily to supply memory addresses during memory operations. The addresses remain valid as long as OPREQ is on so that no external address register is required. For extended I/O operations, the low order 8 bits of the ADR lines are used to output the immediate byte of the instruction which typically is interpreted as a device address.

The 13 low order lines of the address are used only for address information. The 2 high order address lines are multiplexed with $I / O$ control information. During memory operations, the lines serve as memory addresses. During $1 / 0$ operations, they serve as the $D / C$ and $E / N E$ control lines. Demultiplexing is accomplished through use of the Memory/IO control line (see D/C and E/NE below).

| ABBREVIATION | PINS | TYPE | FUNCTION | SIGNAL SENSE |
| :---: | :---: | :---: | :---: | :---: |
| GND | 1 | INPUT | Ground | GND $=0$ |
| VCC | 1 | INPUT | +5 Volts $\pm 5 \%$ | VCC $=1$ |
| RESET | 1 | INPUT | Chip Reset | RESET = 1, causes reset |
| CLOCK | 1 | INPUT | Chip Clock | CLOCK = 0 (low), CLOCK = 1 (high) |
| PAUSE | 1 | INPUT | Temp. Halt execution | PAUSE $=0$, temporarily halts execution |
| INTREQ | 1 | INPUT | Interrupt Request | INTREQ $=0$, requests interrupt |
| OPACK | 1 | INPUT | Operation Acknowledge | OPACK $=0$, acknowledges operation |
| SENSE | 1 | INPUT | Sense | SENSE $=0$ (low) or SENSE $=1$ (high) |
| ADREN | 1 | INPUT | Address Enable | ADREN $=1$ drives into third state |
| DBUSEN | 1 | INPUT | Data Bus Enable | DBUSEN $=1$ drives into third state |
| DBUSO-DBUS7 | 8 | IN/OUT | Data Bus | DBUSn = 0 (low), DBUSn = 1 (high) |
| ADRO-ADR12 | 13 | OUTPUT | Address 0 through 12 | $A D R \mathrm{n}=0$ (low), $A D R \mathrm{n}=1$ (high) |
| ADR13 or E/NE | 1 | OUTPUT | Address 13 or Extended/Non-Extended | Non-Extended $=0$, Extended $=1$ |
| ADR14 or D/C | 1 | OUTPUT | Address 14 or Data/Control | Control $=0$, Data $=1$ |
| OPREQ | 1 | OUTPUT | Operation Request | OPREQ $=1$, requests operation |
| M/IO | 1 | OUTPUT | Memory/10 | $10=0, M=1$ |
| R/W | 1 | OUTPUT | Read/Write | $\mathrm{R}=0, W=1$ |
| FLAG | 1 | OUTPUT | Flag Output | FLAG $=1$ (high), FLAG $=0$ (low) |
| INTACK | 1 | OUTPUT | Interrupt Acknowledge | INTACK = 1, acknowledges interrupt |
| RUN/WAIT | 1 | OUTPUT | Run/Wait Indicator | RUN $=1$, WAIT $=0$ |
| WRP | 1 | OUTPUT | Write Pulse | WRP = 1 (pulse), causes writing |

Table 9.2 INTERFACE SIGNALS

| 2650/2650A PIN CONFIGURATION |  |
| :---: | :---: |
| SENSE $\square$ <br> ADR 12 $\square$ <br> ADR 11 $\square$ <br> ADR 10 $\square$ <br> ADR 9 $\square$ <br> ADR 8 $\square$ <br> ADR 7 $\square$ <br> ADR 6 $\square$ <br> ADR 5 $\square$ <br> ADR 4 10 ADR 3 $\square$ <br> ADR 2 $\square$ <br> ADR 1 $\square$ $\text { ADR } 0$ $\square$ ADREN $\square$ RESET $\square$ INTREQ $\square$ $\text { ADR } 14-\mathrm{D} / \overline{\mathrm{C}} \overline{1}$ $\square$ <br> ADR 13 -E/NE $\square$ |  |

Figure 9.4

The Address Enable signal allows external control of the tri-state address outputs (ADRO-ADR12). When ADREN is driven High, the address lines are switched to their third state and show a high output impedance. This feature allows wired-OR connections with other signals. The ADR13 and ADR14 lines which are multiplexed with other signals are not affected by ADREN.

When a system is not designed to utilize the feature, the ADREN input may be connected permanently to a low signal source.

DBUS (Pins 26-33)
The Data Bus signals form an 8-bit bidirectional data path in and out of the processor. Memory and I/O operations use the data bus to transfer the write or read data to or from memory or the I/O device.

The direction of the data flow on the data bus is indicated by the state of the $\mathrm{R} / \mathrm{W}$ line. For write operations, the output buffers in the processor output data to the bus for use by memory or by external devices. For read operations, the buffers are disabled and the data condition of the bus is sensed by the processor. The output buffers may also be disabled by the DBUSEN signal.

The signals on the data bus are positive true signals, i.e., a one is a high level and a zero is low.

## DBUSEN (Pin 25)

The Data Bus Enable signal allows external control of the tri-state data bus output drivers. When DBUSEN is driven high, the data bus will exhibit a high output impedance. This allows wired-OR connection with other signals.

When a system is not designed to utilize this feature, the DBUSEN input may be permanently connected to a low signal source.

OPREQ (Pin 24 )
The Operation Request output is the coordinating signal for all external operations. The M/IO, R/W, E/NE, D/C and INTACK lines are operation control signals that describe the nature of the external operation when the OPREQ line is true. The DBUS and ADR bus also should not be considered valid except when OPREQ is in the high, or on state.

OPREQ will stay on until the external operation is complete, as indicated by the OPACK input. The processor delays all internal activity following an OPREQ until the OPACK signal is received.

OPACK (Pin 36)
The Operation Acknowledge signal is a reply from external memory or $I / O$ devices as a response to the Operation Request signal from the processor. OPREQ is used to initiate an external operation. The affected external device indicates to the processor that the operation is complete by returning the OPACK signal. This procedure allows asynchronous functioning of external devices.

If a memory operation is initiated by the processor, the memory system will
provide an OPACK when the requested memory data is valid on the data bus or when the Memory Write operation is completed. If an I/O operation is initiated by the processor, the addressed I/O device may respond with an OPACK as soon as the write data is accepted from the data bus, or after the read operation is completed. If an I/O operation is initiated by the processor, the addressed I/O device may respond with an OPACK as soon as the write data is accepted from the data bus, or after the read operation is completed. However, in order to avoid slowing down the processor when using memories or $1 / 0 \mathrm{de}$ vices that are just fast enough to keep the processor operating at full speed, the OPACK signal must be returned before the external operation is completed. Any OPACK that is returned within 640 ns following an OPREQ will not delay the processor. Data from a read operation can return up to 850 ns after an OPREQ is sent and still be accepted by the processor. If all devices will always respond within these time limits, the OPACK line may be permanently connected in the on (low) state. Whenever an OPACK is not available within that time, the processor will delay instruction execution until the first clock following receipt of the OPACK. All output line conditions remain unchanged during the delay, and the processor does not enter the wait state. OPACK is true in the low state and false in the high state.

M/IO (Pin 20)
The Memory/IO output is one of the operation control signals that defines external operations. M/IO indicates whether an operation is memory or I/O, and should be used to gate read or write signals between the $2650 / 2650 \mathrm{~A}$ and memory or $I / O$ devices.

The state of $\mathrm{M} / \mathrm{IO}$ will not change while OPREQ is high. The high state corresponds to a memory operation, and the low state corresponds to an I/O operation.

R/W (Pin 23)
The Read/Write output is one of the operation control signals that defines external operations. R/W indicates whether an operation is read or write. It controls the nature of the external operation and indicates whether the bidirectional DBUS is driving or receiving data. $R / W$ should not be considered valid until OPREQ is on, and the state of the $R / W$ line does not change as long as OPREQ is on.

The high state corresponds to the write operation and the low state corresponds to the read operation.

D/C (Pin 18)
The Data/Control output is an I/O signal which is used to discriminate between the execution of the two types of l-byte $1 / 0$ instructions. There are four 1-byte I/O instructions: WRTC, WRTD, REDC, REDD. When Read Control or Write Control is executed, the D/C line takes on the low state which indicates Control (C). When Read Data or Write Data is executed, the D/C line takes on the high state, indicating Data (D). "Data" and "Control" are identifiers only and are not indicative of the type of information which is transferred.
$D / C$ is multiplexed with a high-order address line. When the M/IO line is in the I/O state, the ADR14-D/C line should be interpreted as "D/C." When the

M/IO line is in the M state, the ADR14-D/C line should be interpreted as memory address bit 14.

When the processor responds to an interrupt request with an INTACK, the state of the control lines is equivalent to that occurring during a Read Control operation. Thus, port $C$ may be used to input the interrupt address vector to the data bus. If this type of operation is not desired, INTACK must be used to inhibit the reading of port $C$.

## E/NE (Pin 19)

The Extended/Non-Extended output is the operation control signal that is used to discriminate between 2-byte and l-byte I/O operations. There are 6 I/O instructions: REDE, WRTE, REDC, REDD, WRTC, WRTD. When either of the 2-byte I/O instructions is executed (REDE, WRTE), the E/NE line takes on the high state or "extended" indication. When any of the l-byte I/O instructions is executed, the line takes on the low state or "non-extended" indication. Thus, $\mathrm{E} / \mathrm{NE}$ indicates the presence or absence of valid information on the 8 low-order address lines during I/O operations. E/NE is multiplexed with a high-order address line. When the $M / I O$ line is in the $I / O$ state, the ADR13-E/NE line should be interpreted as "E/NE." When the M/IO line is in the $M$ state, the ADR13-E/NE line should be interpreted as memory address bit 13. E/NE should not be considered valid until: (a) OPREQ is on, and (b) M/IO indicates an I/O operation.

FLAG (Pin 46)
The FLAG output indicates the state of the FLAG bit in the PSW. Any change in the FLAG bit is reflected by a change in the FLAG output. A 1 in the FLAG bit will give a high level on the FLAG output pin. The LPSU, PPSU and CPSU instructions can change the state of the FLAG bit. The FLAG output is always a valid indication of the state of the FLAG bit without regard for the status of the processor or control signals. Changes in the FLAG bit are synchronized with the last cycle of the changing instruction.

SENSE (Pin 1)
The SENSE line provides an input line to the $2650 / 2650 \mathrm{~A}$ that is independent of the normal $\mathrm{I} / \mathrm{O}$ bus structures. The SENSE signal is connected directly to one of the bits in the program status word. It may be stored or tested by an executing program. When a Store (SPSU) or Test (TPSU) instruction is executed, the SENSE line is sampled during the last cycle of the instruction.

Through proper programming techniques, the SENSE signal may be used to implement a direct serial data input channel or it may be used to present any bit of information that the designer chooses.

The SENSE input and FLAG output facilities provide the simplest method of communicating data in or out of the 2650/2650A processor, as neither address decoding nor synchronization with other processor signals is necessary.

PAUSE (Pin 39)
The PAUSE input provides a means for temporarily stopping the execution of a program. When PAUSE is driven low, the 2650/2650A finishes the instruction in
progress and then enters the wait state, causing the RUN/WAIT output to go low. When PAUSE goes high, program execution continues with the next instruction, and RUN/WAIT returns to the high state. If PAUSE is turned on and then off again before the last cycle of the current instruction begins, program execution continues without PAUSE. The PAUSE line must be held on until RUN/WAIT goes low or the processor may continue without pausing. If both PAUSE and INTREQ occur prior to the last cycle of the current instruction, the interrupt will be recognized, and an INTACK will be generated immediately following release of PAUSE. The next instruction to be executed will be a ZBSR to service the interrupt.

If an INTREQ occurs while the $2650 / 2650 \mathrm{~A}$ is in a wait state due to PAUSE, the interrupt will be acknowledged and serviced after execution of the next normal instruction following release of PAUSE.

RUN/WAIT (Pin 35)
The RUN/WAIT output signal indicates the Run/Wait status of the processor. The wait state may be entered by executing a Halt instruction or by turning on the PAUSE input. At any other time, the processor will be in a run state.

When the processor is executing instructions, the line is in the high or run state; when in the wait state, the line is held low.

The Halt-initiated wait condition can be changed to run by a RESET or an Interrupt. The PAUSE-initiated wait condition can be changed to run by removing the PAUSE input.

If a RESET occurs during a PAUSE-initiated wait state and the PAUSE remains low, the processor will be reset, fetch one instruction from page zero byte zero and return to the wait state. When the PAUSE is eventually removed, the previously fetched instruction will be executed.

INTREQ (Pin 17)
The Interrupt Request input (normally high) is a means for external devices to change the flow of program execution. When the processor recognizes an INTREQ, i.e., INTREQ is driven low, it finishes the instruction in progress, inserts a ZBSR instruction into the IR, turns on the Interrupt Inhibit bit in the PSU, and then responds with INTACK and OPREQ signals. Upon receipt of INTACK, the interrupting device may raise the INTREQ line and present a data byte to the processor on the DBUS. The required byte takes the same form as the second byte of a ZBSR instruction. Thus, the interrupt initiated Branch-to Subroutine instruction may have a relative target address anywhere within the first or last 64 bytes of memory page 0 . If indirect addressing is specified, a branch to any location in addressable memory is possible.

The relative address presented by the interrupting device is handled with a normal I/O Read sequence using the usual interface control signals. The addition of the INTACK signal distinguishes the Interrupt Address operation from other operations that may take place as part of the execution of the interrupted instruction. At the same time that it acknowledges the INTREQ, the processor automatically sets the bit that inhibits recognition of further interrupts. The Interrupt Inhibit bit may be cleared anytime during the in-
terrupt service routine, or a Return-and-Enable instruction may be used to
enable interrupts upon leaving the routine. If an INTREQ is waiting when the Interrupt Inhibit bit is cleared, it will be recognized and processed immediately without the execution of an intervening instruction.

INTACK (Pin 34)
The Interrupt Acknowledge signal is used by the processor to respond to an external interrupt. When an INTREQ is received, the current instruction is completed before the interrupt is serviced. When the processor is ready to accept the interrupt, it sets INTACK to the high, or on, state along with OPREQ. The interrupting device then presents a relative address byte to the DBUS and responds with an OPACK signal. INTREQ may be turned off anytime following INTACK. INTACK will fall after the processor receives the OPACK signal.

WRP (Pin 22)
The Write Pulse output is a timing signal from the processor that provides a positive-going pulse in the middle of each requested write operation (memory or $I / O$ ) and a high level during read operations. The WRP is designed to be used with Signetics' 2606 memory circuits to provide a timed chip enable signal. For use with memory, it may be gated with the $M / I O$ signal to generate a memory write pulse.

Because the WRP pulse occurs during any write operation, it may also be used with I/O write operations where convenient.

## Signal Timing

The clock input to the $2650 / 2650 \mathrm{~A}$ provides the basic timing information that the processor uses for all its internal and external operations. The clock rate determines the instruction execution time, except to the extent that external memories and devices slow the processor down. The maximum clock rate of the standard $2650 / 2650 \mathrm{~A}$ is 1.25 megacycles ( 1 clock period $=800 \mathrm{~ns}$ minimum). One unique feature of the $2650 / 2650 \mathrm{~A}$ is that the clock frequency may be slowed down to dc, allowing complete timing flexibility for interfacing. This feature permits single stepping the clock which can greatly simplify system checkout. It also provides an easy method to halt the processor. Each 2650/2650A cycle is comprised of 3 clock periods. Direct instructions require either 2, 3 or 4 processor cycles for execution and, therefore, vary from 4.8 to 9.6 us in duration.

OPREQ is the master control signal that coordinates all operations external to the processor. Many of the other signal interactions are related to OPREQ. The timing diagrams (Figures 9.5, 9.6 and 9.7) assume that the clock periods are constant and that OPACK is returned in time to avoid delaying instruction execution. In that case, OPREQ will be high for 1.5 clock periods and then will be low for another 1.5 clock periods.

The interface control signals have been designed to allow implementation of asynchronous interfaces for both memory and input/output devices. The control signals are relatively simple and provide the following advantages: no external synchronizing is necessary, external devices may run at any data rate up to the processor's maximum I/O data rate, and, because data signals are furnished with guard signals, the external devices are often relieved of the necessity of latching information.

The timing diagrams (Figures 9.5, 9.6, and 9.7) are for illustrative purposes only and are not meant to convey precise timing relationships. Consult the 2650/2650A data sheet for detailed DC and AC parameter information.

## Memory Read

The timing for a typical Memory Read operation is shown in Figure 9.5. When reading memory, the $2650 / 2650 \mathrm{~A}$ simultaneously switches OPREQ to the high state, $M / I O$ to $M$ (memory), $R / W$ to $R$ (read), and places the memory address on lines ADRO-ADR14. Even though the ADR13 and ADR14 lines are multiplexed with I/O control information, they contain valid address data during memory operations, so special demultiplexing or gating circuitry is not required.

Once the memory logic has determined the simultaneous existence of the signals mentioned above, it places the true data corresponding to the given address location on the data bus (DBUS0-DBUS7), and returns an OPACK signal to the processor. The processor, recognizing the OPACK, strobes the data into the receiving register and lowers OPREQ. This completes the Memory Read sequence.


Figure 9.5

If the OPACK signal is delayed by the memory device, the processor waits until it is received. OPREQ is lowered only after the receipt of OPACK. The memory device should raise OPACK after OPREQ falls. If the memory will always respond within the allowed time, the OPACK input may be left permanently in the low state.

## Memory Write

The signals involved with the processor's Memory Write sequence are similar to those used in the Memory Read sequence with the following exceptions:

1. The $\mathrm{R} / \mathrm{W}$ signal is in the write state; and
2. The WRP signal provides a positive-going pulse during the write sequence which may be used as a chip enable, write pulse, etc.

Figure 9.6 demonstrates the signals that occur during a memory Write operation.


Figure 9.6

## I/O Device Read

The timing sequences for the $I / O$ Read instructions are the same as the Memory Read sequences with the following exceptions: The M/IO signal is switched to IO, the ADR13 signal becomes the E/NE (Extended/Non-Extended) signal, and for Non-Extended instructions, the ADR14 signal becomes the D/C (Device/Control) signal. The address lines only contain valid information for extended instructions.

Figure 9.7 shows the signals that occur for an I/O Device Read operation.

## I/O Device Write

The timing sequences for $I / O$ Write operations are similar to those shown in Figure 9.7 for an $I / O$ Read operation except that the $R / W$ signal is in the wait (high) state and the WRP signal provides a positive-going pulse during the OPREQ time. In addition, the data bus signals are provided by the 2650/2650A.

## A Minimal System Example

The $2650 / 2650 \mathrm{~A}$ has been designed for low cost, easy interfacing, which is illustrated by a minimal configuration shown in Figure 9.8. This system has a Teletype interface, 1024 bytes of ROM, and 256 bytes of RAM, yet requires only 7 standard integrated circuit packages. The ROM can contain a bootstrap loader and I/O driver programs for the Teletype. Other programs could reside in ROM or be read into RAM via the Teletype. An alternative to the 2608 n-channel MOS ROM is the $82 \mathrm{Sl15}$ bipolar PROM which offers a $512 \times 8$ organization. Only one +5 volt power supply is required for this system. The advantages of conceptual simplicity and minimum system costs of the 2650/2650A approach will become obvious to the system designer, particularly when compared with alternative microprocessor products.


Figure 9.7


Figure 9.8

## Input/Output Facilities

The 2650/2650A processor provides several mechanisms for performing input/output functions. They are Flag and Sense, Non-Extended I/O instructions, Extended I/O instructions and Memory I/O. These four facilities are described below.

Flag and Sense I/O

The $2650 / 2650$ A has the ability to directly output 1 bit of data without additional address decoding or synchronizing signals.

The bit labeled "Flag" in the Program Status Word is connected through a TTL-compatible driver to the chip output at pin 40 . The Flag output always reflects the value in the Flag bit. When a program changes the flag bit through execution of an LPSU, PPSU, or CPSU instruction, the bit will be set or cleared during the last cycle of the instruction that changes it.

The Flag bit may be used conveniently for many different purposes. The following is a list of some possible uses:

1. A serial output channel
2. An additional address bit to increase addressing range.
3. A switch or toggle output to control external logic.
4. The origin of a pulse for polling chains of devices.

The Sense bit performs the complementary function of the Flag and is a single bit direct input to the $2650 / 2650$ A. The SENSE input, pin 1 , is connected to a TTL-compatible receiver and is then routed directly to a bit position in the Program Status Word. The bit in the PSW always represents the value of the external signal. It may be sampled anytime through use of the TPSU or SPSU instructions.

This input to the processor may be used in many ways. The following is a list of some possible uses:

1. A serial input channel.
2. A sense switch input.
3. A break signal to a processing program.
4. An input for yes/no signaling from external devices.

Non-Extended I/O

There are four 1-byte I/O instructions: REDC, REDD, WRTU and WRTD. They are all referred to as non-extended because they can communicate only 1 byte of data, either into or out of the $2650 / 2650 \mathrm{~A}$.

REDC and REDD cause the input transfer of 1 byte of data. They are identical except for the fact that the $D / C$ signal is in the $D$ state for REDD and in the C state for REDC. Similarly, the instructions WRTC and WRTD cause an output transfer of 1 byte of data. The D/C line discriminates between the 2 pairs of input/output instructions, and can be used as a l-bit device address in simple systems.

The IO and NE signals inform the devices outside the $2650 / 2650 \mathrm{~A}$ that a 1-byte I/O instruction is being executed. The $D / C$ line indicates which pair of the

1-byte I/O instructions are being executed; D implies either WRTD or REDD, and C implies either WRTC or REDC. Finally, the R/W signal level specifies whether a read or a write is being performed.

Extended I/O
There are two 2-byte I/O instructions: REDE and WRTE. When these instructions are executed, the second byte of the instruction is output on the low order address lines ADRO-ADR7. REDE causes the byte of data then on the data bus to be strobed into the register specified in the instruction to be output on the data bus.

The 2-byte I/O instructions are similar to the l-byte I/O instructions except the $\mathrm{D} / \mathrm{C}$ line is not considered, and the data from the second byte of the $\mathrm{I} / \mathrm{O}$ instruction appears on the address bus during the time that OPREQ is valid. The data on the address bus is intended to convey a device address, but may be utilized for any purpose.

## Memory I/O

The 2650/2650A user may choose to transfer data into or out of the processor using the memory control signals. The advantage of using this technique is that the data can be read or written by the program with memory reference instructions, and data may be directly operated upon with the arithmetic and logical instructions. The memory reference instructions can use the various addressing modes provided by the $2650 / 2650 \mathrm{~A}$, such as indexing and indirect addressing.

To make use of this technique, the designer must assign memory addresses to I/O devices and design the device interfaces to respond to the same signals as memory.

A possible disadvantage of this method is that it may be necessary to decode more address lines to determine the device address than with other $I / 0$ facilities.

Table 9.3 summarizes the $I / O$ signal states for the various types of $I / O$ facilities, and Figure 9.9 illustrates the types of $I / O$ available with the 2650/2650A.

| TYPE OF I/O OPERATION | OPREQ | M/ $\overline{\mathbf{1 0}}$ | $\overline{\mathbf{R}} / \mathbf{W}$ | ADRO-ADR7 | ADR13 (E/VE) | ADR14 (D/C) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sense input | X | X | X | X | X | X |
| Flag output | X | X | x | x | X | X |
| Extended read | H | L | L | Second byte | H | X |
| Extended write | H | L | H | of instruction |  | X |
| Non-extended read C | H | L | L | X | L | L |
| Non-extended read D | H | L | L | X | L | H |
| Non-extended write C | H | L | H | X | L | L |
| Non-extended write D | H | L | H | X | L | H |
| Memory I/O read | H | H | L | ADRO-ADR7 | ADR13 | ADR14 |
| Memory I/O write | H | H | H | ADR0-ADR7 | ADR13 | ADR14 |



Figure 9.9

## Interrupt Mechanism

The $2650 / 2650 \mathrm{~A}$ has been implemented with a single level, address vectoring interrupt mechanism. There is 1 interrupt input pin. When an external device generates an Interrupt signal (INTREQ), the processor is forced to transfer control to any of 128 possible memory locations as determined by an 8-bit vector supplied by the interrupting device on the data bus. The device may also return an Indirect Address signal which causes the processor to enter an indirect addressing sequence. This enables a device to direct the processor to execute code anywhere within addressable memory.

Upon recongnizing the Interrupt signal, the processor automatically sets the Interrupt Inhibit bit in the Program Status Word. This inhibits further interrupts from being recognized until the interrupt routine is finished executing and a Return-and-Enable instruction is executed or the Inhibit bit is explicitly cleared.

When the Inhibit bit in the "PSW is set ( $I I=1$ ), the processor will not recognize an interrupt input. The Interrupt Inhibit bit may be set under program control (LPSU, PPSU) and is automatically set whenever the processor accepts an interrupt. The Inhibit bit may be cleared in 3 ways:

1. By a Reset operation.
2. By execution of an appropriate Clear or Load PSU instruction (CPSU, LPSU).
3. By execution of a Return-and-Enable instruction.

The sequence of events for an Interrupt operation is as follows:

1. An executing program enables interrupts.
2. The external device initiates an Interrupt with the INTREQ line.
3. The processor finishes executing the current instruction.
4. The processor sets the Inhibit bit in the PSW.
5. The processor inserts the first byte of a ZBSR (Zero Branch-to Subroutine, Relative) instruction.
6. The processor accesses the data bus to fetch the second byte of the ZBSR instruction.
7. The interrupting device responds to the processor-generated INTACK (Interrupt Acknowledge) by supplying the requested second byte.
8. The processor executes the Zero Branch-to-Subroutine instruction, saving the address of the next sequential instruction in the RAS, and proceeds to execute the instruction at the address relative to page 0 , byte 0 given by the interrupting device.
9. When the Interrupt routine is complete, a Return instruction (RETC, RETE) pulls the address from the RAS and execution of the interrupted program resumes. If the instruction is an RETE, interrupts are again enabled.

Since the interrupting device specifies the interrupt subroutine address in the standard relative address format, it has considerable flexibility with regard to the interrupt procedure. It can point to any location that is within +63 or -64 bytes of page 0 , byte 0 of memory. (Negative relative addresses wrap around the memory, modulo 8,19210 bytes.) The interrupting device also may specify whether the subroutine address is direct or indirect by providing a zero or one to DBUS7 (pin 26 ).

The vectored interrupt technique requires that each interrupting device contain the hardware required to provide the address vector to the processor. In some cases, an overall reduction in system hardware may be realized by implementing a "polled" interrupt scheme. In this case, the INTACK generated as a response to any interrupt is used to force an address byte on the data bus. The program at this address sequentially polls all devices to determine the interrupting device, and then branches to a program to service that device. The disadvantages of this technique are increased coding requirements and slower response to the interrupt.

The timing diagram in Figure 9.10 illustrates how the interrupt system works in the processor. The execution of the instruction labeled "A" has been proceeding before the start of this diagram. The last cycle of instruction $A$ is shown. Notice that, as in all external operations, the OPREQ output eventually causes an OPACK input, which, in turn, allows OPREQ to be turned off. The arrows show this sequence of events. The last cycle of instruction A fetches the first byte of instruction $B$ from memory and inserts it into the Instruction Register.


Figure 9.10
Assume that instruction $B$ is a 2 cycle, 2-byte instruction such as ADD. Since the first byte has already been fetched by instruction $A$, the first cycle of instruction $B$ is used to fetch the second byte of instruction B. Had the interrupt not occurred during instruction $B$, it would have fetched the first byte of the next sequential instruction during its second (last) cycle.

Since an Interrupt occurred, however, the processor uses the last cycle of $B$ to jam the Interrupt instruction (ZBSR) execution into the instruction register. Notice that the INTREQ input can arrive at any time prior to the last (second) cycle of execution of instruction $B$ and that execution of instruction $B$ is completed.

Instead of being the next sequential instruction following B, instruction $C$ is the execution of the Interrupt. The first cycle of $C$ is used to fetch the second byte of the ZBSR instruction from the DBUS as provided by the interrupting device. This request is indicated by the presence of the INTACK control signal. The INTREQ may then be removed. When the device responds with the requested byte, it uses a standard Operation Acknowledge procedure (OPACK) to so indicate to the processor. During the second cycle of instruction $C$ the processor executes the ZBSR instruction, and fetches the first byte of instruction $D$ which is the first instruction of the interrupt subroutine.

## Subroutine Linkage

The on-chip stack, along with the Branch-to Subroutine and Return instructions, provide the facility to transfer control to a subroutine. The subroutine can return control to the program that branched to it via a Return instruction.

The stack is eight levels deep and operates on a last-in, first-out basis. This means that a routine may branch to a subroutine, which may branch to another subroutine, which may branch to another subroutine, etc., eight times before any Return instructions are executed.

When designing a system that utilizes interrupts, it should be remembered that the processor jams a ZBSR into the IR and then executes it. This will cause an entry to be pushed into the on-chip stack like any other Branch-toSubroutine instruction and may limit the stack depth available in certain programs.

When branching to a subroutine, the following sequence of events occur:

1. The address in the IAR is used to fetch the Branch-to-Subroutine instruction and is then incremented in the Address Adder so that it points to the instruction following the subroutine branch.
2. The Stack Pointer is incremented by ones so that it points to the next Return Address Stack location.
3. The contents of the IAR are stored in the stack at the location designated by the Stack Pointer.
4. The operand address contained in the Branch-to-Subroutine instruction (the address of the first instruction of the subroutine) is inserted into the IAR.

When returning from a subroutine, this sequence of events occurs:

1. The address in the IAR is used to fetch the return (RETC, RETE) instruction from memory.
2. When the Return instruction is recognized by the processor, the contents of the stack entry pointed to by the Stack Pointer is placed into the IAR.
3. The Stack Pointer is decremented by one.
4. Instruction execution continues at the address now in the IAR.

## Condition Code Usage

The 2-bit register called the Condition Code is incorporated in the Program Status Word. It may be seen in the description of the 2650/2650A instructions that the Condition Code (CC) is specifically set by every instruction that causes data to be transferred into a general-purpose register and by Compare and Test instructions.

The reason for this design feature is that after an instruction executes, the CC contains a modest amount of information about the byte of data which has just been manipulated. Thus, when a program loads a register with a byte of unknown data, the Condition Code setting indicates whether the byte is positive, negative or zero. A negative indication, for example, implies that bit 7 is set to one.

Consequently, a data manipulation operation, when followed by a conditional branch, is often sufficient to determine desired information without resorting to a specific test, thus saving instructions and memory space.

Start-up Procedure
The $2650 / 2650 \mathrm{~A}$ must be started in an orderly fashion to assure that the internal control logic begins in a known state.

Assuming power is applied to the chip and the clock input is running, the easiest way to start is to apply a Reset signal for at least three clock periods. When the Reset signal is removed, the processor will fetch the instruction at page 0 , byte 0 and commence instruction execution.

To start processing at a different address, a more complex start-up procedure may be employed. If an Interrupt signal is applied initially along with the Reset, processing will commence at the address provided by the interrupting device. Recall that the address provided may include a bit to specify indirect addressing, and therefore the first instruction executed may be anywhere within addressable memory. The Reset and Interrupt signal may be applied simultaneously and when the Reset is removed, the processor will execute the usual interrupt signal sequence as described in "Interrupt Mechanism."

## Instructions

Addressing Modes
An addressing mode is a method the processor uses for developing argument addresses for machine instructions.

The 2650/2650A processor can develop addresses in eight ways:

- Register addressing
- Immediate addressing
- Relative addressing
- Relative, indirect addressing
- Absolute addressing
- Absolute, indirect addressing
- Absolute, indexed addressing
- Absolute, indirect, indexed addressing

However, of these eight addressing modes, only four are basic. The others are variations due to indexing and indirect addressing. The basic addressing mode of each instruction is indicated in the first line of each detailed instruction description. The following text describes how effective addresses are developed by the processor.

Register Addressing
All register-to-register instructions are one byte in length. Instructions utilizing this addressing mode appear in this general format:

Operation Code Register


Since there are only two bits designated to specify a register, register zero always contains one of the operands while the other operand is in one of the three registers in the currently selected bank. Register zero may also be specified as the explicit operand giving instructions such as: LODZ RO.

In l-byte register addressing instructions which have just one operand, any of the currently selected general-purpose registers or register zero may be specified, e.g., RRL, RO.

Immediate Addressing
All immediate addressing instructions are two bytes in length. Usually, the first byte contains the operation code and register designation, while the second byte contains data used as the argument during instruction execution. In some cases, the entire eight bits of the first byte are used for the operation code.
binary number


The second byte, the data byte, may contain a binary number or a logic mask depending on the particular instruction being executed. Any register may be designated in the first byte.

Relative addressing instructions are all two bytes in length and may be of the branch or non-branch type. The format of relative addressing instructions is:


For branch type instructions, the first byte contains the operation code and the condition code value for which the branch will take place. For non-branch instructions, one argument is a register and the second argument is the contents of a memory location, and the first byte contains the operation code and register designation.

For either type, the second byte contains the relative address. Bits 0-6, byte 1 , contain a 7 -bit two's complement binary number which can range from -64 to +63 . This number is used by the processor to calculate the effective address. The effective address is calculated by adding the address of the first byte following the Relative Addressing instruction to the relative displacement in the second byte of the instruction.

If bit 7, byte 1 is set to 1 , the processor will enter an indirect addressing cycle, where the actual operand or branch address will be accessed from the effective address location. See Indirect Addressing.

Two of the branch instructions (ZBSR, ZBRR) allow addressing relative to page 0 , byte 0 of memory. In this case, values up to +63 reference the first 62 bytes of page 0 and values up to -64 reference the last 64 bytes of page 0 .

## Absolute Addressing for Non-Branch Instructions

Non-branch, absolute addressing instructions are all 3 bytes in length and are memory reference instructions. One argument of the instruction is a register, designated in bits 1 and 0 , byte 0 ; the other argument is the contents of a memory location. The format of these instructions is:

## Index

Register
or
Argument Operation Code Register


Bits 4-0, byte 1 and 7-0, byte 2 contain the absolute address and can address any byte within the same page that contains the instruction.

The index control bits, bits 6 and 5, byte 1 , determine how the effective address will be calculated and possibly which register will be the argument
during instruction execution. The index control bits have the following interpretation:

| INDEX CONTROL |  |  |
| :---: | :---: | :---: |
| Bit 6 | Bit 5 | MEANING |
| 0 | 0 | Non-indexed address |
| 0 | 1 | Indexed with auto-increment |
| 1 | 0 | Indexed with auto-decrement |
| 1 | 1 | Indexed only |

When the index control bits are 0 and 0 , bits 1 and 0 in byte 0 contain the argument register designation and bits 0 to 4 , byte 1 and bits 0 to 7 , byte 2 contain the effective address. Indirect addressing may be specified by setting bit 7 , byte 1 to a one.

When the index control bits are 1 and 1 , bits 1 and 0 in byte 0 designate the index register and the argument register implicitly becomes register 0. The effective address is calculated by adding the contents of the index register (interpreted as an 8-bit positive integer) to the address field. If indirect addressing is specified, the indirect address is accessed and then the value in the index register is added to the indirect address. This is commonly called post indexing.

When the index control bits contain 0 and 1 , the address is calculated by the processor exactly as when the control bits contain 1 and 1 except a binary 1 is added to the contents of the selected index register before the calculation of the effective address proceeds. Similarly, when the index control bits contain 1 and 0 , a binary 1 is subtracted from the contents of the selected index register before the effective address is calculated.

Indexing across page boundaries is not allowed. This is true even if indirect addressing with indexing is specified. Attempts to index across the top of a page will result in an address at the bottom of the same page.

Absolute Addressing for Branch Instructions
The 3-byte, absolute addressing, branch instructions deviate slightly in format from non-branch absolute addressing instructions as shown below:


The notable difference is that bits 6 and 5, byte 1 , are no.longer interpreted as index control bits, but instead are interpreted as the high order bits of
the address field. This means that there is no indexing allowed on most absolute addressing branch instructions. However, indexed branches are possible through use of the BXA and BSXA instructions. Bits 6 and 5, byte 1 , are used to set the current page register, thus enabling programs to directly transfer control to another page (see Memory Organization, BXA and BSXA instructions, and Indirect Addressing).

## Indirect Addressing

Indirect addressing means that the argument address of an instruction is not specified by the instruction itself, but rather the argument address will be found in the 2 bytes pointed to by the address field, or relative address field, of absolute or relative addressing instructions. In both cases, the processor will enter the indirect addressing mode when the bit designated "I" is set to 1. Entering the indirect addressing sequence adds 2 cycles ( 6 clock periods) to the execution time of an instruction.

Indirect addresses are 15-bit addresses stored right- justified in 2 contiguous bytes of memory. As such, an indirect address may specify any location in addressable memory ( $0-32,767$ ). The high order bit of the 2 -byte indirect address is not used by the processor. In the case of absolute addressing, with indexing specified, the value of the index register is added to the indirect address, not to the value in the address field of the instruction.

Only single level indirect addressing is implemented. The examples below demonstrate indirect addressing.

In Figure 9.11, the LODA instruction in memory locations 10, 11 , and 12 specifies indirect addressing (bit 7, byte 1 , is set). Therefore, when the instruction is executed, the processor takes the address field value, H'51', and uses it to access the 2-byte indirect address at 51 and 52. Then using the contents of 51 and 52 as the effective address, the data byte containing $H^{\prime} 67^{\prime}$ is loaded into register 2.

The example In Figure 9.12 is, in a fashion, similar to the previous example; the relative address is used to access the indirect address which points to the data byte. When the LODR instruction is executed, the data byte contents, $H^{\prime} 67$ ', will be loaded into register 2.


Figure 9.11

## Example 2



Figure 9.12

## Instruction Format Exceptions

There are several instructions which are detected by decoding the entire 8 bits of the first byte of the instruction. These instructions are unique and may be noticed in the instruction descriptions. Examples are HALT, CPSU and CPSL.

Of this type of instruction, 2 operation codes were taken from otherwise complete sets, thus eliminating certain possible operations. The cases are as follows:


## INSTRUCTION FORMATS



Figure 9.13

## Introduction

The $2650 / 2650 \mathrm{~A}$ uses variable-1ength instructions that are 1,2 or 3-bytes long. The instruction length is determined by the nature of the operation being performed and the addressing mode being used. Thus, the instruction can be expressed in 1 byte when no memory operand addressing is necessary, as with register-to-register or rotate instructions. On the other hand, for direct addressing instructions, 3 bytes are allocated. The relative and immediate addressing modes allow 2-byte instructions to be implemented.

The 2650/2650A uses explicit operand addressing; that is, each instruction specifies the operand address. The first byte of each $2650 / 2650 \mathrm{~A}$ instruction is divided into three fields and specifies the operation to be performed, the addressing mode to be used and, where appropriate, the register or condition code mask to be used.

In the instsruction descriptions which follow, the mnemonic assembler format as well as the execution time are listed. In the mnemonics, parentheses are used to indicate options. The parentheses are not included when the option is desired. With regard to execution time, note that non-branch type instructions specifying indirect addressing require an additional 2 cycles ( 6 clock periods) for execution. Branch type instructions specifying indirect addressing require an additional 2 cycles for execution only if the branch is taken.

## Symbols and Abbreviations Used


(A)) Contents of location addressed by $A$
(a:b) Bits a through $b$
$:$ Is compared to

## Calculating Effective Addresses

The "Effective Address' (EA) of an instruction depends on the addressing mode used and whether the indirect and/or indexing options are invoked. The following rules apply for calculating the EA. Exceptions to these rules are detailed in the instruction descriptions.

```
EA = a ; if I = 0, IC = 00
EA = (a) ; if I = 1, IC = 00
EA = a + (x) ; if I = 0, IC = 11
EA = a + (x) + 1 ; if I = 0, IC = 0l
EA = a + (x) - 1 ; if I = 0, IC = 10
EA = (a) + (x)
if I = 1, IC = 11
if I = 1, IC = 01
if I = 1, IC = 10
```

Absolute Addressing - Branch Instructions

$$
\begin{array}{ll}
\mathrm{EA}=\mathbf{a} & \text {; } \\
\mathrm{EA}=(a) & ; \text { if } I=0
\end{array}
$$

## Relative Addressing

Relative instructions (except $Z B R R$ and $Z B S R$ ) are calculated relative to the current value of the Instruction Address Register (IAR). Note that when the calculation of EA is made, the IAR value is the first address following the instruction, or equivalently, the address of the first byte of the relative addressing instruction plus two.

```
\(\mathrm{EA}=(\mathrm{IAR})+\mathrm{a}\)
\(E A=((I A R)+a)\)
```

Note that 'a' is treated as a two's complement value, so that forward or backward EA's can be generated.

## ADDA,r (*)a(,X)

Addressing: Absolute
Operation Codes: 8C-8F

Binary Coding:


Execution Time: 4 cycles ( 12 clock periods)
Operation: $(r) \nleftarrow(r)+(E A) \quad$ if $(W C)=0$
$(r) \leftarrow(r)+(E A)+(C) \quad ; \quad$ if $(W C)=1$
DESCRIPTION: This 3-byte instruction causes the contents of register $r$ and the contents of the byte of memory pointed to by the effective address to be added together in a true binary adder. The 8-bit sum replaces the contents of register r .

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0 , byte 0 , indicate the index register and the destination of the operation implicitly becomes register zero.

NOTE
Add with Carry may be performed. See With/Without, Carry and Carry in description of Program Status Word.

PSW Bits Affected: C, CC, IDC, OVF
Condition Code Setting:

| REGISTER r | CC1 | CC0 |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Addressing: Immediate

Operation Codes: 84-87
Binary Coding:


Execution Time: 2 cycles ( 6 clock periods)


DESCRIPTION: This 2-byte instruction causes the contents of register $r$ and the contents of the second byte of this instruction to be added together in a true binary adder. The 8 -bit sum replaces the contents of register $r$.

NOTE
Add with carry may be performed. See With/Without Carry and Carry in description of Program Status Word.

PSW Bits Affected: C, CC, IDC, OVF
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Relative
Operation Codes: $88-8 B$
Binary Coding:


Execution Time: 3 cycles ( 9 clock periods)

```
Operation: (r) < (r) + (EA) if (WC) = 0
    (r)}\leftarrow(r)+(EA)+(C) ; if (WC)=
```

DESCRIPTION: This 2-byte instruction causes the contents of register $r$ and the contents of the byte of memory pointed to by the effective address to be added together in a true binary adder. The 8 -bit sum replaces the contents of register r .

Indirect addressing may be specified.
NOTE
Add with Carry may be performed. See With/Without Carry and Carry in description of Program Status Word.

PSW Bits Affected: C, CC, IDC, OVF
Condition Code Setting:

| REGISTER r | CC1 | CC0 |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Register
Operation Codes: 80-83
Binary Code:


Execution Time: 2 cycles ( 6 clock periods)
Operation: $(\mathrm{RO}) \leftarrow(\mathrm{RO})+(\mathrm{r}) \quad ; \quad$ if $(\mathrm{WC})=0$
$(\mathrm{RO}) \leftarrow(\mathrm{RO})+(\mathrm{r})+(\mathrm{c}) \quad ; \quad$ if $(\mathrm{WC})=1$
Description: This 1-byte instruction causes the contents of register zero to be added together in a true binary adder. The 8 -bit sum of the addition replaces the contents of register zero. The contents of register $r$ remain unchanged.

NOTE
Add with Carry may be performed. See With/Without Carry in description of Program Status Word.

PSW Bits Affected: C, CC, IDC, OVF
Condition Code Setting:

| REGISTER r | CC1 | CC0 |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Absolute
Operation Codes: 4C-4F
Binary Code:


Execution Time: 4 cycles ( 12 clock periods)
Operation: $(r) \leftarrow(r)$ AND (EA)
Description: This 3-byte instruction causes the contents of register $r$ to be logically ANDed with the contents of the memory byte pointed to by the effective address. The result of the operation replaces the contents of register r .

The AND operation treats each bit of the argument bytes as in the truth table below:

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | AND <br> RESULT |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 1 |
| 1 | 0 | 0 |

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0 , byte 0 , indicate the index register and the destination of the operation implicitly becomes register zero.

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $N$ | CC1 | CC0 |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## ANDI, r

Addressing: Immediate
Operation Codes: $44-47$
Binary Code:

| 0 | 1 | 0 | 0 | 0 | 1 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |



Execution Time: 2 cycles ( 6 clock periods)
Operation: $(r) \leftarrow-(r)$ AND $v$
Description: This two-byte instruction causes the contents of the specified register $r$ to be logically ANDed with the contents of the second byte of this instruction. The result of this operation replaces the contents of register $r$.

The AND operation treats each bit of the argument bytes as in the truth table below:

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | AND <br> RESULT |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 1 |
| 1 | 0 | 0 |

PSW Bits Affected: CC

Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Relative
Operation Codes: 48-4B
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $(r) \leftarrow(r)$ AND (EA)
Description: This two-byte instruction causes the contents of the specified register $r$ to be logically ANDed with the contents of the memory byte pointed to by the effective address. The result of this operation replaces the contents of register $r$.

The AND operation treats each bit of the argument bytes as in the truth table below:

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | AND <br> Result |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 1 |
| 1 | 0 | 0 |

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Addressing: Register

Operation Codes: 41-43
Binary Code:


Execution Time: 2 cycles ( 6 clock periods)
Operation: (RO) $\leftarrow$ (RO) AND $(r) \quad r=R O$
Description: This l-byte instruction causes the contents of the specified register, $r$, to be logically ANDed with the contents of register zero. The result of the operation replaces the contents of register zero. The contents of register $r$ remain unchanged.

The AND operation treats each bit of the argument bytes as in the truth table below:

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | AND <br> RESULT |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 1 |
| 1 | 0 | 0 |

## NOTE

Register $r$ may not be specified as zero. The operation code '01000000' is reserved for HALT.

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER ZERO | CC1 | CCO |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Addressing: Absolute

Operation Codes: 9C-9E
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $(I A R) \leftarrow E A \quad$; if $v=(C C), \quad v=3$
Description: This 2-byte instruction causes the processor to fetch the next instruction to be executed from the memory location pointed to by the effective address only if the 2-bit $v$ field does not match the 2-bit Condition Code field (CC) in the Program Status Word. If there is no match, the contents of the Instruction Address Register are replaced by the effective address.

If the $v$ field and CC field match, the next instruction is fetched from the location following the third byte of this instruction.

Indirect addressing may be specified.
The $v$ field may not be set to 3 as this bit combination is used for the BXA operation code.

PSW Bits Affected: None

Condition Code Setting: N/A

Addressing: Relative
Operation Codes: 98-9A
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: (IAR) $\leftarrow E A \quad$ if $v=(C C), v=3$
Description: This 2-byte branch instruction causes the processor to fetch the next instruction to be executed from the memory location pointed to by the effective address only if the 2-bit $v$ field does not match the 2-bit Condition Code field (CC) in the Program Status Word. If there is no match, the contents of the Instruction Address Register are replaced by the effective address

If the $v$ field and CC field match, the next instruction is fetched from the location following the second byte of this instruction.

Indirect addressing may be specified.
The $v$ field may not be set to 3 as this bit combination is used for the ZBRR operation code.

PSW Bits Affected: None
Condition Code Setting: N/A

## Addressing: Absolute

Operation Codes: 1C - 1F
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: (IAR) $\leftarrow$ EA if $v=(C C), v=3$
$(I A R) \leftarrow E A \quad ; \quad$ if $v=3$
Description: This 3-byte conditional branch instruction causes the processor to fetch the next instruction to be executed from the memory location pointed to by the effective address only if the 2-bit $v$ field matches the 2-bit Condition Code field (CC) in the Program Status Word. If the $v$ field is set to 3, an unconditional branch is effected.

If the $v$ field and CC field do not match, the next instruction is fetched from the location following the third byte of this instruction. Indirect addressing may be specified.

PSW Bits Affected: None
Condition Code Setting: N/A

## Addressing: Relative

Operation Codes: 18 - 1B
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $\begin{array}{ll}(I A R) \leftarrow E A & ; \text { if } v=(C C), v=3 \\ & (I A R) \leftarrow E A\end{array} \quad ;$ if $v=3$
Description: This 2-byte conditional branch instruction causes the processor to fetch the next instruction to be executed from the memory location pointed to by the effective address only if the 2-bit $v$ field matches the current Condition Code field (CC) in the Program Status Word. If the $v$ field is set to 3, an unconditional branch is effected.

If the $v$ field and CC field do not match, the next instruction is fetched from the location following the second byte of this instruction.

Indirect addressing may be specified.
PSW Bits Affected: None
Condition Code Setting: N/A

## Addressing: Absolute

```
Operation Codes: FC - FF
```

Binary Code:


Execution Time: 3 cycles ( 9 clock periods)

```
Operation: (r) \leftarrow(r)-1, then
    (IAR)\leftarrowEA ; if (r) = 0
```

Description: This 3-byte instruction causes the processor to decrement the contents of the specified register by one. If the new value in the register is non-zero, the next instruction to be executed is taken from the memory location pointed to by the effective address; i.e., the effective address replaces the previous contents of the Instruction Address Register. If the new value in register $r$ is zero, the next instruction to be executed follows the third byte of this instruction.

Indirect addressing may be specified.
PSW Bits Affected: None
Condition Code Setting: N/A
Addressing: Relative
Operation Codes: F8 - FB
Binary Code:

| 1 | 1 | 1 | 1 | 1 | 0 | $r$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 |  | 1 | 1 | 1 | 1 | 1 |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |  | 6 |
| :--- | :--- |

Execution Time: 3 cycles ( 9 clock periods)
Operation: $(r) \leftarrow(r)-1$, then

$$
(\mathrm{IAR}) \leftarrow \mathrm{EA} \quad ; \quad \text { if }(r)=0
$$Description: This 2-byte branch instruction causes the processor to decrementthe contents of the specified register by one. If the new value in theregister is non-zero, the next instruction to be executed is taken from thememory location pointed to by the effective address; i.e., the effectiveaddress replaces the previous contents of the Instruction Address Register.If the new value in register $r$ is zero, the next instruction to be executedfollows the second byte of this instruction.

Indirect addressing may be specified.
PSW Bits Affected: None
Condition Code Setting: N/A
Addressing: Absolute
Operation Codes: DC - DF
Binary Code:

| 1 | 1 | 0 | 1 | 1 | 1 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0


Execution Time: 3 cycles (9 clock periods)
Operation: $(r) \leftarrow(r)+1$, then

$$
(I A R) \leftarrow E A \quad ; \quad \text { if }(r)=0
$$

Description: This 3-byte branch instruction causes the processor to incrementthe contents of the specified register by one. If the new value in theregister is non-zero, the next instruction to be executed is taken from thememory location pointed to by the effective address, i.e., the effectiveaddress replaces the previous contents of the Instruction Address Register.If the new value of register $r$ is zero, the next instruction to be executedfollows the third byte of this instruction.
Indirect addressing may be specified.
PSW Bits Affected: None
Condition Code Setting: N/A

Addressing: Relative
Operation Codes: D8 - DB
Binary Code:

| 1 | 1 | 0 | 1 | 1 | 0 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 |  |  | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Execution Time: 3 cycles ( 9 clock periods)
Operation: $(r) \leftarrow(r)+1$, then
$(I A R) \leftarrow E A \quad ;$ if $(r)=0$
Description: This 2-byte branch instruction causes the processor to increment the contents of the specified register by one. If the new value in the register is non-zero, the next instruction to be executed is taken from the memory location pointed to by the effective address; i.e., the effective address replaces the previous contents of the Instruction Address Register. If the new value in register $r$ is zero, the next instruction to be executed follows the second byte of this instruction.

Indirect addressing may be specified.
PSW Bits Affected: None
Condition Code Setting: N/A
Addressing: Absolute
Operation Codes: 5C - 5F
Binary Coding:

Execution Time: 3 cycles (9 clock periods)
Operation: $\quad(I A R) \leftarrow E A \quad ; i f(r)=0$
DESCRIPTION: This 3-byte branch instruction causes the contents of thespecified register $r$ to be tested for a non-zero value. If the registercontains a non-zero value, the next instruction to be executed is taken fromthe location pointed to by the effective address; i.e., the effective addressreplaces the contents of the Instruction Address Register.
If the specified register contains a zero value, the next instruction ..... isfetched from the location following the third byte of this instruction.
Indirect addressing may be specified.
PSW Bits Affected: None
Condition Code Setting: ..... N/A

Addressing: Relative
Operation Codes: $58-5 B$

Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $($ IAR $) \leftarrow$ EA $\quad ;$ if $(r)=0$
Description: This 2-byte branch instruction causes the contents of the specified register $r$ to be tested for a non-zero value. If the register contains a non-zero value, the next instruction to be executed is taken from the location pointed to by the effective address; i.e., the effective address replaces the current contents of the Instruction Address Register.

If the specified register contains a zero value, the next instruction is fetched from the location following the second byte of this instruction.

Indirect addressing may be specified.
PSW Bits Affected: None

Condition Code Setting: N/A

## Addressing: Absolute

Operation Codes: $\quad B C-B E$
Binary Code:

| 1 | 0 | 1 | 1 | 1 | 1 | $v$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 |




Execution Time: 3 cycles ( 9 clock periods)

$$
\left.\begin{array}{ll}
\text { Operation: } & (S P) \longleftarrow(S P)+1 \\
& (S P)) \leftarrow(I A R) \\
(I A R) \leftarrow E A
\end{array}\right\} \quad \text { if } v=(C C), v=3
$$

Description: This 3-byte conditional subroutine branch instruction causes the processor to perform a subroutine branch only if the 2-bit $v$ field does not match the current Condition Code (CC) in the Program Status Word. If the fields do not match, the Stack Pointer is incremented by one and the current content of the Instruction Address Register, which points to the location following this instruction, is pushed into the Return Address Stack. The effective address replaces the previous contents of the IAR.

If the $v$ field and the CC match, the next instruction is fetched from the location following this instruction and the SP is unaffected. The $v$ field may not be coded as 3 since this combination is used for the BSXA operation code.

Indirect addressing may be specified.
PSW Bits Affected: SP
Condition Code Setting: N/A

```
Addressing: Relative
Operation Codes: B8 - BA
Binary Code:
```



```
Execution Time: 3 cycles ( 9 clock periods)
Operation: \(\left.\begin{array}{l}(S P) \longleftarrow(S P)+1 \\ ((S P)) \longleftarrow(I A R) \\ (I A R) \longleftarrow E A\end{array}\right\} \quad\) if \(v=(C C), \quad v=3\)
Description: This 2-byte conditional subroutine branch instruction causes the processor to perform a subroutine branch only if the 2-bit \(v\) field does not match the current Condition Code field (CC) in the Program Status Word. If the fields do not match, the Stack Pointer is incremented by one and the current content of the Instruction Address Register, which points to the location following this instruction, is pushed into the Return Address Stack. The effective address replaces the previous contents of the IAR.
If the \(v\) field and the CC match, the next instruction is fetched from the location following this instruction and the \(S P\) is unaffected. The \(v\) field may not be coded as 3 because this combination is used for the ZBSR operation code.
Indirect addressing may be specified.
PSW Bits Affected: SP
Condition Code Setting: N/A
```

Addressing: Absolute
Operation Codes: 7C-7F
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $\left.\begin{array}{l}(S P) \leftarrow(S P)+1 \\ ((S P)) \leftarrow(I A R) \\ (I A R) \leftarrow E A\end{array}\right\} \quad$ if $(r)=0$
Description: This 3-byte subroutine branch instruction causes the contents of the specified register $r$ to be tested for a non-zero value. If the register contains a non-zero value, the next instruction to be executed is taken from the location pointed to by the effective address. Before replacing the current contents of the Instruction Address Register (IAR) with the effective address, the Stack Pointer (SP) is incremented by one and the address of the byte following the instruction is pushed into the Return Address Stack (RAS).

If the specified register contains a zero value, the next instruction is fetched from the location following the third byte of this instruction and the SP is unaffected.

Indirect addressing may be specified.
PSW Bits Affected: SP
Condition Code Setting: N/A

## Addressing: Relative

Operation Codes: 78-7B
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
$\left.\begin{array}{c}(\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ ((\mathrm{SP})) \leftarrow(\mathrm{IAR}) \\ (\mathrm{IAR}) \leftarrow \mathrm{EA}\end{array}\right\} \quad$ if $(r)=0$
Description: This 2-byte subroutine branch instruction causes the contents of the specified register $r$ to be tested for a non-zero value. If the register contains a non-zero value, the next instruction to be executed is taken from the location pointed to by the effective address. Before replacing the contents of the Instruction Register with the effective address, the Stack Pointer (SP) is incremented by one and the address of the byte following the instruction is pushed into the Return Address Stack (RAS).

If the specified register contains a zero value, the next instruction is fetched from the location following the second byte of this instruction and the $S P$ is unaffected.

Indirect addressing may be specified.
PSW Bits Affected: SP
Condition Code Setting: N/A

Addressing: Absolute
Operation Codes: 3C-3F
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $\quad(S P) \leftarrow(S P)+1$

$$
((S P)) \leftarrow(I A R) \quad \text { if } v=(C C) \text { or }
$$

$$
(I A R) \leftarrow E A \quad \text { if } v=3
$$

Description: This 3-byte conditional subroutine branch instruction causes the processor to perform a subroutine branch only if the 2-bit $v$ field matches the current Condition Code Field (CC) in the Program Status Word. If the fields match, the Stack Pointer is incremented by one and the current contents of the Instruction Address Register, which points to the byte following this instruction, is pushed into the Return Address Stack. The effective address replaces the previous contents of the IAR.

If the $v$ field and the $C C$ field do not match, the next instruction is fetched from the location following the third byte of this instruction and the Stack Pointer is unaffected. If $v$ is set to 3 , the BSTA instruction branches unconditionally.

Indirect addressing may be specified.
PSW Bits Affected: SP
Condition Code Setting: N/A

Addressing: Relative
Operation Codes: $38-3 B$
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $(S P) \leftarrow(S P)+1$

$$
((\mathrm{SP})) \leftarrow(\mathrm{IAR})
$$

$$
(\mathrm{IAR}) \leftarrow \mathrm{EA}
$$

```
if v = (CC) or
if v}=
```

Description: This 2-byte conditional subroutine branch instruction causes the processor to perform a subroutine branch only if the 2-bit $v$ field matches the current Condition Code field (CC) in the Program Status Word. If the fields match, the Stack Pointer is incremented by one and the current contents of the Instruction Address Register, which points to the byte following this instruction, is pushed into the Return Address Stack. The effective address replaces the previous contents of the IAR.

If the $v$ field and CC field do not match, the next instruction is fetched from the location following the second byte of the instruction and the SP is unaffected. If $v$ is set to 3 , the BSTR instruction branches unconditionally.

Indirect addressing may be specified.
PSW Bits Affected: SP
Condition Code Setting: N/A

Addressing: Absolute
Operation Code: BF
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $(S P) \leftarrow(S P)+1$
$((S P)) \leftarrow(I A R)$
(IAR) $\leftarrow E A$

Description: This 3-byte instruction causes the processor to perform an unconditional subroutine branch. Indexing is required, and register 3 must be specified as the index register because the entire first byte of this instruction is decoded by the processor. Auto-incrementing or auto-decrementing of the index register cannot be specified.

Execution of this instruction causes the Stack Pointer (SP) to be incremented by one, the address of the byte following this instruction is pushed into the Return Address Stack (RAS), and the effective address replaces the contents of the Instruction Address Register.

If indirect addressing is specified, the value in the index register is added to the indirect address to calculate the effective address.

PSW Bits Affected: SP
Condition Code Setting: N/A

Addressing: Absolute
Operation Code: 9F
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $($ IAR $) \leftarrow$ EA
Description: This 3-byte branch instruction causes the processor to perform an unconditional branch. Indexing is required, and register 3 must be specified as the index register because the entire first byte of this instruction is decoded by the processor.

Auto-incrementing or auto-decrementing of the index register cannot be specified. When executed, the content of the Instruction Address Register (IAR) is replaced by the effective address.

If indirect addressing is specified, the value in the index register is added to the indirect address to calculate the effective address.

PSW Bits Affected: None
Condition Code Setting: N/A

Addressing: Absolute
Operation Codes: EC - EF
Binary Code:


Execution Time: 4 cycles (12 clock periods)
Operation: (r) : (EA)
Description: This 3-byte instruction causes the contents of register $r$ to be compared to the contents of the memory byte pointed to by the effective address. The comparison will be performed in either the arithmetic or logical mode depending on the setting of the COM bit in the Program Status Word.

When $C O M=1$ (logical mode), the values will be treated as 8-bit, positive binary numbers; when $C O M=0$ (arithmetic mode), the values will be treated as 8-bit, two's complement numbers.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0 , byte 0 , indicate the index register and the register used in the operation implicitly becomes register zero.

PSW Bits Affected: CC
Condition Code Setting:
The execution of this instruction causes the Condition Code to be set as shown in the following table:

| RESULT | CCl | CCO |
| :--- | :--- | :--- | :--- |
| Register $r$ greater than memory byte | 0 | 1 |
| Register $r$ equal to memory byte | 0 | 0 |
| Register $r$ less than memory byte | 1 | 0 |

Addressing: Register
Operation Codes: E4 - E7
Binary Code:


Execution Time: 2 cycles ( 6 clock periods)
Operation: (r) : v
Description: This 2-byte instruction causes the contents of the specified register $r$ to be compared to the contents of the second byte of this instruction. The comparison will be performed in either the arithmethic or logical mode depending on the setting of the COM bit in the Program Status Word.

When $C O M=1$ (logical mode), the values will be treated as 8-bit positive binary numbers; when $C O M=0$, the values will be treated as 8-bit two's complement numbers.

PSW Bits Affected: CC

## Condition Code Setting:

The execution of this instruction causes the Condition Code to be set as shown in the following table:

| RESULT | CC1 | CCO |
| :--- | :--- | :--- | :--- |
| Register $r$ greater than $v$ | 0 | 1 |
| Register $r$ equal to $v$ | 0 | 0 |
| Register $r$ less than $v$ | 1 | 0 |

```
Addressing: Relative
Operation Codes: E8 - EB
Binary Code:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 1 & 0 & & 0 & & 1 & & & 1 & & & & & \\
\hline & & & & & 2 & 1 & 0 & & 6 & 54 & & & & & \\
\hline
\end{tabular}
Execution Time: 3 cycles (9 clock periods)
Operation: (r) : (EA)
Description: This 2-byte instruction causes the contents of the specified register \(r\) to be compared to the contents of the memory byte pointed to by the effective address. The comparison will be performed in either the arithmetic or logical mode depending upon the setting of the COM bit in the Program Status Word.
When \(C O M=1\) (logical mode), the values will be treated as 8 -bit positive binary numbers; when \(C O M=0\), the values will be treated as 8-bit, two's complement numbers.
PSW Bits Affected: CC
```


## Condition Code Setting:

```
The execution of this instruction causes the Condition Code to be set as shown in the following table:
```

| RESULT | CCl | CCO |
| :--- | :--- | :--- | :--- |
| Register $r$ greater than memory byte | 0 | 1 |
| Register r equal to memory byte | 0 | 0 |
| Register r less than memory byte | 1 | 0 |

Addressing: Register
Operation Codes: EO - E3
Binary Code:

| 1 | 1 | 1 | 0 | 0 | 0 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0

Execution Time: 2 cycles ( 6 clock periods)
Operation: (RO) : (r)
Description: This 1-byte instruction causes the contents of the specified register $r$ to be compared to the contents of register zero. The comparison will be performed in either arithmetic or logical mode depending on the setting of the COM bit in the Program Status Word.

When $C O M=1$ (logical mode), the values will be interpreted as 8-bit two's complement numbers.

PSW Bits Affected: CC
Condition Code Setting:
The execution of this instruction causes the Condition Code to be set as shown in the following table:

| RESULT | CC1 | CC0 |
| :--- | :--- | :--- | :--- |
| Register zero greater than register $r$ | 0 | 1 |
| Register zero equal to register r | 0 | 0 |
| Register zero less than register r | 1 | 0 |

Addressing: Immediate
Operation Code: ..... 75
Binary Code:

| 0 | 1 |  |  | 1 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 |  | 2 | 1 | 0 | 7 |  | 5 |  |  |  |  |  | 0 |

Execution Time: 3 cycles ( 9 clock periods)
Operation: (PSL) $\leftarrow($ PSL) AND NOT $v$
Description: This 2-byte instruction causes individual bits in the LowerProgram Status Byte to be selectively cleared. When this instruction isexecuted, each bit in the $v$ field of the second byte of this instruction istested for the presence of $a$ one and, if a particular bit in the $v$ fieldcontains a one, the corresponding bit in the status byte is cleared to zero.Any bits in the status byte which are not selected are not modified.
PSW Bits Affected: CC, IDC, RS, WC, OVF, COM, C
Condition Code Setting: The CC bits may be cleared by execution of this
instruction.

## Addressing: Immediate

Operation Code: ..... 74

Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $(P S U) \leftarrow(P S U)$ AND NOT $v$
Description: This 2-byte instruction causes individual bits in the Upper Program Status Byte to be selectively cleared. When this instruction is executed, each bit in the $v$ field of the second byte of this instruction is tested for the presence of a one and, if a particular bit in the $v$ field contains a one, the corresponding bit in the status byte is cleared to zero. Any bits in the status byte which are not selected are not modified.

PSW Bits Affected: F, II, SP
Condition Code Setting: N/A

```
Addressing: Register
Operation Codes: 94-97
Binary Code:
```



```
76543210
```

Execution Time: 3 cycles ( 9 clock periods)
Operation: See description and table below.
Description: This l-byte instruction conditionally adds a decimal ten (two's complement negative six in a 4-bit binary number system) to either the high order 4 bits and/or the low order 4 bits of the specified register $r$.

The truth tables below indicate the logical operation performed. The operation proceeds based on the contents of the Carry (C) and Interdigit Carry (IDC) bits in the Program Status Word. The $C$ and IDC bits remain unchanged by execution of this instruction.

This instruction allows $B C D$ sign magnitude arithmetic to be performed on packed digits by the following procedures:

BCD Addition

1. Add 6616 to augend
2. Perform addition of addend and augend
3. Perform DAR instruction

BCD Subtraction

1. Perform subtraction ( $2^{\prime}$ s complement of subtrahend is added to the minuend)
2. Perform DAR instruction

Since this operation is on sign-magnitude numbers, it is necessary to establish the sign of the result prior to executing in order to properly control the definition of the subtrahend and minuend.

| CARRY | INTERDIGIT <br> CARRY | ADDED TO <br> REGISTER r |
| :--- | :---: | :---: |
| 0 | 0 | $\mathrm{AA}_{16}$ |
| 0 | 1 | $\mathrm{A0}_{16}$ |
| 1 | 1 | $00{ }_{16}$ |
| 1 | 0 | $0{ }_{16}$ |

Condition Code Setting: The condition code is set to a value reflecting the contents of the register as if it were a two's complement binary number.

| REGISTER r | CC1 | CC0 |
| :--- | :--- | :--- |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Addressing: Absolute

Operation Codes: 2C - 2F
Binary Code:


Execution Time: 4 cycles (12 clock periods)
Operation: $(r) \leftarrow(r)$ XOR (EA)
Description: This 3-byte instruction causes the contents of register $r$ to be Exclusive-ORed with the contents of the memory byte pointed to by the effective address. The result of the operation replaces the previous contents of register $r$.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0 , byte 0 , indicate the index register, and the destination of the operation implicitly becomes register zero.

The Exclusive-OR operation treats each bit of the argument bytes as shown in the truth table below:

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | EXCLUSIVE- <br> OR RESULT |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |
| 1 | 0 | 1 |

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Addressing: Immediate

Operation Codes: 24-27
Binary Code:


Execution Time: 2 cycles ( 6 clock periods)
Operation: $(r) \leftarrow(r)$ XOR $v$
Description: This two-byte instruction causes the contents of the specified register $r$ to be logically Exclusive-ORed with the contents of the second byte of this instruction. The result of this operation replaces the previous contents of register $r$.

The Exclusive OR operation treats each bit of the argument bytes as shown in the truth table below:

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | EXCLUSIVE <br> OR RESULT |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |
| 1 | 0 | 1 |

PSW Bits Affected: CC

Condition Code Setting:

| REGISTER r | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Relative
Operation Codes: $28-2 B$
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $(r) \leftarrow(r)$ XOR (EA)
Description: This 2-byte instruction causes the contents of the specified register $r$ to be logically Exclusive-ORed with the contents of the memory byte pointed to by the effective address. The result of the operation replaces the previous contents of register $r$.

Indirect addressing may be specified.
The Exclusive-OR operation treats each bit of the argument bytes as shown in the truth table below:

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | AND <br> Result |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |
| 1 | 0 | 1 |

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Addressing: Register

Operation Codes: 20-23
Binary Code:

| 0 | 0 | 1 | 0 | 0 | 0 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0

Execution Time: 2 cycles (6 clock periods)
Operation: (RO) $\leftarrow(R O)$ XOR (r)
Description: This l-byte instruction causes the contents of the specified register $r$ to be logically Exclusive-ORed with the contents of register zero. The result of this operation replaces the contents of register zero. The contents of register $r$ remain unchanged.

The Exclusive-OR operation treats each bit of the argument bytes as shown in the truth table below:

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | EXCLUSIVE <br> OR RESULT |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |
| 1 | 0 | 1 |

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER ZERO | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Operation Code: ..... 40
Binary Code:

| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

76543210
Execution Time: 2 cycles (6 clock periods)
Operation: HALT
Description: This l-byte instruction causes the processor to stop executinginstructions and enter the Wait state. The RUN/WAIT line is set to the Waitstate.The only way to enter the Run state after a HALT has been executed is to resetthe 2650 or to interrupt the processor.
PSW Bits Affected: None
Condition Code Setting: N/A

Addressing: Absolute
Operation Codes: 6C-6F
Binary Code:


Execution Time: 4 cycles ( 12 clock periods)
Operation: $(r) \leftarrow(r)$ OR (EA)
Description: This 3-byte instruction uses the contents of register $r$ to be logically Inclusive-ORed with the contents of the memory byte pointed to by the effective address. The result of the operation replaces the previous contents of register r.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0 , byte 0 , indicate the index register and the destination of the operation implicitly becomes register zero.

The Inclusive-OR operation treats each bit of the argument bytes as in the truth table below.

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | INCLUSIVE <br> OR RESULT |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 1 |
| 1 | 0 | 1 |

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Immediate
Operation Codes: 24-27

Binary Code:


Execution Time: 2 cycles ( 6 clock periods)
Operation: $(r) \leftarrow(r)$ or $v$
Description: This 2-byte instruction causes the contents of the specified register $r$ to be logically Inclusive-ORed with the contents of the second byte of this instruction. The result of this operation replaces the contents of register r .

The Inclusive-OR operation treats each bit of the argument bytes as in the truth table below:

| BIT | BIT | INCLUSIVE |
| :---: | :---: | :---: |
| $(0-7)$ | $(0-7)$ | OR RESULT |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 1 |
| 1 | 0 | 1 |

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Relative
Operation Codes: 68-6B
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $(r) \leftarrow(r)$ OR (EA)
Description: This 2-byte instruction causes the contents of the specified register $r$ to be logically Inclusive-ORed with the contents of the memory byte pointed to by the effective address. The result of this operation replaces the previous contents of register $r$.

Indirect addressing may be specified.
The Inclusive-OR operation treats each bit of the argument bytes as in the truth table below:

| BIT <br> $(0-7)$ | BIT <br> $(0-7)$ | INCLUSIVE <br> OR RESULT |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 1 |
| 1 | 0 | 1 |

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER r | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Addressing: Register

Operation Codes: 60-63
Binary Code:

$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

Execution Time: 2 cycles ( 6 clock periods)
Operation: $(\mathrm{RO}) \leftarrow(\mathrm{RO})$ or $(r)$
Description: This l-byte instruction causes the contents of the specified register, $r$, to be logically Inclusive-ORed with the contents of register zero. The result of this operation replaces the contents of register zero. The contents of register $r$ remain unchanged.

The Inclusive-OR operation treats each bit of the argument bytes as in the truth table below:

| BIT |  |  |
| :---: | :---: | :---: |
| $(0-7)$ | BIT <br> $(0-7)$ | INCLUSIVE <br> OR RESULT |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 1 |
| 1 | 0 | 1 |

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER ZERO | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Absolute
Operation Codes: OC - OF
Binary Code:


Execution Time: 4 cycles ( 12 clock periods)
Operation: $(r) \leftarrow(E A)$
Description: This 3-byte instruction transfers a byte of data from memory into the specified register, $r$. The data byte is found at the effective address. The previous contents of register $r$ are lost.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0 , byte 0 , indicate the index register and the destination of the operation implicilty becomes register zero.

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $r$ | CC1 | CCO |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

```
Addressing: Immediate
Operation Codes: 04-07
Binary Code:
```



```
Execution Time: 2 cycles (6 clock periods)
Operation: (r) \leftarrowv
Description: This 2-byte instruction transfers the second byte of the
instruction, v, into the specified register, r. The previous contents of r
are lost.
PSW Bits Affected: CC
Condition Code Setting:
REGISTER \(r \quad\) CC1 CCO
Positive \(0 \quad 1\)
Zero 0
\begin{tabular}{lll} 
Negative & 1 & 0
\end{tabular}
```

Addressing: Relative
Operation Codes: 08 - OB
Binary Code:

| 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |$\quad$| 1 |  |
| :--- | :--- |

Execution Time: 3 cycles ( 9 clock periods)
Operation: $\quad(r) \leftarrow(E A)$
Description: This 2-byte instruction transfers a byte of data from memoryinto the specified register, $r$. The data byte is found at the effectiveaddress formed by the addition of the field, considered as a 7-bit two'scomplement number, and the address of the byte following this instruction.The previous contents of register $r$ are lost. Indirect addressing may bespecified.
PSW Bits Affected: ..... CC
Condition Code Setting:

| REGISTER $r$ | CC 1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Register
Operation Codes: 00-03
Binary Code:

| 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |

76543210
Execution Time: 2 cycles (6 clock periods)
Operation: ( RO ) $\leftarrow(r)$
Description: This l-byte instruction transfers the contents of the specifiedregister, $r$, into register zero. The previous contents of register zero arelost. The contents of register $r$ remain unchanged.
When the specified register, $r$, equals 0 , the operation code is changed to$60_{16}$ (IORZ) by the assembler. However, the processor will execute theinstruction $00_{16}$ correctly.
PSW Bits Affected: ..... CC
Condition Code Setting:

| REGISTER ZERO | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Operation Code: ..... 93
Binary Code:

| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Execution Time: 2 cycles ( 6 clock periods)
Operation: $(P S L) \leftarrow(R O)$Description: This l-byte instruction causes the current contents of the LowerProgram Status Byte to be replaced with the contents of register zero.
See Program Status Word description for bit assignments.
PSW Bits Affected: CC, IDC, RS, WC, OVF, COM, C
Condition Code Setting: The CC will take on the values in bits 7 and 6 ofregister zero.

## Operation Code: 92

Binary Code:

| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Execution Time: 2 cycles ( 6 clock periods)
Operation: $\quad(P S U) \leftarrow(R O)$
Description: This l-byte instruction causes the current contents of the Upper Program Status Byte to be replaced with the contents of register zero.

See Program Status Word description for bit assignments. Bits 4 and 3 of the PSU are unassigned and will always be regarded as containing zeroes.

PSW Bits Affected: F, II, SP
Condition Code Setting: N/A
Operation Code: ..... CO
Binary Code:

| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
Execution Time: 2 cycles ( 6 clock periods)
Operation: None
Description: This l-byte instruction causes the processor to take no actionupon decoding it. No registers are changed, but fetching and executing a NOPinstruction requires two processor cycles.
PSW Bits Affected: None
Condition Code Setting: N/A

Addressing: Immediate
Operation Code: 77
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $($ PSL $) \leftarrow($ PSL $)$ or $v$
Description: This l-byte instruction causes individual bits in the Lower Program Status Byte to be selectively set to binary one. When this instruction is executed, each bit in the $v$ field of the second byte of this instruction is tested for the presence of a one and, if a particular bit in the $v$ field contains a one, the corresponding bit in the status byte is set to one. Any bits in the status byte which are not selected are not modified.

PSW Bits Affected: CC, IDC, RS, WC, OVF, COM, C
Condition Code Setting: The CC bits may be set by the execution of this instruction.
Addressing: Immediate
Operation Code: ..... 76
Binary Code:

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |Execution Time: 3 cycles ( 9 clock periods)

Operation: (PSU) $\leftarrow(P S U)$ or $v$
Description: This 2-byte instruction causes individual bits in the UpperProgram Status Byte to be selectively set to binary one. When thisinstruction is executed, each bit in the $v$ field of the second byte of thisinstruction is tested for the presence of a one and, if a particular bit inthe $v$ field contains a one, the corresponding bit in the ststus byte is set toone. Any bits in the status byte which are not selected are not modified.
PSW Bits Affected: F, II, ..... SP
Condition Code Setting: ..... N/A

## Addressing: Register

Operation Codes: 30-33
Binary Code:

| 0 | 0 | 1 | 1 | 0 | 0 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 |

Execution Time: 2 cycles ( 6 clock periods)
Operation: $\quad(r) \nleftarrow($ Port C)
Description: This l-byte input instruction causes a byte of data to be transferred from the data bus into register r. Signals on the data bus are considered to be true signals; i.e., a high level will be set into the register as a one.

When executing this instruction, the processor raises the Operation Request (OPREQ) line, simultaneously switching the M/IO line to IO, the $R / W$ line to $R$ (Read), the $D / C$ line to $C$ (Control), and the $E / N E$ line to $N E$ (Non-Extended).

See Input/Output section of this chapter.
PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Addressing: Register

Operation Codes: 70-73
Binary Code:


Execution Time: 2 cycles ( 6 clock periods)
Operation: $(r) \leftarrow($ Port $D)$
Description: This l-byte input instruction causes a byte of data to be transferred from the data bus into register $r$. Signals on the data bus are considered to be true signals; i.e., a high level will be set into the register as a one.

When executing this instruction, the processor raises the Operation Request (OPREQ) line, simultaneously switching the M/IO line to IO and the $R / W$ to $R$ (Read). Also, during the OPREQ signal, the $D / C$ line switches to $D$ (Data) and the E/NE switches to NE (Non-Extended).

See Input/Output section of this chapter.
PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $r$ | CCl | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Addressing: Immediate

Operation Codes: 54-57

Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: (r) $\leftarrow$ (Port v)
Description: This 2-byte input instruction causes a byte of data to be transferred from the data bus into register r. During execution of this instruction, the content of the second byte of this instruction is made available on the ADR0 to ADR7 lines of the address bus.

During execution, the processor raises the Operation Request (OPREQ) line, simultaneously placing the contents of the second byte of the instruction on the address bus. During the OPREQ signal, the M/IO line is switched to IO, the R/W line to $R$ (READ), and the E/NE line to E (Extended).

See Input/Output section of this chapter.

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Operation Codes: $14-17$
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $\left.\begin{array}{l}(I A R) \leftarrow((S P)) \\ (S P) \leftarrow(S P)-1\end{array}\right\} \quad \begin{aligned} & \text { if } v=\text { (CC) or } \\ & \text { if } v=3\end{aligned}$
Description: This l-byte instruction is used by a subroutine to conditionally effect a return of control to the program which last issued a subroutine branch instruction.

If the 2-bit $v$ field in the instruction matches the Condition Code field (CC) in the Program Status Word, the following action is taken: The address contained in the top of the Return Address Stack replaces the previous contents of the Instruction Address Register (IAR), and the Stack Pointer is decremented by one.

If the $v$ field does not match CC, the return is not effected, and the next instruction to be executed is taken from the location following this instruction.

If $v$ is specified as 3 , the return is executed unconditionally.
PSW Bits Affected: SP
Condition Code Setting: N/A

Operation Codes: $34-37$
Binary Code:

| 0 | 0 | 1 | 1 | 0 | 1 | $\stackrel{v}{v}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Execution Time: 3 cycles ( 9 clock periods)
Operation: (IAR) $\leftarrow((S P))$ $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$
$(\mathrm{II}) \leftarrow 0$

$$
\begin{aligned}
& \text { if } v=(C C) \text { or } \\
& \text { if } v=3
\end{aligned}
$$

Description: This l-byte instruction is used by a subroutine to conditionally effect a return of control to the program which last issued a Subroutine Branch instruction. Additionally, if the return is effected, the Interrupt Inhibit (II) bit in the Program Status Word is cleared to zero, thus enabling interrupts. This instruction is mainly intended to be used by an interrupt handling routine because receipt of an interrupt causes a Subroutine Branch to be effected and the Interrrupt Inhibit bit to be set to 1 . The interrupt handling routine must be able to return and enable simultaneously so that the interrupt routine cannot be interrupted unless specifically desired.

If the 2-bit $v$ field in the instruction matches the Condition Code field (CC) in the Program Status Word, the following action is taken: The address contained in the top of the Return Address Stack (RAS) replaces the previous contents of the Instruction Address Register (IAR), the Stack Pointer is decremented by one and the II bit is cleared to zero.

If the $v$ field does not match $C C$, the return is not effected and the next instruction to be executed is taken from the location following this instruction.

If $v$ is specified as 3 , the return is executed unconditionally.
PSW Bits Affected: SP, II
Condition Code Setting: N/A

Addressing: Register
Operation Codes: DO - D3
Binary Code:

| 1 | 1 | 0 | 1 | 0 | 0 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 |

Execution Time: 2 cycles ( 6 clock periods)
Operation: $\left.\begin{array}{ll}(r(7: 1)) \leftarrow(r(6: 0)) \\ (r(0)) \leftarrow(r(7)) \\ (r(0)) \leftarrow(C) \\ (C) \leftarrow(r(7)) \\ & (I D C) \leftarrow(r(4))\end{array}\right\} \quad$ if $(W C)=0$


Description: This l-byte instruction causes the contents of the specified register $r$ to be shifted left one bit. If the WC bit in the Program Status Word is set to zero, bit 7 of register $r$ flows into bit 0 ; if ( WC ) $=1$, then bit 7 flows into the Carry bit and the Carry bit flows into bit 0 .

Register bit 4 flows into the IDC if (WC) $=1$.
PSW Bits Affected: C, CC, IDC, OVF
NOTE
If $(W C)=1$, and the Rotate causes bit 7 of the specified register to change from 0 to 1 , the OVF bit is set in the PSL.

Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Register
Operation Codes: 50-53
Binary Code:

| 0 | 1 | 0 | 1 | 0 | 0 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0

Execution Time: 2 cycles (6 clock periods)
Operation: $(r(6: 0)) \leftarrow(r(7: 1))$
$\left.\begin{array}{ll}(r(7)) & \leftarrow(r(0)) \\ (r(7)) & \leftarrow(C) \\ (C) & ;(r(7)) \\ (I D C) & \leftarrow(r(6))\end{array}\right\} \quad ; \quad$ if $(W C)=0$


Description: This 1-byte instruction causes the contents of the specified register $r$ to be shifted right 1 bit. If the $W C$ bit in the Program Status Word is set to zero, bit 0 of register $r$ flows into bit 7; if (WC) $=1$, then bit 0 of the register $r$ flows into the Carry bit and the Carry bit flows into bit 7.

Register bit 6 flows into the IDC if (WC) $=1$.
PSW Bits Affected: C, CC, IDC, OVF
NOTE
If (WC) $=1$, and the Rotate causes bit 7 of the specified register to change from 0 to 1 , the OVF bit is set in the PSL.

Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Operation Code: ..... 13
Binary Code:

| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 0\end{array}$
Execution Time: 2 cycles ( 6 clock periods)
Operation: (RO) $\leftarrow$ (PSL)
Description: This l-byte instruction causes the contents of the Lower ProgramStatus Byte to be transferred into register zero.
See Program Status Word description for bit assignments.
PSW Bits Affected: ..... CC
Condition Code Setting:

| REGISTER ZERO | CC1 | CCO |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

## Operation Code: 12

Binary Code:

| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Execution Time: 2 cycles ( 6 clock periods)
Operation: (RO) $\leftarrow$ (PSU)
Description: This l-byte instruction causes the contents of the Upper Program Status Byte to be transferred into register zero.

See Program Status Word description for bit assignments. Bits 4 and 3 of the PSU which are unassigned will always be stored as zeroes.

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER ZERO | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Absolute
Operation Codes: CC - CF
Binary Code:


Execution Time: 4 cycles ( 12 clock periods)
Operation: $(E A) \leftarrow(r)$
Description: This 3-byte instruction transfers a byte of data from the specified register, $r$, into the byte of memory pointed to by the effective address. The contents of register $r$ remain unchanged and the contents of the memory byte are replaced.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0 , byte 0 , indicate the index register and the source of the operation implicitly becomes register zero.

PSW Bits Affected: None
Condition Code Setting: N/A
Addressing: Relative
Operation Codes: C8 - CB
Binary Code:

| 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0

Execution Time: 3 cycles ( 9 clock periods)
Operation: $(E A) \leftarrow(r)$
Description: This 2-byte instruction transfers a byte of data from thespecified register, $r$, into the byte of memory pointed to by the effectiveaddress. The contents of register $r$ remain unchanged and the contents of thememory byte are replaced.
Indirect addressing may be specified.
PSW Bits Affected: None
Condition Code Setting: N/A

## Addressing: Register

Operation Codes: C1 - C3
Binary Code:

| 1 | 1 | 0 | 0 | 0 | 0 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0

Execution Time: 2 cycles ( 6 clock periods)
Operation: $(r) \leftarrow(R O) \quad ; \quad \mathbf{f} \neq \mathrm{RO}$
Description: This l-byte instruction transfers the contents of register zero into the specified register $r$. The previous contents of register $r$ are lost. The contents of register zero remain unchanged.

NOTE
Register $r$ may not be specified as zero. This operation code, '11000000', is reserved for NOP.

PSW Bits Affected: CC
Condition Code Setting:

| REGISTER r | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Absolute
Operation Codes: AC - AF
Binary Code:


Execution Time: 4 cycles ( 12 clock periods)
Operation: $(r) \leftrightarrow(r)-(E A)$
$(r) \leftarrow(r)-(E A)-(C)$
; if $(W C)=0$
$(r) \leftarrow(r)-(E A)-(C) \quad ; \quad$ if $(W C)=1$

Description: This 3-byte instruction causes the contents of the byte of memory pointed to by the effective address to be subtracted from the contents of register $r$. The result of the subtraction replaces the contents of register r .

The subtraction is performed by taking the binary two's complement of the contents of the memory byte and adding that result to the contents of register r.

Indirect addressing and/or indexing may be specified. If indexing is specified, bits 1 and 0 , byte 0 , indicate the index register, and the destination of the operation implicitly becomes register zero.

NOTE
Subtract with Borrow may be performed. See With/Without Carry and Carry in description of Program Status Word.

PSW Bits Affected: C, CC, IDC, OVF
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Immediate
Operation Codes: A4 - A7

Binary Code:


Execution Time: 2 cycles ( 6 clock periods)
Operation: $\quad(r) \leftarrow(r)-v \quad$ if $(W C)=0$

$$
(r) \leftarrow(r)-v-(C) \quad ; \quad \text { if }(W C)=1
$$

Description: This 2-byte instruction causes the contents of the second byte of this instruction to be subtracted from the contents of register $r$. The result of the subtraction replaces the contents of register $r$.

The subtraction is performed by taking the binary two's complement of the contents of the second instruction byte and adding that result to the contents of register $r$.

NOTE
Subtraction with Borrow may be performed. See With/Without Carry and Carry in description of Program Status Word.

PSW Bits Affected: C, CC, IDC, OVF
Condition Code Setting:

| REGISTER $r$ | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Relative
Operation Codes: A8 - AB
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $(r) \leftarrow(r)-(E A) \quad ; i f(W C)=0$
$(r) \leftarrow(r)-(E A)-(C) \quad ; i f(W C)=1$
Description: This 2-byte instruction causes the contents of the byte of memory pointed to by the effective address to be subtracted from the contents of register $r$. The result of the subtraction replaces the contents of register $r$.

The subtraction is performed by taking the binary two's complement of the contents of the byte of memory and adding that result to the contents of register r .

Indirect addressing may be specified.
NOTE
Subtract with Borrow may be performed. See With/Without Carry and Carry in description of Program Status Word.

PSW Bits Affected: C, CC, IDC, OVF
Condition Code Setting:

| REGISTER r | CC1 | CCO |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Register
Operation Codes: A0 - A3
Binary Code:

| 1 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

Execution Time: 2 cycles ( 6 clock periods)
Operation: (RO) $\leftarrow(\mathrm{RO})-(r)$ ..... $(R O) \leftarrow(R O)-(r)-(C) \quad ; \quad$ if $(W C)=1$
Description: This l-byte instruction causes the contents of the specified register $r$ to be subtracted from the contents of register zero. The result of the subtraction replaces the contents of register zero.
The subtraction is performed by taking the binary two's complement of the contents of register $r$ and adding that result to the contents of register zero. The contents of register $r$ remain unchanged.
NOTE
Subtract with Borrow may be performed. See With/Without Carry and Carry in description of Program Status Word.
PSW Bits Affected: C, CC, IDC, OVF
Condition Code Setting:

| REGISTER ZERO | CC1 | CC0 |
| :--- | :---: | :---: |
| Positive | 0 | 1 |
| Zero | 0 | 0 |
| Negative | 1 | 0 |

Addressing: Immediate
Operation Codes: F4-F7
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $\begin{array}{ll}(C C) \leftarrow 0 & \text {; if }(r) \text { OR NOT } v= \\ (C C) \leftarrow 2\end{array} F_{16}$
(CC) $\leftarrow 2$; otherwise

Description: This 2-byte instruction tests individual bits in the specified register $r$ to determine if they are set to binary one. During execution, each bit in the $v$ field of the instruction is tested for one, and if a particular bit in the $v$ field contains a one, the corresponding bit in register $r$ is tested for a one or zero. The Condition Code is set to reflect the result of the operation.

If a bit in the $v$ field is zero, the corresponding bit in register $r$ is not tested.

PSW Bits Affected: CC

Condition Code Setting:

| REGISTER r | CC1 | CC0 |
| :--- | :---: | :---: |
| A11 of the selected bits are ls | 0 | 0 |
| Not all of the selected bits are 1 s | 1 | 0 |

Addressing: Immediate
Operation Code: B5
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $\begin{array}{ll}(C C) \leftarrow 0 & \text {; if (PSL) OR NOT } v=F_{16} \\ (C C) \leftarrow 2 & \text {; otherwise }\end{array}$
Description: This 2-byte instruction tests individual bits in the Lower Program Status Byte to determine if they are set to binary one. When this instruction is executed, each bit in the $v$ field of this instruction is tested for a one, and if a particular bit in the $v$ field contains a one, the corresponding bit in the status byte is tested for a one or zero. The Condition Code is set to reflect the result of this operation.

If a bit in the $v$ field is zero, the corresponding bit in register $r$ is not tested.

PSW Bits Affected: CC
Condition Code Setting:
CC1 CC0
All of the selected bits in PSL are 1s 0
Not all of the selected bits in PSL are ls 1
Addressing: Immediate
Operation Code: ..... B4
Binary Code:

Execution Time: 3 cycles ( 9 clock periods)
Operation: $\quad(C C) \leftarrow 0$ (CC) $\leftarrow 2$
; if (PSU) OR NOT $v=\mathrm{FF}_{16}$
; otherwise
Description: This 2-byte instruction tests individual bits in the UpperProgram Status byte to determine if they are set to binary one. When thisinstruction is executed, each bit in the $v$ field of this instruction is testedfor the presence of a one, and if a particular bit in the $v$ field contains aone, the corresponding bit in the status byte is tested for a one or zero.The Condition Code is set to reflect the result of this operation.
If a bit in the $v$ field is zero, the corresponding bit in the status byte is not tested.
PSW Bits Affected: ..... CC
Condition Code Setting:
CCl ..... CCO
All of the selected bits in PSU are ls 0 ..... 0
Not all of the selected bits in PSU are ls 1 ..... 0

```
Addressing: Register
Operation Codes: BO - B3
Binary Code:
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 1 & 0 & 1 & 1 & 0 & 0 & 1 \\
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1
\end{tabular}
Execution Time: 2 cycles (6 clock periods)
Operation: (Port C) \leftarrow(r)
Description: This 1-byte output instruction causes a byte of data to be made available to an external device. The byte to be output is taken from register \(r\) and made available on the data bus.
When executing this instruction, the processor raises the Operation Request (OPREQ) line and simultaneously places the data on the Data Bus. Along with the OPREQ signal, the M/IO line is switched to IO, the \(R / W\) signal is switched to W (Write), the D/C line is switched to C (Control), the E/NE is switched to NE (Non-Extended), and a Write Pulse (WRP) is generated.
See the Input/Output section of this chapter.
PSW Bits Affected: None
Condition Code Setting: N/A
```

Addressing: Register
Operation Codes: F0 - F3
Binary Code:

| 1 | 1 | 1 | 1 | 0 | 0 | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

76543210
Execution Time: 2 cycles (6 clock periods)
Operation: (Port D) $\leftarrow(r)$Description: This l-byte output instruction causes a byte of data to be madeavailable to an external device. The byte to be output is taken from register$r$ and made available on the data bus.
When executing this instruction, the processor raises the Operation Request(OPREQ) line and simultaneously places the data on the data bus. Along withthe OPREQ, the M/IO line is switched to IO, the R/W signal is switched to W(Write), and a Write Pulse (WRP) is generated. Also, during the OPREQ signal,the $D / C$ line is switched to $D$ (Data) and the $E / N E$ line is switched to NE(Non-Extended).
See Input/Output section of this chapter.
PSW Bits Affected: None
Condition Code Setting: ..... N/A


Execution Time: 3 cycles ( 9 clock periods)
Operation: (Port v) $\leftarrow(r)$
Description: This 2-byte output instruction causes a byte of data to be made available to an external device. The byte to be output is taken from register $r$ and is made available on the data bus. Simultaneously, the data in the second byte of this instruction is made available on the ADRO to ADR7 lines of the address bus. The second byte, $v$, may be interpreted as a device address.

When executing this instruction, the processor raises the Operation Request (OPREQ) line and simultanously places the data from register $r$ on the data bus and the data from the second byte of this instruction on the address bus. Along with OPREQ, the $M / I O$ line is switched to $I O$, the $R / W$ line is switched to W (Write), the E/NE line is switched to E (Extended), and a Write Pulse (WRP) is generated.

See the Input/Output section of this chapter.

PSW Bits Affected: None
Condition Code Setting: N/A

Addressing: Relative
Operation Code: 9B
Binary Code:

| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 |  |  | 1 |  | $a$ | 1 | 1 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | 7 | 6 |
| :--- | :--- |

Execution Time: 3 cycles ( 9 clock periods)
Operation: $\quad($ IAR $) \leftarrow E A$
Description: This 2-byte unconditional relative branch instruction directs the processor to calculate the effective address differently than the usual calculation for the Relative Addressing mode.

The specified value, a, is interpreted as a relative displacement from page zero, byte zero. Therefore, displacement may be specified from -64 to +63 bytes. The address calculation is modulo 819210, so the negative displacement actually will develop addresses at the end of page zero. For example, $Z B R R-8$, will develop an effective address of 818410 , and a $Z B R R$ +52 will develop an effective address of $5210^{\circ}$.

This instruction causes the processor to clear address bits 13 and 14, the page address bits, and to replace the contents of the Instruction Address Register with the effective address of the instruction. This instruction may be executed anywhere within addressable memory.

Indirect addressing may be specified.
PSW Bits Affected: None
Condition Code Setting: N/A

Addressing: Relative
Operation Code: BB
Binary Code:


Execution Time: 3 cycles ( 9 clock periods)
Operation: $(S P) \longleftarrow(S P)+1$
$((S P)) \leftarrow(I A R)$
$($ IAR $) \leftarrow E A$
Description: This 2-byte unconditional subroutine branch instruction directs the processor to calculate the effective address differently than the usual calculation for the relative addressing mode.

The specified value, $a$, is interpreted as a relative displacement from page zero, byte zero. Therefore, displacement may be specified from -64 to +63 bytes. The address calculation is modulo 819210, so the negative displacement will develop addresses at the end of page zero. For example, ZBSR -10 , will develop an effective address of 818210 , and ZBSR 31 will develop an effective address of 3110 .

This instruction may be executed anywhere within addressable memory. Indirect addressing may be specified.

When executed, this instruction causes the Stack Pointer to be incremented by one, the address of the byte following this instruction is pushed into the Return Address Stack (RAS), and control is transferred to the effective address.

PSW Bits Affected: SP

Condition Code Setting: N/A

## 10. INSTRUCTOR 50 SYSTEM SCHEMATICS




偮

11. USE MONITOR PROGRAM LISTINGS

0002
0003
01044
0005
0006
00070000
00089001
00090002
00109008
0011
00120001
00130000
00140002
00150002
00160000
00170001
00180003
0019
002000 CO
00210020
00220010
00230008
00240004
00250002
09260001
0027
00280080
0.290940

00300020
00319007
0032
04033007
0034
003510007
00360687
0027
0038 OUFE
003900 Fg
01040 010F9
0041 日6FA
004200 FS
004300 FB
064400 FE
0045 （10）FD
0046 日此
＊PRTGRAM WRITTEN EY OAVE WOTRING

＊emiate taeles
＊register equites

| RO | EQU | 0 | REGISTER Q |
| :--- | :--- | :--- | :--- |
| R1 | EQU | 1 | REGISTER 1 |
| R2 | EQU | 2 | REGISTER 2 |
| R3 | EQU | 3 | REGISTER 3 |
| $*$ | CONOITION CODES |  |  |

－CONDITION CODES
F EQU 1 POSITIME RESILT

2 EQUI 0 ZERO RESILT
NG EQU 2 NEGATIVE RESULT
LT EQUI 2 LESS THPN
EQ EOI 0 EQURL TO
GT EDI 1 GREATER THPN
IN EDU 3 UNCOHDITIONAL
＊PSW LOMER EQUATES
CC EOU $\mathrm{H}^{\prime} \mathrm{CO}{ }^{\prime}$ COMDITIONPL CODES
IDC EQU $\mathrm{H}^{\prime} 20^{\prime}$ INTERDIGIT CARRY
RS EQU $\mathrm{H}^{\prime} 1 日^{\prime}$ REGISTER EFNHK
WC EOU H＇G8＇1＝WITH G＝WITHOUT CHREM
OYF EQU $\mathrm{H}^{\prime} 04^{\prime}$ OVERFLOW
COM EOU $H^{\prime} Q^{\prime} \quad 1=L O G I C$ G＝ARITHETIC CDMPRRE
$C$ EQU $H^{\prime}$ O1＇CARRY／BORROW
＊PSW UPPER ERURTES
SENS EQII $H^{\prime} 80^{\prime}$ SENSE BIT
FLRGS EOI $H^{\prime} 4 ด^{\prime}$ FLAG EIT
II EEU $\mathrm{H}^{\prime} 20^{\prime}$ INTERRUPT INHIEIT
SF ERU $H^{\prime}$ OT＇STACK POINTER
＊IO PORT DEFINITIONS
LEDS EOU $H^{\prime} 07^{\prime}$ USER EXTEMDED IO FORT
＊INTERIPT YECTORS
UINTY EDU $H^{\prime} O 7^{\prime}$ USER DIRECT INTERIPT YECTOR
UINTVI EDI $H^{\prime} 87^{\prime}$ USER INDIRECT INTERUFT YECTOR
＊harodhfe definitions
KEDIN EDII H＇FE＇HDORES OF KED IO PORT
SEG EQU H＇Fg＇ 10 RODRES OF SEGAENT DRIVER
DISP ERUI SEG
OIGIT EQU $H^{\prime} \mathrm{FB}^{\prime}$ ADDFESS of DIGIT EMGELE
CTEYT EOI H＇FS＇ADDRESS OF CONTROL BUTE
CAS ERU CTEYT RDORESS OF CRSSETTE INTEPFFDE
OPROCT EQU H＇FE＇ROORESS OF OFREQ COINTER
LADRH EQU $H^{\prime} F D^{\prime}$ RDDRESS OF LAST ADORES REG HI EUTE
LADRL EOU H＇FC＇ADORESS OF LAST AOORESS FEG LO EYTE

## LINE RDOR OBJECT E SOURCE

| 0048 | ***************************************************** |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0049 | * |  |  |  |
| 00508000 |  | ORG | $\mathrm{H}^{\prime} 1880{ }^{\prime}-64$ | 64 TRAINING CARD RAM frec |
| 0851 | * |  |  |  |
| 00521700 | SCTCH | RES | 8 | 8 BYTE SCRRTCH PREG |
| 065317 Cb | TEMP | EQU | SCTCH+6 | TEMP STORAGE |
| 005417 CB | EAD | RES | 25 | STOF ADDRESS FOR LCAS |
| 0055 17CA | BAD | RES | 2 BEG | beginwing adoress for leas |
| 095617 CC | BPD | RES | 1 DA | dfta to be restored in brefk loc |
| 005717 CD | BPL | RES | 2 Al | ADDRESS OF BREFK. POINT LOC |
| 0658 17CF | BPF | RES | 1 B | BREFK POINT SET FLAG |
| 00591700 | 55F | RES | 5 | SIMgle STEP SET FLAg |
| 00601701 | DISEUF | RES | 8 | 8 BYTE DISPLRY REGISTER |
| 00611709 | Shyreg | RES | A | A PLRCE TO SRYE ROTHRU R3 OF OME EPHK |
| 00621700 | MEM | RES | AI | ADDRESS FOR FLLER OR PGTCH COMMAND |
| 0963 17DF | FID | RES | F | FILE Id Flag ind file id |
| 066417 E 1 | BCC | RES | BL | BLOCK CHECK CHAR |
| 006517 E 2 | BSTT | RES | 5 | SRYE UNITS DIGIT |
| 006617 E | T | RES | T | TEAP REgister |
| 0067175 | T1 | RES | T | temp register |
| 00681766 | 12 | RES | T | tear register |
| 006917 E 7 | T3 | RES | T | TEMP REGISTER |
| 00701788 | LADR | RES | 0 | COPY OF LAST HDORESS REGISTER |
| 0071 17EF | SRADR | RES | 5 | SPME LOCATION FOR LADR |
| 0072 17EC | kFLG | RES | K | KED SCAN FLAGS |
| 0073 17EE |  | RE5 | 1 KD | KED DEBOUMCE COINT |
| 8074 17EF | flit | RES | 1 D | DISFLGY AND RLTER FLAG |
| 00751770 | RESTF | RES | 1 R | RESTORE REGISTERS Flifg |
| 007617 F 1 | IFLG | RES | 11 | INTERUFT INHIEIT FLRG |
| 00771772 | UREG | RES | 12 S | Storfigi for uer registers |
| 0078 17FE | PURON | RE5 | 2 | WHEN POUER ON THESE LOC CONTAIN H'5946 |
| 0079 |  |  |  | ******************************** |

## LINE RDDR OBTECT E SOHRCE

0981
00821800
4082
0684
4085
0086
0087
0488
6469
9490
0691
9092
$049 ?$
0094
0495
0096
0697
4098
0999
0109
0101
0102
0103
0104
0105
0106
0107
0108
0109
0110
0111
$01121800 \mathrm{CB70}$
0113180213
011418036875
01151805 c 875
0116180712
01171808 C86F
0118180 n 7620
0119180 C 7510
0120186 E 963
01211810 CA62
$01221812 \mathrm{CB61}$
012318147716
01241816 C95E
01251818 CA5D
0126 181月 CB5C
0127 181C 75FF
0126 181E 7702
0129182054 FD
01301822 CC17E8
01311825 54FC
01221827 CC17E9
0133182420
$01341828 \mathrm{CC17F1}$

```
*************************************************************************
    ORG H'1800' BEGINING OF TRAININS CARD ROM AREF
********************************************************************
*
*SFHE FLL REGISTERS IPON ENTRY TO FROGRHI
*
*REGISTERS USED
*
*R自THRU RZ' FSUI PSL
*
*GUEROUTINES CALLED
*
*NONE
*
*RAMM MEMORY IISEO
*
*UREGS = RU
*|RE[j+1 = R1
*UREG+2 = R2
*|REG+? = R3
*|REG+4 = R1'
*|REG+5 = R2'
*|REG+6 = RS'
*UREG+7 = PSU
*UREG+8 = FSL
*IREG+9 = FPSL INSTRUCTION OPCODE
*|REG+10 = PSL
*UREG+11 = RETC, LN INSTRUCTION OPCODE
*
*************************************************************************
*
SAVRG STRR, RO UREG SAVE RG
    SPSL GET PGL
        STRR, RO UREG+8 SAVE PSL
        STRR ROQ UREG+10 SRVE FGL FOR RESTOPE ROUTIME
        SPSU GET PSU
        STRR, RO UREG+7 SAVE FSU
        FPGU II SET INTERUPT INHIEIT
        GFSL RS CLEAR REGISTER SHITCH
        STRRR1 IIREG+1 SPVE R1
        STRR R2 UREGT2 STVE R2
        STRRRT MREG+\ SHYE RZ
        PPSL RS SET REGISTER SHITCH
        STRR R1 URE[j+4 SRVE R1'
        STRR R2 UREG+5 SAVE R2'
        STRR RS UREG+6 SRVE R''
        CPSL 255 CLEAR FSL
        PPSL COM DOLDGICFL COMPARES
        REDE, RO LADRH GET LAST HODPESS HI BYTE
        STRA, RO LPDR SRVE IN MEMORY
        REDE, FO LADRL GET LAST RDOPESS LO EYTE
        STRH, RG LFDR+1 SAHE IT
        EORZ RO GETAG
        STRA, RG IFLG CLEAR INTERIPT INHIBIT FLRIj
                11-4
```


## LINE ADDR OBJECT E SOURCE



LINE RDDR OBJECT

E SOURCE

0170
0171
0172
0173
0174
0175
0176
0177
0178
0179
0180
0181
0182
0183
0184
0185
0186
0187
0188
0189
0190
0191
0192
0193
0194
0195
0196
0197
019818476459
01991849 CC17FE
0200184 C 0446
0201 184E CC17FF
0202185120
02031852001700
02041855 CC170E
02051858 C 881
0206 185 0 CL 17 CF
02071850 180F
0268185 F 0 Cl 7 CL
02091862009700
02101865 ECO 700
021118681304
0212186 A 0 0 1
0213 186C 98E8
0214 186E 20
0215 186F 04 Fs
02161871061700
02171874 951F
021818766694
02191878 EBFE
0229 187月 20
02211876 EEEC
02221870 F680
0223187 F 9816
02241881460 F

```
***********************************我氺极***************************
*
*
*KEY BOARD MONITOR ROUTINE
*
*
*REGISTERS USED
*
*RO SCRRTCH
*R1 SCRATCH
*R2 SCRRTCH
*R3 NOT USED
*
*subroutines used
*
*MOY MOME DATA TO DISPLAY' EJFFER
*DISPL'' DISFLAY MESSAGE AND KEY BOFRD SCIN
*
*
*RFM MEMORY USED
*
*PWRON POMER ON FLRG
*SSF SINGLE STEP FLFGG
*BPF BREAK FOINT FLFGG
*BFL BREAK POINT LOCATION
*
*******************************************************
*
INIT LODI,R0 H'59' SET THE FONER ON FLASS
            STRA, RUZ PGRON TO POMER ON YALUE H'5946'
            LODI, RO H'46'
            STRA, RQ FWFON+1
            EORZ RO GETAO
            STRA: R0 MEM PRESET INDIRECT ADORESS MEM
            STRA, RO MEM+1
            STRR, RO *HON+1 CLEAR BREFK POINT FLAG
                    MON LODA,RO BPF GET BREFK POINT FLRG
            BCTR, EQ MONS BREAK FOINT NOT SET
            LODH, RG BPD GET BREFK. FOINT DHTH
            STRA, RO *BFL CLEAR BREAK POINT
            COMH, RO *BFL CHECK DHTA STORED COREECTLY
            BCTR, EQ MON5 BREFK POINT CLEFRED OK
            LODI,RZ }1\mathrm{ BREFK POINT DIDN'T CLERR
            ZERR *ERR GOTO ERROR
                    MON5 EORZ RO GETT A O
            WRTE, RO CTEYT CLEAR CONTROL BUTE
            STRH:RO SSF CLERR SINGLE STEF FLAG
                    MONE LODI,R1 SHELLO-1 GET HDORESS OF HELLO MESSAGE
            LODI, R2 \HELLO-1
                    MON1 ZBSR *HOY MOYE MESSFGE TO OISBUF
                    MON4 EORZ RO SET FLAGS TO WAIT FOR ENTRY'
            ZBSR *DISFLY DISPLAY MESSAGE RND SCPN KEYEDRRD
MON2 TMI,R2 H'SG' CHECK COPHMFIO FLRG
            BCFR, EQ ERR2 IF FLAGS NOT SET ERROR
            FKDI,R2 H'GF' MASK COMMAND YALLIE
```


## LINE RDDR OBJECT E SOURCE

02251883 E607
022618851910
02271887 D2
02281888 6E78R4
0229188 CCl 17 E
0230 188E GE78R5
02311891 CC17E4
02321894 1F97ES
0233
0234
023518970702
$023618990.51 F$
023718980684
0238 189D BBFE
0239 189F CF1708
0240 18R2 1856
0241
0242
0243
0244 18A4 1091 024518 AK 1061 024618 AB 1BAC g247 18RA 1ATE 0248 18RC 18B4 0249 18FE 1月9C. 025018 BO 1 E 59 02511882 1877 0252

COMLIR2 7 MAX COMARIND YFLUE
BCTR GT ERR2 ERROR CTIDE YRLIE TO LARTE
RRL, R2 MHLTIPLY IMDEX ET 2
LODA, RO CMD. R2 SET UF F IN IMOIRECT HDORESS
STRH, FQ T TO THE FINCTION WFNTED
LODA: ROCM CH2
STRA, RG T+1
ECTA, UN *T EXECUTE A COWMAND
*
*
ERR2 LODL, R3 2 INYFLID COHMFND SEQUENCE
ERRI LODI,R1 SERROR-1 GET RDORESS OF ERROR MESSAGE LODL, R2 JERROR-1
ZBSR *HOY MOYE MESSHSE TO DISELF
STRA, RS DISBIF +7 WRITE THE ERKOR MUMEER

*
*COMHFND RDDRESS TABLE
*
CMD FCON WCAS
FCON SCBP
WRITE CASSETTE COMMFND
BREAK POINT COMARO

RCON REG REGISTER DISFLAY FAD FLTER COMMAND
FCON SSTEP SINGEE STEF COMMFND
ACON FLTER DISFLFH' FMD ALTER MEMORY
PCON GO GOTO COMATRND
FCON MON4 ENTR.NEXT KEY IS NOT COHPAND

LINE RODR GETECT
0254
0255
0256
0257
0258
0259
8260
9261
0262
0263
0264
0265
0266
4267
6268
0269
0270
0271
0272
0273
0274
0275
0276

## 0277

0278
0279
0280
0281
0282
02820000
日284
0285
0286
0287
02881864 0C17E8
0289 18B7 E410
029018 B 91 A 08
0291 18B6 E420
029218 BD 9404
0293 18BF 0709
$0294180198 E 8$
029518 C 3047 F
0296 18C5 CC1700
029718 C 8420
Q298 18CA CC17F1
0299 18CD 7508
030918 CF 0601
03011801 QEF7E8
03021804 CC17E7
日301 1807 GF97E8
0304 180A 02
0305180 E 471 C
030618000500
0307 180F 0605
030818 E 1 F 420


```
    *
    *
    *SIngle stef routines
    *This rautine hritten by bec
*
* FRUCESSOR TRANSFERS CONTROL TO USER PROGFAM
* AFTER COMPUTING THE NUMEER OF OPREQ'S TILL
* THE NEXT INSTRUCTION FETCH.
*
*
*REGISTERS USED
*
* RG THFU RE SCRATCH
*
*
*)ubroutines called
*
*RLADR RESTORE LAST RDDRESS REGISTER
*
*
*RAM LOCATIONS USED
*
*LRDR LAST RDDRESS REGISTER
*T3 TEMP REGISTER
*TEMF temp REgister
*SCTCH SCRRTCH REGISTER
*
***************************************************************************
OMH EOU O NEGTTIVE NMMEER OF OPREQ'S
*
*
*CHECK IF NEXT SINGLE STEF IS IN MONITOR RRER
*
SSTEF LODA, RÓ LROR GET MSB OF LROR
    COMI, R0 H'10' IS RDDRESS LT H'1000'
    BCTR,LT SSTEP1 GO SINGLE STEF
```



```
    ECFRLLT SSTEP1 GO SINGLE STEF
    LOOL, RZ }9\mathrm{ NEXT SIMGLE STEF ENTERS MONITOR
    ZBRR *ERR GOTO ERROR
SSTEP1 LODI, RO 127 SET SINGLE STEP FLFG
    STRA, RO SSF STORE IT
    LODI, RO H'20' SET THE INTERIPT INHIBIT
    STRA, RO IFLG SAME IN INTERUPT INHIBIT FLAG
    CFSL WC CLEAR MITH CARRY IF SET
SSTEP2 LODIR2 }1\mathrm{ SET INDEX
    LODH,R0 *LADR,R2 GET SECOND BYTE OF INSTRUCTICN
    STRA, FO TS SRYE IT FOR LATER
    LODA, RS *LADR GET NEXT INSTRUCTION
    LOOZ RS SAVE INSTRUCTION IN RO
    FNDI:RS H'1C' EXTRACT INSTRUCTION CLASS
    LDDL,R1 OHHD SET OHERHEPD OPREQ COHNT
    LOOIRR25 SHIFT OR MOYE COHNT
    TML RG H'20' TEST FOR DOD OPCODE IN CLRS54
                                    11-8
```

LINE RDDR OBJECT E SOURCE


## LINE ADDR OBJECT E SOURCE



## LINE RDDR OBJECT <br> E SOURCE

```
0419
0420
0421
0422
0423
0424
0425
0426
0427
0428
0429
0430
0431
0432
0433
8434
0435
0436
0437
0438
0439
0449
0441
0442
044?
0444
0445
0446
0447
0448
0449
0450
0451
0452
0455
0454 *
0455 197A 0C17E8
0456 1970 6017E9
0457 1980 }770
0458 1982 8501
04591984 A480
0460 1986 447F
0461 19887509
0 4 6 2 ~ 1 9 8 4 ~ E 8 A F ~
0463 198C 9C185f
0464 198F EGAF
0465 1991 98FF
0466 1993 C8E6
04671995 C9E7
04681997 \C17CC
0469 1998 CC97CD
0470 1990 EC97CD
0471 19月01804
0472 1972 0701
6473 19A4 9BE8
```


## LINE FDDR GBJECT E SOHRCE

04741996 E449
047519781808
0476 19月解 9480
0477 13AC CC17CF
0478 19AF 1F18B4
04791982047 F
$048019 B 4$ C8F7
0481 19B6 0419
04821988 C89H
0483 198月 0.1700
$048419 E 03832$
0485 198F GC17CE
048619023836
04871904 OC97C0
04881907 1B1A
0489
0490
0491
0492190920
0493 19CA CC1700
0494 19CD 680E
0495 19CF 1A61
0496
049719010417
04981903 CC1701
04991906 GC17E8
050019093816
0501 1908 aC17E9
0502 190E 3B1A
G50？19E0 GC97E8
0504 19ES 3B03
0505 19E5 1F187A
0506
0507
0508
050919 E 8 BEF 4
0510 19E月 $0 \times 1707$
0511 19ED C01708
$051219 F 017$
6513
0514

## 0515

## $051619 F 1$ BBF4

0517 19F？CC1702
05181976 C01703
0519 19F9 17
0520
0521
0522
0523 19FA BBF4
0524 19FC．CC17D4
0525 19FF C01705
052618020417
0527 1R04 CC1706
0528140717

BEKO COML，RO H＇4日＇HRLT INSTRUCTION DPCODE
BCTR，EQ BRKPT9 IF HPLT DON＇T DO HIDDEN SINGLE STEP
LODI，RD H＇80＇SET FLRG FOR HIDCEN SINGLE STEP
BEKFT3 STRA，FO BFF SET FLAG IN BREAK PGINT
BCTR，UN SSTEP EXECUTE ONE USER INSTRIICTION
BRKFT9 LODI，RO 127 SET BREAK POINT FLAG
STRR，RO＊BRKPT $3+1$
LOOI，RO H＇19＇DASH SYMEOL FOR EREFK FOINT
STRR，RO＊BRKPT8＋1 SET THE DASH SMMEL IN DISEUF
ERKPT2 LODA，RO BFL LET BREAK FOINT RODRESS
BSTR，IN ERKFT7 SET THE DISPLAY
ERKPTI LODA，RG BFL＋1
ESTR UN ERKFT6
LOOA，RO＊EFL GET INSTRUCTION OPCODE
BCTR，IN ERKPT5
＊
＊ENTRY FOINT FIR SINGLE STEP
＊
SGLSTP EORZ RO GET A O
STRA，RO SSF CLEAR SINGLE STEP FLAGS
LOOR，RO＊BRKPT3＋1 CHECK BREFK．FOINT FLAG
BCTR NG BRKPT9 DID A HIDOEN SINGLE STEP
＊DISPLAT THE BREFK．POINT
SGLST9 LODI，RG H＇17＇ELRNK SYMBOL
BRKPTS STRA，RD DISEUF SET DISFLAY BUFFER
LODA，RO LADR GET ADDRESS
BSTR UN ERKPTT SET THE DISPLRY
LODA，RD LFDR +1
BSTR，IN BRKPT6 SET THE DISFLAY
LODA，RD＊LADR GET INSTRUCTION DATA
ERKPT5 ESTR，UN BFKPTI SET IIP DISPLAY
BCTR LNN MON 4 GOTO MONITOR
＊
＊SET UF DISEIF 6k7
＊
BRKPTI ZBGR＊DISLSD CONYERT TO BIN FOR DISPLAY
STRA，RO DISBUF +6
STRA：R1 DISEUF +7
RETC：IN
＊
＊SET UP DISBUF 122
＊
BRKFTT ZESR＊DISLSD CONMERT BIN TO DISFLRY
STRF，RO DISBUF +1
STRA．R1 DISEUF＋2
RETC，UN
＊
＊SETUP DISEUF 384
＊
BRKFT6 2BSR＊OISLSO CONNERT BIN TO DISFLA＇Y STRA，RO DISELF＋3 STORE DATA
STRA R1 DISEIF＋4
LODI，RO H＇17＇BLRAK SYMEOL
STRA， 20 DISEIF +5
RETC，IN

## LINE ADDR OBJECT E SOURCE

| 0530 | ******************************************************* |
| :---: | :---: |
| 0531 | * |
| 0532 | * |
| 0533 | *DISPLAY RND RLTER PEMORY ROUTINE |
| 0534 | *PATCH MEPMORY ROUTINE |
| 0535 | * |
| 0536 | * |
| 0537 | *REGISTERS USED |
| 0538 | * |
| 0539 | *RQ SCRRTCH |
| 0549 | *R1 SCRATCH |
| 0541 | *R2 SCRRTCH |
| 0542 | *R3 SCRATCH |
| 0543 | * |
| 0544 | *SUBRCITIINES CALLED |
| 0545 | * |
| 0546 | *GAD GET ADORESS PARFMETER |
| 0547 | *GNP GET MMMBER PARRMETER |
| 0548 | *ROT ROTATE R0 1 NIEELE LEFT |
| 0549 | *BRKPT4 SETUF DISPLAY 6\& 7 |
| 0550 | *ERKPT6 SETUP DISPLPY 3*4 |
| 0551 | *BRKPT7 SETUP DISPLPH 1*2 |
| 0552 | * |
| 0553 | *RAM MEMORY USED |
| 0554 | * |
| 0555 | *HEM INDIRECT ADDRESS MEMORY POINTER |
| 0556 | *RLTF FLLER FLAG $=1$ FOR DISPLAY RND FLTEE |
| 0557 | * 3 OR 5 FOR PRTCH |
| 0558 | * |
| 0559 | ******************************************************* |
| 0560 | * |
| 0561 | * |
| 0562 | *ENTRY POINT FOR PATCH COMNPMD |
| 0563 | * |
| 0564 1月08 0463 | PTCH LODI,R03 SET PLTER FLAG TO FHTCH |
| 0565 1R0\% 1802 | BCTR, IN FLTER5 |
| 0566 | * |
| 0567 | *ENTRY POINT FOR DISFLAY RMN RLTER COHMPND |
| 0568 | * |
| 0569 1AGC 0401 | flter LODI, R0 1 SET fler fligs to flter |
| 6570 18GE C884 | FLTER5 STRE, R9 *FLTER1+1 STORE IN ALTF |
| 6571 1810 3F1804 | ESTA UN GFID DISFLAY AD= FAD MFIT TILL DISITS ENTERED |
| 0572 1813 E687 | COMI, R2 H'87' ENTR/NXT? |
| 05731815981870 | BCFA, EQ MON2 NEL FUNCTION ABORT HLTER COMAFND |
| 0574 1818 5B8E | BRNR, RS RLTER4 NO HDDRESS ENTERED CONTINUE FROM LAST LOEATION |
| 0575 1R1月 C880 | STRR R0 * FALTER4+1 MEM+1 SRYE ADORESS URTA |
| 0576 181C C981 | STRR, R1 * $\mathrm{FL} 1+1$ |
| 0577 1R1E OE1700 | PL1 LOOH, R2 MEM SET DATH |
| 0578 1R21 0717 | LOOI, R3 H'17' ELPMK |
| 0579 1f23 CF1708 | STRA, R 3 DISEUF+7 CLEAR DISFLAY |
| 0580 1R26 1865 | ECTR, UN RLTER2 SET UF DISPLPY |
| 0581 | * |
| 6582 | *NO ADDRESS COntimue from last rodress |
| 0583 | * |
| 0584 1R28 1 C170E | FLTER 4 LODH, R0 MEM +1 GET ADORESS |

LINE AODR OBJECT E SOURCE


## LINE RDDR ORJECT E SOURCE

0642
0643
0644
0645
0646
0647
0648
0649
0650
0651
0652
0653
0654
0655
0656
0657
0658
0659
0660
0661
0662
9663
0664
0665
0666
0667
0668
0669
0670
0671
0672
0673
0674
0675
6676
9677
0678
0679
4680
0681
0682 1A7E $051 F$
0683 1月84 9684
06841 1882 BBFE
0685 1F84 20
0686 1885 BBEC
0687
06881 1987 F480
66891 1R69 1882
0690 1R8B E409
0691 1F8D 1E1AC2
0692 1R90 E40R
069 1 1 92 1C1F22
0694 1R95 E400
0695 1R97 1807
0696 1F99 E49F


```
*
*
*DISFLAY RND RLTER REGISTERS COMMAND
*
*THE DISPLAY AND PLTER REGISTERS COMMFND RLLOWS
*THE USER TO EXRMINE FND RLTER R0,R1,R2,RZ,R1',R2',RS',PSU, PSL,FC
*
*THIS COMMAND RLSO PROUIDES ENTRY POINT TO FLTERNRTE FINCTIONS
*REG 9 NOT DEFINED
*REG A ADJUST CASSETTE CONM%ND
*REG B NOT DEFINED
*REG D NOT DEFINED
*REG E NOT DEFINED
*REG F ENTER THE FAST PHTCH MGDE
*
*REGISTERS USED
*
*RO SCRRTCH
*R1 SCRHTCH
*R2 SCRRTCH
*RZ SCRATCH
*
*GIBROITINES CFLLED
*
* HOY MOYE DATA TO DISEUF
*GNP GET MHMERIC PARAMETERS
*ROT ROTRTE H NIBELE
*GNPA DISFLAY AND GET NUMERIC PARPMETERS
*BRKPT4 SET DISFLFYY 6&7
*SCEP2 SET DISPLAY 4*5
*
*RRM MEMORY USED
*
*DISELF DISPLR'M EIJFER
*IREGj UGER REGISTERS
*LFDR LAST RDORESS REGISTER FC COUNTER
*T2 TEMP REGISTER
*
**********************************************************************
REG LODI,R1 \REQ-1 GET ADORESS OF R= DISPLRY
    LODI, R2 >REQ-1
    ZBSR *MOY MONE DATA TO DISELF
    EORZ RO SET FLRG TO RETUFN AFTER KEY PRESSD
    2B5R *OISFLY
*
    TMIPRO H'80' SEE IF FIMCTION
    BCTR, EQ *REG14+1 MON2 GOTO MONITOR
    COMI,RO 9 CHECK THE COWMAND
    BCTA,LT REG22 DISFLAY FND FLTER REGISTERS ROU THFU FSL
    COMI, RO H'OA' IS IT RDJUST CASSETTE COMMEND
    BCTH, ED TCAS TEST CASSETTE
    COML, RO H'OC' IS IT DISPLAY PND PLTER FC
    BCTR, EQ REGS DISPLFH' RND FLTER PC
    COML, RO H'QF' IS IT THE PATCH COMMPND
```



## LINE ADDR OBJECT E SOLRCE

0754
0755
0756
0757
0758
0759
0760
0761
0762
0763
0764
0765
0766
0767
0768
0769
0770
0771
0772
0773
0774
0775
0776
0777
0778
0779
0780
0781
0782
0783
0784
0785
0786
0787
0788
0789
0790
0791
0792
0793
0794
0795
0796
0797
0798
0799
0890
0801
0802
0803
0804
0805
0806
0807
0898


```
*
*
*GET NUMERIC PARHMETERS
*
*
*THIS ROUTINE GETS EITHER 2 OR 4 DIGIT NHMERIC: FHRHMETERS
*
*INPUT PARFMETERS
*
*RO CONTAINS INFIIT PARIMETER
*
*BITG = 0 DOLBLE BYTE
*BITG = 1 SINGLE BYTE DATA TO BE RETIIRNED
*BIT1 = O RERIIRES FUNCTION KEY DEPRESSION TO EXIT
*BIT1 = 1 WHEN SET WITH EITG EXIT IS HFTER ENTRY OF THIRD DIGIT
* OF SINGLE BYTE DHTA
*BIT2 = 1 WHEN SET WITH BITG EXIT IS AFTER SECONO DIGIT
* OF SINGLE BYTE DATA
*
*SINGLE BYTE DRTA UISES DISPLAY BUFFER 5 THFUI 7
*DOUBLE BYTE DATR USES DISFLRY EUIFFER 4 THFU 7
*OTHER DIGITS OF DISEUF MUST BE INITIRLIZED ON ENTRY
*
*RETURNS IHEN FINCTION KEY DEFRESSED
*
*OUTPUT PARGMETERS
*
*RQ = LSB OF DOUBLE BYTE DATA OR SINGLE EHIL DATA
*R1 = MSB OF DOHBLE BYTE DATA OR 0 FOR SINGLE EUTE DHTA
*R2 = FUNCTION KEY PRESSED CODE
*R3 = 0 DATA RETUPNED IN RQ(LSE), R1(MSB)
*R3 = NOT O NO DRTA RETURNED RD,R1 = 0
*
*REGISTERS USED
*
*RO SCRATCH
*R1 SCRRTCH
*R2 SCRATCH
*R? SCRRTCH
*
*SUBROUTINES CRLLED
*
*DISPLY DISPLFY FND READ KEY BOFRD
*CLR BLF*K DIGIT DISPLAY
*
*ROT MEMORY USED
*
*TI SAME ENTRY FLPRJ
*DISPLY'4 THRU }
*
******************************************************************
*
*
*DISFLAY AD= AND GET DATA
```

```
LINE ADDR OBJECT E SOURCE
```



## LINE RODR OBJECT E SOURCE

0865 185F C9F6
086618611001708
08671864 C9F7
08681866 CAFA
08691868 080
0870 1B6月 7508
0871 186C. 8440
0872 186E 6420
08731870 C806
08741872 1848
0875
0876
0877
0878187420
08791875 Cl
08801876 Cl
08811877 08CF
08821879 F401
0883 187B 1812
$088418700 c 985 \mathrm{f}$
08851880 E410
088618829403
08871884 3B1F
08881886 C1
08891887 O8CE
08901889 E410
0891 1888 9902
0892188061
0893 1B8E C:
0894 188F 18 CC
08951891 E410
089618939703
08971895 3BEE
88981897 Cz
$0899189898 C 8$
0900189 E 410
0901 189C 9 月04
0902189 E 63
0903 189F 0700
0904 18R1 17
0965 1BR2 9777
0906184417
0967
0908
0909
0910 1855 7598
0911 1BR7 D0
0912 1898 D0
0913 1EA9 D9
0914 18RA D $D$
0915 1ERB 17

STRR, R1 *GN1+1
GAF 3 LODA,R1 DISBUF+7
STRR. R1 *GN3+1
STRE, R2 *GIP $3+1$
LOOR, R0 *GNP12+1 GET INFUT PARPMETER
CFSL UC CLEAR WITH CARRY
FODL, RO $\mathrm{H}^{\prime} 40^{\prime}$ SET BEEN HERE OHCE FLFGG
IORI, RQ $\mathrm{H}^{\prime} 2 \mathrm{a}^{\prime}$ SET SECOHD DIGIT FLRG
GN4 STRR R9 *GNP12+1 RESTORE THE FLAGG
BCTR. UN GNF 2 GET NEXT ENTRY
*
*SET IP DATA TO BE RETURNED
*
GNP4 EORZ RO GET A O
STRZ R1 CLEAR R1 DATA
STRZ R3 CLEAR RS
LODR, RO *GNP12+1 GET INFUT PFFFFMETER
TMI, RO 1 CHECK FOR SINGLE BUTE
BCTR EQ GINP7 IF EQ ONLY 1 DIGIT
LODA, RE *GN2+1 DISBIF+4 GET MSD OF MSB
COMIR RG H'1Q' SEE IF HEX DIGIT
BCFR,LT GNP6 IF NOT SKIF TO NEXT DIGIT
ESTR LN ROTI ROTHTE NIEBLE
STRZ R1 SHVE INR1
GNF6 LODR RG *GN1+1 DISEUF+5 GET LSD OF MSE
COMI R $\mathrm{RO}^{\prime} 1 \mathrm{H}^{\prime}$ SEE IF HEX DIGIT
BCFR, LT GNP7 IF NOT SKIP TO NEXT DIGIT
IORZ R1 INCLUSIVE OR MSD AND LSD OF MSE
STRZ R1 SAVE INR1
GNP7 LOOR RG *GNS +1 DISEIF +6 GET MSD OF LSE
COMI, RO H'10' SEE IF HEX DIGIT
ECFR,LT GNPS IF NOT SKIP TO NEXT DIGIT
BSTR, IN ROTI ROTATE THE NIBELE
STRZ RS SRVE IN RS

COMI: $\mathrm{RO} \mathrm{H}^{\prime} \mathrm{IG} \mathrm{g}^{\prime}$ SEE IF HEX DIGIT
BCFRLT GNPG IF NOT RETUEN
IORZ RZ INCLUSIVE OR MSD HITH LSD OF LSE
LODI RE G GET DATA IN RE.E1 FLAG
RETC IN
GNP9 LODL R 127 NO DATA
RETC, IN
*
*This rouitine rotates a nibele 4 bits left
*
ROTI CPSL WC CLEAR MITH GAFRY
RRL. RG
RRL. FA
RRL, RG
RRL, RO
RETC, UN

## LINE RODR ORTECT <br> E SOURCE

| 0917 | ********************************************************** |
| :---: | :---: |
| 6918 | * |
| 0919 | * |
| 0920 | *READ CASSETTE COMTAND |
| 0921 | * |
| 0922 | * |
| 0923 | * |
| 0924 | *THIS IS THE HEX UEJECT LORDER |
| 0925 | * |
| 0926 | *THIS FOUTINE REOUESTS A FILE ID AND THEN LORDS 2650 HEX getect modles |
| 0927 | *INTO MEMOEF |
| 0928 | * |
| 0929 | *REGISTERS USED |
| 0930 | * |
| 0931 | * ALL |
| 0932 | * |
| 0935 | *GIEROITINES CRLLED |
| 0934 | * |
| 0935 | *IN CASSETTE INPIJT ROUTINE |
| 0936 | * MOY MOME DATA TO DISFLRY EUFFER |
| 0937 | *GNP SET NUMERIC PARPMETERS |
| 0938 | * |
| 0939 |  |
| 0940 | * |
| 0941 | * |
| 0942 1BRC $651 F$ | RCAS LDOL, R1 <FER-1 GET ADDRESS OF F= DISPLAY |
| 0943 1BFE 0684 | LODI, R2 >FEQ-1 |
| 0944 18E0 EEFE | ZBSR *MOY MOYE DATA TO DISEUF |
| 0945 1BE2 0401 | LODI, FOU 1 SET FLAGG FOR SIMGIE EYTE |
| 6946 1BB4 BBFA | ZBSR *GNF GET THE FILE ID |
| 0947 18B6 180\% | BCTR, EQ RCAS1 FILE ID SPECIFIED |
| 0948 1BE8 E687 | COMI, R2 H ${ }^{\prime} 7^{\prime}$ ENTR/NXT KEY? |
| 0949 18ER 988C: | BCFR, EQ *RCAS4+1 GODO NEM FUACTION |
| 0950 18BC 047F | LODI, R0 127 SET FILE ID FLAli TO FILE ID FIUAD |
| 0951 1BBE C8A4 | STRR, R0 *RCAS5+1 STOEE IN FILE IO FLAG |
| 0952 18C0 1824 | BCTR IN LOAD |
| 0953 | * |
| 0954 | * |
| 0955 | *FILE ID SFECIFIED |
| 0956 | * |
| $09571802 \mathrm{CC17E0}$ | RCOS 1 STRH. RU FID 1 S SHE FILE ID |
| 0958 1EC5 E687 | COML, R2 H'87' ENTR WXT KEY? |
| 0959 18C7 90.1870 | RCAS 4 BCFA, EQ MON2 G0 00 NEN FURCTION |
| $0960180 \cdot 20$ | EORZ FO日 SET FILE ID TO ID NOT FOLAD |
| 0961 18C8 697 | STRE R 6 WRCAS5+1 STORE IN FILE ID FLAG |
| 0962 18C0 7570 | $\mathrm{CPSL} \mathrm{H}^{\prime} \mathrm{FD}{ }^{\prime}$ CLEARPSL |
| 0963 1ECF BEEE | RCOS 2 ZSE *IN LOM FOR EEGIINING OF FILE |
| 0641801 E416 |  |
| 09651803987 f | BCFR EQ RCAS2 LOOP TILL FIND BEgIN Of FILE |
| 09661805351028 | ESTG, UN EIN GET THE FILE ID |
| 09671808 E9E9 | COME R1 *RCAS1+1 CHECK FILE ID FOR MATCH |
| 0968180 H 1805 | ECTR EQ RCASS FIUND A MATCH |
| 0969 1BDC 20 | EORZ FOU LETH |
| 0970 1E00 6885 | STRR, RO *RTHS5+1 W0 MATCH SAVE IN FID FLfg |
| 0971 180F 1E05 | BCTR, IN LOMD |


| 0972 18E1 847F | RCAS3 | LODI, PGI 127 | SET FLAGi TO FILE IS MRTCH |
| :---: | :---: | :---: | :---: |
| 0973 1BES CC17DF | RCA55 | STRA, RQ FID | File io formo |
| 0974 18E6 75FD | LOAD | CPGL $\mathrm{H}^{\prime} \mathrm{FD}{ }^{\prime}$ | OLEAR FSL |
| 0975 1BE8 BBEE |  | 2BSR *IN | GET A CHAP |
| 0976 1BEA E43\% |  | COMIS $\mathrm{RO} \mathrm{A}^{\prime}$ :' | START OF LINE CHAF? |
| 0977 1BEC 9878 |  | ECFR, EQ LITAD | LOMP TILL FIND STRET FO RECORD |
| 0978 1PEE 20 |  | EORZ RO | CiET H ${ }^{\text {a }}$ |
| 0979 1BEF CC17E1 |  | STRA, RO BCE: | PRESET ECC |
| 0980 1BF2 3 B34 |  | BSTR UN EIN | INFIT A ETHE OF DHTA |
| 0981 18F4 C01700 |  | STRA, R1 MEM HI | FDOE |
| 0982 1BF7 3B2F |  | ESTR Un BIN IN | PUIT A BYTE OF DATH |
| 0983 18F9 C0170E |  | STRA, R1 MEM $4+1$ | LO HODR |
| 0984 1BFC 3B2h |  | ESTR. ON BIN IN | PUT H BUTE OF DATH |
| 0985 18FE 01 |  | LODZ R1 |  |
| 0985 18FF 1C1C42 |  | BCTA EQ LOADI |  |
| 0987 1C02 C3 |  | STRZ R | SAVE EYTE COINT |
| 0988 1C03 08DF |  | LODR R 2 *LOAD | 2 GET FILE IO FLAGj |
| 0989 1C05 185F |  | BCTR, EQ LOAD | FILE ID NOT FOMD SKIF TO ENO Of FILE |
| $09901 \mathrm{C07} 3 \mathrm{B1F}$ |  | BSTR, UN BIN IN | PYUT F BYTE OF DRTA |
| 0991 1C09 1804 |  | BCTR, EQ ELOA | BCC OK READ THE RECORD |
| 0992 1C08 0704 | BLOA1 | LODI, R3 4 | BCC ERROR |
| 0993 1C00 98E8 |  | ZERR *ERR | GOTO ERROR |
| 0994 1C8F 3B17 | ELOH | BSTR, UN BIN IN | FUT A BYTE OF ORTG |
| 09951 1.11 009700 |  | STRA, R1 * HEM | STORE [PATA IN MEMGEY |
| 09961 1C14 E09700 |  | COPH, R1 * HEM | DO THE ERROE CHECK |
| $09971 \mathrm{C17} 1884$ |  | BCTR, EQ ELOR2 | DATA STORED OK |
| 099816190705 |  | LODI, R3 5 | READ CASSETTE MEMOFH MITE EEFOR |
| 0999 1C1B 98E8 |  | ZERE *ERR | GOTO ERROR |
| 1008 1C1D 3B36 | BLOR2 | BSTR, UN INK IN | CREMENT FOINTER MEM |
| 1001 1C1F FB6E |  | BDRR, RS BLOA | OOP TILL DOHE |
| 1092 1C21 3 B65 |  | ESTR, UN BIN IN | PUT A BUTE OF OHTH |
| 10031 C 239866 |  | ECFR, EQ ELOA1 | BCC ERROR |
| 1004 1C25 1F1BE6 |  | BCTA UN LOAD |  |
| 1095 | * |  |  |
| 1096 | * INFUT | T A PAIR OF HE | ASCII CHAR: |
| 1007 | *CONVE | RT TO EINGEY |  |
| 1008 | *OUTPI | I IS IN R1 |  |
| 1009 | *CALCU | LATE BCC ON OHT |  |
| 1010 | * |  |  |
| 1011 1-28 E8EE | BIN | 2B5R *IN In | PYIT A CHAR |
| 1012 102 7509 |  | CFS C CWC | CLEAR CARRY FMD HITH CARFY |
| 10131023836 | BIN1 | BSTE UN AHOS | LOOK IF VFLIE |
| 1014 1C2E 02 |  | LOOL R2 | FUT VFLIE IN RO |
| 1015 1C2F EBF6 |  | 2BSR *ROT | ROTATE YFLIE |
| 10161031 Cl |  | STR2 R1 | SPME YRLUE IN R1 |
| 10171032 BBEE |  | 285 R *IN | GET A CHAR |
| 1018 16347509 |  | CFS CHLC | CLEAR CARFY RMO WITH CHERY |
| 1019 1C36 3B2C |  | ESTE: IN SHOS | LOOK UP YFLUE |
| 1020103801 |  | LOD2 R1 | GET SPVED YRLIIE |
| 1021103962 |  | I0R2 R2 | MFKE THE EINARY EYTE |
| 1022 | * |  |  |
| 1023 | *CALCU | LATE BCC |  |
| 1024 | * |  |  |
| 1025 103n C1 | CBCC | STR2 R1 | SAVE VALIE |
| 1026 1C3E 2C17E1 |  | EOFA. FO BCC | XOR WITH CIIRRENT ECC |
| 1027 1C3E D0 |  | RRL, RG | ROTATE LEFT |

## LINE RODR OBJECT E SOARCE

1028 1C3F C8FB
1029104117
1030
1031
1032
1033
1034 1C42 0C.17DF
1035 1C45 1C1BCF
10361048088 F
1037104 CCl CE
103810400887
1039 1C4F CC17E9
10401 CS 2 1F1874 1041
1042
1043
104410550 CL 70 E
10451058 日E170D
1046 1C5B D802
1047 1C50 DABR
1048 1C5F C8F5
10491 C61 CAF6
1050106317
1051
1052
1053
10541064 06FF
10551066 EE3FC5
1056106914
1057 1C6月 E610
1058 1С6C. 9878
1059 1C6E 9706
10601 C70 98E8
1061
1062
106
106410720400
10651074 B6F
10661076 046 A
10671078 8EF0
1068107 H 17
1069
1070
1071
107210787548
10731070 BEF 4
1074107 F 2
10751050 DETFC5
10761083 EBFO
10771085007 FS
10781088 EEFG
187916817

STRR RO *CBCC+2 UFDRTE THE BCC
RETC, IUN

```
*
```

* 

*FINISHED READING FILE
*
LOAD1 LODA, RO FID CHECK FILE ID FLAG FOR FILE ID FOAMD
BCTR, EQ RCAS2 NO LOOK FOR START OF NEXT FILE
LODR, R0 *INR2+1 GET YFLUE FROM MEM PLFCE START RDORESS IN PG:
STRA, RO LPDR
LODR RO *INK+1 GET YRLUE FROM MEM +1
STRA, RG LADR +1
BCTA, UN MONS GO TO THE MONITOR
*
*INCREPENT RODRESS MEM
*
INK LOOA, R0 MEM+1 GET RDDRESS
INK2 LODR, R2 MEM
BIRR RO INKI INCREMENT IT
BIRR R2 IMK1
INK1 STRR R0 *INK+1 SRUE IN MEM+1
STRR, R2 *INK2+1 SRVE IN MEM
RETL, UN
*
*LOOK UP ASCII HEX TO CONYERT TO BINAFY
*
RHOS LODLR2 255 PRESET INDEX
COMAR RO ASCII,R2 + CHECK THE YALLIE
RETC, EQ RETURN IF EQUAL
COMI R2 $\mathrm{H}^{\prime} 10^{\circ}$ CHECK FOR MAX COINT
ECFR. ER FHOSt2 LOOP
LODI,R3 6 CHPR NOT RSCII HEX
ZBRR *ERR GOTO ERROR
*
*CAREAGE RETURN AND LINE FEED
*
CRLFF LODIR RO 13 CARRATE RETURN
ZEOR *OIT PRINT
LOOL.P0 10 LINE FEED
ZER wIUT FRINT
RETC IN
*
*CONERT BINAEY TO AGCII HEX RNO PRINT
*
HOITT CPS UE
ZBSE *DISLSD CONVERT BIN TO NIBELE
STR R R2 SPYE IN R2
LODA, RO ASCIL,R2 TENS DIGIT
ZESR *OITT FRINT TENS DIGIT
LOOA. RO RECIIR R GET INITS DIGIT
ZESE *OUT FRINT INITS DIGIT
RETE, IN

## LINE RODR OBJECT E SOUPRCE

1061
1082
1083
1084
1885
1086
1087
1088
1089
1090
1691
1092
1093
1094
1095
1096
1097
1098
1699
1100
1101
1102
1103
1104
1105
1106
1197
1168
1169
1110
1111
1112
1113
1114
1115
1116
1C3B 20
1118 108C BBFF
1119 108E E687
112010917
1121
1122
11231091051 F
1124 1093 06 BC
11251095 ERFE
112610973872
11271099988 E
1128109 COL 70 D
1129 1C9E CC170E
$11301 C A 10412$
1131 1CAZ CC1701
1132 1CA6 3863
113310 RE 9 C 1870

```
*******************************************************************
*
*
*WRITE CASSETTE COTHTPND
*
*THIS ROITIME WRITES 2650 HEX FORMAT TO CASSETTE TAPE
*
*REGISTERS USED
*
*RO SCRHTCH
*R1 SCRHTCH
*R2 SCRATCH
*R3 SCRRTCH
*
*SUBROUTILES CRLLED
*
*OUT WRITE CHAR TO TAPE
*HOUT CONERT BINGRY TO ASCII HEX fMD WIIITE TO TPFE
*IHK INCREMENT POINTER MEM
*
*RATM USED
*
*ECC ELOCK CHECK CHFR
*MEM FOINTER
*EFD FRNGRFIN START ADDRESS
*SAD DIMF STOF RDDRESS
*FID FILE ID FLffg FMD STORGGE
*
*THIS routine folmches a heX FORMit tafe
*
*
* LEADER1GID :ADORCTBCARODCORR ........ ES:
*
*******************************************************************************
*
*
WCAS4 EORZ FO GET HO
            ZBSR *GONF GET HOMPER
            COHILR2 H'S7' ENTE/WKT KEY
    FETC, IN
*
*
WCAS LODIR1 LLDEE-1 GET FDOEES OF LAD= OISFLPY
            LODI R2 \ADEQ-1
            ZESR *WOY MOME TO DISFLRY EIFFER
            ESTR UN WCAS4 GET HOORESS DATA
            ECFR EQ *WCASG+1 MON2 IF NOT EXIT
            STRAR1 MEM SHVE STRRT AOORESS
            STRA. RO MEM+1
            LODI, KO H'12' CHFHGE DISFLAG
            STEF, RO DISEIF DISFLAY URO=
            ESTRION WCAS4 GET RODFESS GHTA
                    WCHSG BCFF: EQ MON2 NOT ENTR/NXT MIST EE HEM COH##ND
*
*CHECK FOR START FDORESS GT THPN STOP
```

LINE RDDR OBJECT E SOURCE

| 1136 | * |  |  |
| :---: | :---: | :---: | :---: |
| 1137 1CAE ED1700 |  | COMA, R1. MEM | CHECK HI BYTE |
| 113810 He 1806 |  | ECTR EQ WCAST |  |
| 113910801909 |  | ECTR GT MCAS9 |  |
| 11401 CB2 0707 | WCas8 | LIDI, R3 7 | SET THE ERROR MIMEER |
| 1141 1084 98E8 |  | ZBRR *ERR | GOTO ERROR |
| 1142 1CE6 EC.170E | WCAS7 | COMA, FOQ MEM +1 | CHECK LO BYTE |
| 114310891877 |  | BCTR LT WCASS |  |
| 1144 | * |  |  |
| 11451 1CBE D802 | WCA59 | EIRR, R9 WCHSA | INCREMENT STOP RDDPESS |
| 114610800900 |  | BIRR, R1 HCASA | 50 DUMP I5 INCLUSIVE |
| 1147 1CEF CD170 | WCHSA | STRA, FI 1 EAD | SRYE END FIDDEES |
| 114810 ec C1709 |  | STRA, RGEAD +1 |  |
| 114910050405 |  | LOOL $\mathrm{P0} \mathrm{H}^{\prime} \mathrm{QF}^{\prime}$ | CHFNGE DISFLFY |
| 11501007001701 |  | STRA, R0 disguf | DISPLAT' 'SAD= |
| 1151 10CA 3 FICBE |  | ESTA, UN WCH54 | GET FROGRPM START ADDRESS |
| 11521000900049 | WCAS3 | BCFA EE *UCHS6+1 | 1 MONZ GOTO MONITOR MEL FINCTION |
| $11531 \mathrm{CDO} \mathrm{CO17CA}$ |  | STRA, R1 BAD | SRYE START RDDEESS |
| 11541803 CC17CB |  | STRG, R9 Bfl +1 |  |
| 11551 CD6 051 F |  | LODL, R1 < FER -1 | GET RODRESS OF F $=$ DISFLAY |
| 115610080684 |  | LODI, 22 PFEQ-1 |  |
| 1157 1CDA EBFE |  | ZBSR * NOY | MOVE DRTA TO DISEUF |
| 11581 CDC 9491 |  | LODI, RO 1 | SET FLfig to Singie bute |
| 1159 CDE EEFF |  | 26SR *GNP GET | GET THE FILE ID |
| 11601 CE0 E687 |  | COML $\mathrm{R}^{\text {H }} \mathrm{H}^{\prime} 88^{\prime}$ | ENTR/WKT KEY |
| 1161 1CE2 98C5 |  | ECFR, EQ *HCAS6+1 | 1 MON2 EXIT NEL COHTAND |
| 1162 1CE4 C894 |  | STR, R0 *WCAS5+1 | 1 SPYE FILE ID |
| 1163 1CE6 060 f |  | LODI, R2 10 | SET THE DELAY |
| 1164 10E8 8719 | PIN10 | LODI R3 25 |  |
| 1165 1CEF 20 |  | EORZ FO | GET A 0 |
| 1166 1CEE BEFG |  | ZESR *IUT | OUTPUT A LEPDER |
| 1167 1CED FP78 |  | EDRR, RS PIM10 ${ }^{\text {a }}$ |  |
| 1168 1CEF 12 |  | SFSU GET | FLAg |
| 1169 1CF9 2449 |  | EORL, RO $\mathrm{H}^{\prime} 40^{\prime}$ | COMPLEMENT IT |
| 1170 1CF2 92 |  | LPSU RES | TOPE IT |
| 1171 1CF3 FA73 |  | BDRR R2 FIMM10 | DECREASE THE COINT |
| 1172 1CF5 0416 |  | LOOL, R0 $\mathrm{H}^{\prime} 16^{\prime} 5$ | START OF FILE CHPR |
| 1173 1CF7 E6F6 |  | 2ESR *OUT | PRINT |
| 1174 1CF9 0C17E0 | WCAS5 | LIODF, RO FID +1 | GET FILE ID |
| 1175 1CFC BEF2 |  | 2BSR *HOUT | CONMERT TO FSCII HEX AND PRINT |
| 1176 1CFE BEFs | FIN2 | 285R *CRLF | OUTPUT CARRGGE RETURN AND LINE FEED |
| 11771000043 B |  | LODI, $\mathrm{RO} \mathrm{H}^{\prime}$ : ${ }^{\text {a }}$ | START OF ELOCK CHFR |
| 11781002 B6F口 |  | ZBSR *OUT | PRINT |
| 1179100420 |  | EOR2 Ra | GET H - |
| $11801005 \mathrm{CBF3}$ |  | STRR, RC *PINT+1 | PRESET PCC |
| $1181100700^{1708}$ |  | LODA, R0 Erd CAlo | Culate no of bytes to output |
| 118210697799 |  | PFSL MCTC | SET CAREY FND WITH CARRY |
| $1183100 C$ aF17C9 |  | LODA, R2 EAD +1 | GET END RDDRESS |
| 1184 100F FBAC |  | SIMBR RS *BDMM1+1 | 1 MEM+1 SUPTRACT START RDDEESS FROM STOP FIDARESS |
| 11851011 A8A5 |  | SJER RO *EDUM+1 | MEM |
| 118610137598 |  | CFSL HC | CLEFR WITH CARRY |
| 11871015 1E1CB2 |  | ECTA NG MCHSS | START > STOP |
| 1188 | * |  |  |
| 1169 | * |  |  |
| 119010185818 | FUll 4 | BRNE R0 FOUM |  |
| 1191 1014 5815 |  | Br Me R3 GDUM | START ADDRESS LT 256 AUAY FROM STOF |

## LINE ADDR OBJECT E SOURCE

1192 1D1C OC17CA LODA，RO BRO THIS IS END OF FILE ELOCK．
1193 101F $3 B 39$
11941021 0C17CB
11951024 3B34
1196102628
119710273831
11981029 9C17E1
1199 102C 3B2C
1200 102E 1F1874
BSTR．UN EDIM SO OUTFUT START RODRESS OF FROGRMM
LODA，RO EAD +1
BSTR，LN EDM OUTFIT A EYTE AS 2 RSCII HEX OHARS
EORZ RG END OF FILE ELOCK
BSTR，UN EDIM OUTPUT BYTE COINT
FLNS LOOA，RO BCC．GET BCC
BSTR，UN EDUM OUTPUT BCC
BCTA IAN MONE GOTO MGNITORE
1201
1202

## 1203

1031 E71E
120410331 1月22
12651035 071E
12061037901700
1207 103A 3B1E
1298 103C 日C．170E
1209 103F 3819
1210104103
121110423816
12121044 日8E4
121310463812
12141048 0C9700
1215 104B 3B60
$121610403 F 1 C 55$
12171050 FB76
12181052 ดC17E1
121910553 B 03
12201057 1FICFE
1221
1222 105 3 3F1C3A
1223105001
1224 105E BEF2
1225106017

COMI，R3 H＇1E＇IS START LT 30 FHAY FROM STOF BCTR，LT BDUM OUTPUT LAST EYTES
ROMM LODI，RZ H＇1E＇NO OF BrTES THIS RECORO IS 30
BDM LODA，RO MEM OUT ADDR HI
BSTR IIN EDIM OUTFUT EYTE AS 2 ASE：II HEX CHARS
BDUM1 LODA．RQ MEM＋1 OUT ADOR LO
BSTR UN EDM OUITFIT BYTE AS 2 RSCII HEX CHRPS
LODZ RZ OUT BYTE COMNT
BSTR，LIN EDUM OUTPUT BYTE AS 2 RSCII HEX CHFFS
LOOR RO＊PLASY +1 OUT BCC FOR ACDR PND EYTE COUNT
BSTR LN EDIM OUTPUT BYTE RS 2 ASCII HEX CHPRS
DOUM LODR，RO＊MEM DUTPUT DATA FROH MEM
BSTR，IN EOAM OUTPUT BYTE AS 2 RSCII HEX CHARS
BSTA，UN IMK INCREMEMT POINTER MEM
BDRR，R3 DOLM LOOP TILL DONE
LODA，RO BCC SET BCC
BSTR UN EDUM OUTPUT BCC FOR DATA
BCTR：UN PLAL 2
＊
EDM BSTG，LN CBCC CFLCULATE BCC
LODZ R1 GET YFLUE TO OUTPUT
ZBSR＊HOUT PRINT AS 2 ASCII HEX CHARS
RETC： 1 N

| 1227 | *********************************************************** |
| :---: | :---: |
| 1228 | * |
| 1229 | * |
| 1230 | *SET OR CLEAR BREAK POINT |
| 1231 | * |
| 1232 | * |
| 1233 | *TO SET BREAK POINT ENTR ADDRESS AND DEPRESS FUMCTION KEY |
| 1234 | *TO CLEFR BREFK POINT DEPRESS FLHCTION KEY |
| 1235 | * |
| 1236 | * SUBROUTINES CAlled |
| 1237 | * |
| 1238 | * HOY MOYE DATA TO DISEUF |
| 1239 | *GAPA DISPLFY RND GET RDDRESS DATA |
| 1240 | *ROT ROTATE A NIEELE |
| 1241 | *SCEF2 SET DISEIF 405 |
| 1242 |  |
| 1243 | *DSLSD CONVERT TO BINAPY FOR DISPLEY |
| 1244 | * |
| 1245 | *RATI MEMORY USED |
| 1246 | * |
| 1247 | *BPF EREFK POINT FLAG |
| 1248 | *BFL LOCATION OF BREFK POINT |
| 1249 | *EPD DATA TO EE RESTORED IN BREFK POINT LOCATION |
| 1250 | * |
| 1251 | * |
| 1252 | * |
| 1253 | **************************************************************** |
| 1254 | * |
| $12551061051 F$ | SCBF LODL.R1 <EPEQ-1 GET PDORESS OF BP= DISPFLY |
| 12561063 0690 | LODI, R2 >EPED-1 |
| 1257 1065 BEFE | ZESR *WOY MOYE DATH TO DISBJF |
| 12581067 QC17CF | LODH, R0 BPF EREFK FOINT SET? |
| 1259 106f 180月 | BCTR, EQ SCBP1 NOT SET GET RODRESS |
| 1260 | * |
| 1261 | *EREFK FOINT SET SET UF RODRESS DISFLAY |
| 1262 | * |
| 12631060 GC17CE | LOOP, RA EPL+1 PREPARE THE RODRESS |
| 1264 106F BEEF | ZBSR *BEKPT4 SET UP DISPLHy |
| 12651071 00170 | LODA, FOE EFL GET MSE |
| 126610743814 | ESTE IN SCEF2 SETUF DISFLA' |
| 1267107620 | SEFP EOR 2 RG SET UF GET NMMER FHRHMETER T0 4 DIGIT |
| 12681077 BEFC | ZESE WGIPH GET THE RDOESS IF RNH' |
| 126910791818 | SCTR EQ SCBP4 SET THE BREAK FOINT |
| 1279 | * |
| 1271 | *THS SECTION CLEAS THE EREFK FOINT |
| 1272 | * |
| 42731076088 | LOLEE *GEFG+1 CHECX BREFK FOMT FLAG |
| 127110701689 | ECTE EQ *GEPF5+1 EREAK FOINT NOT SET GIO TO HONITOR |
| 12761075681 | CHIL F2 HGA S TEWINHTION EKF? |
| 127610819885 |  |
| 177108320 | EORZ FQ GETH |
| 12781084 CLP | GEPG STRA, FD BPF CEAR EREFK FQINT FLAG |
| $1279100^{\circ}$ ificte |  |
| 1280 | * |
| $12 \mathrm{SLPAEP4}$ | gete zese wnscd convert to EIn Fre UISFLAY |

## LINE RDOR GETECT E GDPRE

1282108004706
1283108 Cl 7 S
1284109217
1205
1286
1287
$120610920170 E$
12991060001700
129010920
1291109 A 25
1292109 C 0 CO C
12931095050
129410 H 1009700
129510 A 4 E0970
1296 10A? 1804
129710990701
1298 10FE 9BE
1299 10AD CCOTCD
130010 E 0447 F
1301 1082 0801
130210841802

STRA, R1 DISEIF +5
STRA: RD DISEIF +4
RETC: IM
*
*THIS SECTION GETS THE EREAK FOINT
*
SCBF4 STEA FO GFL+1 SET EFEAK POINT AODRESS STRH. R1 BRL EORZ RD CLEAR EREAK FOINT FLfig STRE ROU *SEBP6+1 CHECK THE EREFK FOIMT GHN RE SET LUOH. RU *EPL GET ORTA FFOM ERESK POINT LOEATIOU LODI. RI HEQ' EREPK POINT INETUCTION. . MRTE FE STRH, R1 *BFL TRU TO SET EREAF POINT CIMF R1 *EPL DID IT SET OR? BCTR EQ SCEP7 ERERK FOINT CAN EE SET LDOIR R 1 CANT SET EREAK POINT ERDOR ZBRR *ERR GOTO EFROR
SCBP7 STRH, RO *BFL RESTORE USER DATA LOOL FO 127 SET THE EREAK FOINT FLHG STER RO *SCBPE+1 SET IT ECTR IN *SCEFST GOTO MONITOE

## LINE ROD GETET E EOLRCE

1304
1395
1205
1307
1308
1399
1310
1311
132
1313
134
1315
1216
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327 1DE6 CO17ES
13281089 CE17E4
1329 10EC 1608
1330 10BE GEF7E?
$133110 \mathrm{C} 1 \mathrm{CE7PDO}$
13210 C 4 FA78
1333106617

*
*
WHOE 8 ETTES OF OATA POINTED TO IN R1 RND R2 TO OISETF
*
*

* FEGISTERS USED
* 

*WG SCRATCH
*R1 HI HODFES EHTE OF DHTA ADORESS-1
*R2 LO RORSES ETTE OF DHTH HDDFESS-1
*R NOT IEED
*
*geroitines called
*
WHUE
*
*RFII MEMORY USED
*
*T TEMP IMDIRECT fDDRESS
*
**********************************+k************************
*
MOVI STRH, R1 T SET INDIRECT RODRESS
STRH. R2 T+1
LOOL, R2 8 SET INDEX TO MOVE 8 EUTES
MOH1 LODA, RO *T, R2 GET A EYTE
STRA, RO DISELIF-1.R2 MOVE TO EUFFER
BDRR R2 MOU1
RETC. UN

## LINE ADCR OBJECT E SOURCE

135
1336
1337

## 138

139
1340
1341
1342

## 1343

1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
137510070406
137610 FF 9 E
1377 10CE 52

137910 FFCl
138010004590
13811002447 F
17821004 GC7F68
1382100761
13841008 F601
1365 10DA 1 A 08
$1386100 \mathrm{CDO17ED}$
1387 100F 9708
1388 10E1 4580
$138910 E 361$

```
************************************************************4+
*
*
*KEY EORFD SCAN RND OISPLRY FOITINE
*
*THIS ROUTINE MRITTEN EY fle: GOLDEIFGEF
*
*
*TO USE THIS ROUTINE FLACE DATA TO EE DISFLAYEG
*IN DISEIF (GEE CODES AT EEGINIINS OF FFOGFMO)
*
*IN ENTEY FO
*
*RB = O NORMAL OPERHTION
* ON EXIT FÖ = KEY FRESSED CODE
*RO= 1-127 GO THFUSCN ONCE FNO EXIT
* ON EXIT FOG = KET FPESSED DODE
*RO = H'60' TURN ON DECIMFL POINT FOR ENTRS MODE
* ON EXIT FOU = KEY FRESGED CODE
*
*SEE KEY FRESSED CODES AT EEGINNING OF PFOGROH
*
*REGISTERS USED IN BRHN ON ENTEY
*
*RO SCRATCH
*R1 KEYEOARD FLAGS
*R2 DIGIT SELECT
*R? DIGIT POINTER
*
*GIBFOUTINES CALLED
*
*NONE
*
*FRN MEMOFY USED
*
*OISEIF DISFLAY EUFFER
*KLGG KEY EOAFO FLAG
*
****************************************************************子
*
DLOOF LODI, FO 6 DELAY TO MHE LOMFS EOIML
        BORR RO $
DLOOP1 RRR. R2 ROTATE DIGIT SELECT
    LODA, FO OISEIF-1, RT GET DATA TO EE DIGFPYTD
    STRZ RI SAUE DISPLH'TODE
    GNDI, R1 H'80' MASK FOR DECIMSL FOINT
    RNDI, FO H'TF' MOSK OFF DECIMHL POINT
    LODA, RO SEGTBL, FO CONHERT TO SEGUENT DATA
    IOR2 R1 SET THE DECIMAL FOINT IF NEEDED
    TML,R2 H'01' COL 7?
    ECTE NG DLOOPS DONT FUT OECIMGL FOINT HEPE
    LOOA, R1 KFLG+1 GET FLRG
    BCFR,NG DLODPS IF FLAGS HOT NEG NO DECIMFL FOINT
    FNDI,R1 H'BG' MASK DECIMFL FOINT
    IORZ RI SET DECIHFL FOINT
```

```
LINE RODR OETECT E SOURCE
```

1390 1DE4 6500
1391 10E6 D5F9
1392 10E8 DEFH
1393 1DEA D4F9
1394 1DEE UC17EC
1395 1DEF 980
1396 10F1 181A
1397
1398 10F？FE52
1399
1400
1401
$140210 F 5$ 日C． $17 E D$
$140310 F 81933$
1404 1DFF 1823
1405
1406
1487 10FC 3828
1488 10FE 9806
14091 E以0 0887
1410 1ED2 FE04
14111 E04 1814
14121506 日460
14121 E 8 CG 17 EE
1414 1E㫙 1866
1415
1416
141712003 B 17
1418 1EGF 1862
1419 1E11 1824
1420
1421
1422
14231513 CCl 7 ED
1424 1E16 646 ．
1425
$14261 E 18$ GEF
1427 1E1A OC17EC
142 1E10 759
142 1E1F 0768
14301E21 601
141 LE 2 1F10GE
142
1433
1434
145 1E $665 F$
1436 1E28 45 价
1437 1E2A 254 F
14381 E20 17
1439
1446
1441
1442 1ED 846 B
1443 1E2F FB7E
1444 1ES1 04F9
1445 1E3 4480

```
```

OLIOPS LODI,RIG GET AG

```
```

OLIOPS LODI,RIG GET AG
HRTE,R1 SEG TURN OFF SEGMENTS
HRTE,R1 SEG TURN OFF SEGMENTS
MRTE R2 DIGIT ENHELE NEXT DIGIT
MRTE R2 DIGIT ENHELE NEXT DIGIT
URTE,FO SEG RND DISPLFY IT
URTE,FO SEG RND DISPLFY IT
LOOA, RO KFLG SEE IF KEY IS DOHN?
LOOA, RO KFLG SEE IF KEY IS DOHN?
BCFR EQ DLOOP4 KEY IF DEEOUICE
BCFR EQ DLOOP4 KEY IF DEEOUICE
BCTR IN DLOPPS IS KEY DONN?
BCTR IN DLOPPS IS KEY DONN?
*
*
DLODP2 EDFR RS DLONP DECREMENT DIGIT PTR
DLODP2 EDFR RS DLONP DECREMENT DIGIT PTR

* TEST IF ONE SCRN IS DOME
* TEST IF ONE SCRN IS DOME
* IF ONE SCRN DOME INITIRLIZE GOFN
* IF ONE SCRN DOME INITIRLIZE GOFN
* FRRGMETERS FTD KEY FLAGS
* FRRGMETERS FTD KEY FLAGS
LOOA, RO KFLS+1 CHECK FOR ONE PRSS THEN EXIT MOES
LOOA, RO KFLS+1 CHECK FOR ONE PRSS THEN EXIT MOES
BCTR GT DISFS IF GHE FASS EXIT
BCTR GT DISFS IF GHE FASS EXIT
BCTR:IN OISF4 RESET THE FLAGS
BCTR:IN OISF4 RESET THE FLAGS
* 
* 
* 
* 

DLOMF4 ESTR, IN GETKEY GET G KEY
DLOMF4 ESTR, IN GETKEY GET G KEY
BCFR EQ PLPO KEY IS DONN RESET DEEOMUE
BCFR EQ PLPO KEY IS DONN RESET DEEOMUE
LOOR, RQ *DLPI+1 KFLG+2 GET COMNTER YFLUE
LOOR, RQ *DLPI+1 KFLG+2 GET COMNTER YFLUE
BORR RO OLP1
BORR RO OLP1
BCTR,IN DISF1 SET FLAG TO PITEFT KEY
BCTR,IN DISF1 SET FLAG TO PITEFT KEY
DLFO LODL, RO H'6Q' SET THE DELFY CORNT
DLFO LODL, RO H'6Q' SET THE DELFY CORNT
DLF1 STRA, RO KFLO+2 SRVE DELHY COANT
DLF1 STRA, RO KFLO+2 SRVE DELHY COANT
ECTEINN DLOOPZ DO THE NEXT SCHN
ECTEINN DLOOPZ DO THE NEXT SCHN
*
*
*
*
OLOPS ESTE IN GETKEY IS A KEY DOM|?
OLOPS ESTE IN GETKEY IS A KEY DOM|?
BCTE EQ DLINP2 NO
BCTE EQ DLINP2 NO
BCTRIM CDOE
BCTRIM CDOE
*
*
*ENTEY TO DISFLFY ROUTINE HERE
*ENTEY TO DISFLFY ROUTINE HERE
*
*
DISFLI STRA, FO KFLG+1 SAVE INPIT FARUMETER
DISFLI STRA, FO KFLG+1 SAVE INPIT FARUMETER
DISF2 LODIFOH'GQ KEY HRS WONM - SET KELG
DISF2 LODIFOH'GQ KEY HRS WONM - SET KELG

* WOT TO ACGEPT NET HEYT GCON
* WOT TO ACGEPT NET HEYT GCON
STRE FO *DP1+1 KFLE+2 SET MEY SEOMNE SELH
STRE FO *DP1+1 KFLE+2 SET MEY SEOMNE SELH
OISP1 STEA, OG KFLG SPUE KFLG
OISP1 STEA, OG KFLG SPUE KFLG
CPS [HE: LEMP CAPFH HNO WITH GHEM
CPS [HE: LEMP CAPFH HNO WITH GHEM
0IFP4 LODLES HGQ INITIFLIZE UIGIT PODTER
0IFP4 LODLES HGQ INITIFLIZE UIGIT PODTER
LODL, F2 HB1' RNO DIGIT SEEET
LODL, F2 HB1' RNO DIGIT SEEET
BCTA,GN OLOMP GO OISFLH
BCTA,GN OLOMP GO OISFLH
* 
* 

*GET NEY CONE
*GET NEY CONE
*
*
GETKET FEDE,RI KEOIN FEAO YEHEIGD
GETKET FEDE,RI KEOIN FEAO YEHEIGD
MOLEI H'QF' MGS OFF INSEE EITS
MOLEI H'QF' MGS OFF INSEE EITS
EORI,R1 H'QF' INEET THE INPUT
EORI,R1 H'QF' INEET THE INPUT
FETC, LN
FETC, LN
*
*
*SIWGLE FHSS EXIT
*SIWGLE FHSS EXIT
*
*
0ISFS LODLRO 10
0ISFS LODLRO 10
BDRERO \$ DELAY
BDRERO \$ DELAY
HRTE, RO SEG TUPN OFF SEGNENTS
HRTE, RO SEG TUPN OFF SEGNENTS
LODI, RO H'SO}\mathrm{ NO KEY FRESEDO GOE

```
```

    LODI, RO H'SO}\mathrm{ NO KEY FRESEDO GOE
    ```
```

                                    11-30
    ```
LINE RDDR GBJECT E SOURCE
```

14461 E35 2
1447 1E36 17
1446
1449
1450
1451 1E3720
1452 1E38 04F9
1453 1E3A ATO1
1454 1ETS D4FA
1455 1ESE 0604
1456 1E40 51
1457 1E41 E580
1458 1E43 1808
$14591 E 458404$
1469 1E47 FA77
1461 1F49 9708
1462 1F4B geEs
1463 1E40 E704
1464 1E4F 1 R05
1465155150
$14661 \mathrm{EF}_{2} 6480$
1467 1E54 4701
1468 1556. 83
14691557 C
1470 1E58 17

STRZ R2 SHVE INR2
RETC. LN
*
*COMERT KEY LINE GATA TO KEY CODE
*
CODE ERRZ RU GETA A
WRTE RUS SEG TURN OFF SEGMENTS
SIBIR 1 DECREMENT COUAN COHTER
WETE, EG DIGIT THEN OFF COLDAS
CODES LODIR2 4 LOMF COHT
CODE4 RRR R1 GET WEIGHT OF KEY LIHE
COMI, R1 H'8日 CHECK FOR 1 KEY COHN
BCTRED CODE2 $\mathrm{RO}=0.4 .2 \mathrm{OR} \mathrm{H} \mathrm{H}^{\circ}$
ADOL, $\mathrm{FO} \mathrm{H}^{+} \mathrm{O}^{-}$
BORR R2 COOE 4 CHECK FOR OHLY 1 KE

ZERR *ERR GOTO ERROR
COOE2 COMI RE H'04' NMMEE OR FIMCTION KEY?
ECTR.LT CODES \# KEY
RRR FG DIVIDE KEHLINE WEIGHT Et 2
IORI. RЙ $H^{\prime}$ 80' FUNCTION KEY DESIGNTOE
FNDI FE H'U1- RETAIN LSE ONLY
DOOES FODR $R T$ TO GET HHOLE KETVOE
STRZ R2 SRYE KEY DODE IN R2
PETC. UN

1472
1473
1474
1475
1476
1477
1478
1479
1464
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
15041559 GC1700
1505 1E5C 9819
15aE 1E5E GC170F
150715611814
1598 1E63 МС97CD
15091 1E66 CC17CC
1510 1E69 04B6
1511 1EGB C.970
1512 1EGE EC97CD
15131E71 1894
1514 1E73 0701
1515 1E75 gRE
$15161 E 77$

```
************************************************************+**
*
*
*gOTO ROUTINE
*
*
*FEGIISTEFS UGED
*
*W6 5CRHTCH
*R1 STRHTCH
*R2 SCRHTCH
*RE SCRATCH
*R1 RESTORED
*R2' RESTORED
*R'' RESTORED
*FGII RESTORED
*FSL RESTURED
*
*SUGROUTINES USED
*
*NDHE
*
*RFM MEMOEY USED
*
*SSF SINGLE STEF FLAGG
*EPF EREAK POINT FLAG
*EFL EREFK FOINT LOCATION
*EPD EREFK POINT DHTA
*LADR INDIRECT HDDFESS TO JUMF THEU
*
***************************************************************
*
G0 LODA,RO SSF GET SINGLE STEP FLHG
    BCFR EO GO1 NO SINGLE STEP GOTO IGER
    LOOR, FO EFF GET BREPK FOINT FLAG
    BCTR EQ GO1 EREAK POINT GO TO USER NO EREAK FOINT
    LODF:RO *EFL GET IISER DRTA
    STRA, RO EPD SAVE USER DATS
    LODI, RO H'BG' MRTC. RG RREAK FOINT INSTEICTIOD
    STRH, FO *EFL SET THE EREFK FOINT
    CONH, FO *EFL CHECK EREPK FOINT SET OK
    BCTR: EQ GO1 GOTO USER
    LOOI,RZ1 ERROR EREAK PONT NOT SET OK
    ZERR *ERR GOTO ERROR
1001 EOU $
```


## LINE RODR OBJECT E SOURCE

| 1518 |  |
| :---: | :---: |
| 1519 | * |
| 1520 | * |
| 1521 | * FESTORE REGISTERS EEFGE GOING TO LCEE FFIGTM |
| 1522 | * |
| 1523 | * |
| 1524 | * |
| 1525 | * |
| 1526 | * FEGIISTEFS USED |
| 1527 | * |
| 1528 | *RQ THFU RG FGUPGL |
| 1529 | * |
| 1530 | *SIBROITINES CALLED |
| 1531 | * |
| 1532 | *IPEG+9 PESTORE FSL |
| 1533 | * |
| 1534 | *RAM MEMOFY USED |
| 1535 | * |
| 1536 | * 1 REES $\quad=R 0$ |
| 1537 | * 1 REE $\mathrm{l}+1$ |
| 1538 | * $\operatorname{IREG}+2=\mathrm{R} 2$ |
| 1539 | *URESi+3 $=$ R3 |
| 1546 | *UREG 4 4 $=$ R1 |
| 1541 | * $\mathrm{HRES}+5$ ( $=\mathrm{R}^{\prime}$ |
| 1542 | * 1 REG $+6=$ R ${ }^{\prime}$ |
| 1543 | *IIRE[ +7 7 $=$ PSII |
| 1544 | *UPEG+8 $\quad=\mathrm{FSL}$ |
| 1545 | * 1 REG+9 $\quad$ PFSL INSTEUCTIIN OFCDE |
| 1546 |  |
| 1547 |  |
| 1548 | * |
| 1549 | *********************************************************+*** |
| 15501 T 776577 |  |
| 1551 1F79 C017FB | STRH, R1 IREİ9 CFERTE A GIEFUUTINE TO PESTIRE FGL |
| 1552 1E7C. 0517 |  |
| 1553 1E7E CO17FD | STRA, R1 URECT11 |
| 1554 1E81 7510 | OFS RS CLEAR REGISTEF SAITCH |
| 1555 1E83 0017 FS | LIOH. R1 UREG +1 PESTORE R1 |
| 1556 1E86 GE17F4 | LDOH. R2 UPELit2 RESTOPE R2 |
| 1557 1ES9 OF17F5 | LODH, RS IREGT? PESTGEE RE |
| 1559 1ESC 7710 | PFSL RS SET THE EEGISTEF SMITCH |
| 1559 1ESE 0017F6 | LOOF, R1 IREG+4 RESTORE R1' |
| 15601591 DE17F7 | LODA, R2 IPEST 5 RESTIRE R2' |
| 1561 1F94 日F17F8 | LODA, R 2 IREC +6 RESTORE R?' |
| 15621597 0617F9 |  |
| 1563 1E9H6C17F1 | IORA RG IFLG SET INTEFUPT IMHIEIT IF FEQIIPED |
| 1564159092 | LFSU RESTOEE FSI! |
| 1565 1E9E DC17F2 | LIDOM FOUREG RESTORE FO |
| 1566 1ER1 $75 F F$ | CPSL 255 CLERR PSL |
| 1567 1EA3 3F17FE | BSTA, LIN UPECi+9 RESTORE FSL |
| 1568 1EH6 1F97ES | BCTA, UN *LADE GOTO USER |
| 1569 | * |

## LINE RODR OBJECT E SOURCE

1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592 1EA9 COI7DH
1593 1EAC CE170E
1594 1EAF CF170C:
1595 1EE2 17
1596
1597
1598
1599
1600
1601
1602
1603
1604
1695
1606
1607
1698
1609
1616
1611
1612
1613
1614
1645
1616
1617
1618 1EES G9F5
1619 IEB5 GAF6
1601 1EE7 MEF?
1621 1EE9 17


```
    *
    *
*SURROITINE TO SRVE R1, R2,RZ
*
*REGISTERS USED IN BP*K ON ENTRY
*
*R1 SAVED IN SPNREG+1
*R2 SAVED IN SAVREG+2
*R3 SAVED IN SPMRE[T+3
*
*GIEROITINES CFlled
*
*NOME
*
*RMM MEMORY USED
*
*SFMREG+1
*SPYRESj+2
*SPYRE[T+?
****************************************************
SAYRG STRA, R1 SAVPEI +1
SRYRO1 STRA. F2 SPMFE[G+2
SAVRO2 STRA,R2 SRNFEIT+3
                        RETC,IN
```



```
*
*
*SIEFOITINE TO RESTORE R1, R2,RE
*
*
*REGISTERS USED IN BRNK ON ENTRY
*
*R1 EESTORED TO Y&LUE IN SAvEEG+1
*R2 RESTORED TO YPLIE IN SRYEEG+2
*R REGTORED TO YPLUE IN SPUERI+?
*
*geroutines grleg
*
*NTME
*
*EHM MEWIRY USED
*
*SAFEG+1
*GHPEG+2
*SAUEGi+3
*****************************************************
RESTRO LODR R1 *GFVRO+1
    LOOR R2 *SAVRU1+1
    LODR, ES *SAVRD2+1
    RETC IN
```


## LINE RDDR OBJECT E SOURCE

## 1623

1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1649
1641
1642
1643
1644
1645

1674 1EBA 3 B6D
1675 1EBC D407
1676 1EBE 9708 1677 1EC月 C8A8


```
    *
    *
    *CASSETTE IO ROUTIHES
    *PROGRAM WRITTEN BY BEC
*
* 04-27-77
*
* THESE ROUTINES WRITES OR REPDS OME BYTE TO OR FROM
* THE CASSETTE IN SIMCA FORMAT.
*
* THE FREQuENCY IS dETERMIMED EY FRED
* (CYCLE TIME I5 3. 333 MICRO-SEC.)
*
*
*ROUTINES SRYE AND REESTORE R1,R2,RZ OF CIMRENT BPW*
*
*IN RETURNS HITH DATA BYTE IN RO
*OUT RERUIRES BYTE TO BE OUTPUT TO BE IN RG
*
*TCAS IS THE CASSETTE REFD TEST USED TO SET LEvELS ON FLAY EREK
*
*SEE FRONT OF PROGRAM FOR DISPLAYS FND INSTRUCTIOMS
*
*
*REGISTERS USED
*
*RQ, R1, R2, RZ ARE SCRATCH
*
*SIBROUTINES CRLLED
*
*SRMRO SRUES R1,R2,R3
*RESTRD RESTORES R1,R2,R3
*
*RAM MEMORY USED
*
*TEMP TEMPGRARY STORGGE
*
*************************************************************************************
FREQ EQU 17 PLLSE TIME ( 0.2 MSEC. )
SFDLY EQUI 8*FREQ INTER-BIT SPACE
TMDLY ERU 19 TIME-OUT FOR INTER-BIT DETECTION
PULS1 EQU 3 NMMEER OF FULSES FOR A OHE
FILSO EQUI 2*FILS1 NIMBER OF FILSES FOR A ZERO
THRES EQU 3*PULS1 TRRNSITION THRESHOLD FGR DETECTION
EBIT EOHI 5*FILSI TRONSITION THPESHOLD FOR ENO EIT
*
*
* Subroutine OUT
* 怆ITES OME BYTE FROM RO TO CASSETTE
*
OUTT BSTR.UN SRYRO SRYE R1-R3
    WRTE, RO LEDS WRITE BYTE TO LEDS FOR DISFLPH'
    LODI,RI 8 BIT COLNT
OUT1 STRR, RO *OUTS+1 TEMP SAME BUTE IN TEMP
```


## LINE FODR DETECT E SOURGE

| 1678150 CEH |  | STRR RS＊OUTE＋1 | TEMP +1 SAVE EIT COMAT In TEMP +1 |
| :---: | :---: | :---: | :---: |
| 1679 1EC4 的樶 |  | LODI R1 PILSS | GET MMBEE Of FIllses for a $2 E R 0$ |
| 16801506401 |  | TML M9 H－61＊ | TEST FOR P ONE |
| 168115089801 |  | ECFE 1 OUT2 |  |
| 1682 1ECA 51 |  | RER R 1 | OIVIDE COMAT IF－ORE |
| 1683 1ECE FEMC | 012 | EDPE R？OUT？ | CHECK FOR LAST EIT |
| 168416008506 |  | FODI，F1 FULSU | YES FOD LAST EIT FULSES |
| 16851 ECF G611 | OUTS | LODI，R2 FFED | LENGTH OF PILSE |
| 160615016718 |  | LODL， $\mathrm{RS} 18^{\circ}$ | SET ENY AMO FFED |
| 1687 1ED D7Fs |  | WRTER ERS |  |
| 1688 1505 FHTE |  | EDEFR2 | DELPU 10 MICN－SES PEE ITERGTIOA |
| 160915076611 |  | LDOI．R2 FREO | LENGTH OF FILSE |
| 169015096710 |  | LCDIR $\mathrm{H}^{\prime} 1 \mathrm{~S}^{\prime}$ | RESET FREO |
| 1691 1EDE O7F |  | WRTE R CAS |  |
| $16921 E D O$ FFTE |  | EORER2 | DELF＇ 19 MICRO－SEC PER ITERGTION |
| 1693 1EDF F96E |  | EDPE R1 OUT？ | DO NEXT FILSE |
| 1694 1EE1 668 |  | LOOL． 2 EFOL ＇ | INTER－BIT SFACE |
| 1695 IEES 7709 |  | LODIR $\mathrm{H}^{\prime} \mathrm{QB}^{\prime}$ | TURN OFF ENY FID FREQ |
| 1696 1EE D7Fs |  | WRTE R CAS |  |
| 1697 1EE7 FH7E |  | EDER R2 | DELA＇ 10 MICRO－SEC PER ITERATION |
| 1698 | ＊ |  |  |
| 1699 1EE9 UC1706 | OUT5 | LOOH，R0 TEMF | GET CHFPRCTER ERCK |
| 1700 1EEC 50 |  | FRR，FO | ROTATE RIGHT OUAE FLACE |
| 1701 1EED QF17C7 | 0016 | LIDP，R3 TEMP +1 | GET BIT COINT |
| 1702 1EFVI FE4E |  | BDFR R 0 OT1 | CONTIMEE IF COHTT NON－ZERO |
| $17031 E F 2$ 3F1EES | 0014 | BSTA，${ }^{\text {CN }}$ RESTRO | FESTORE R1－R？ |
| 17041 FF 517 |  | FETC．IN | ELSE RETIIRN |
| 1765 | ＊ |  |  |
| 1706 | ＊SUBP | OUTINE IN |  |
| 1797 | ＊REPD | 5 OME BUTE FFOM CA | ASSETTE TO RÓ |
| 1708 | ＊ |  |  |
| 1709 1EF6 3F1EF9 | INN | ESTA IN SAVRG | SFVE R1－R？ |
| $171016 F 920$ |  | EOR R RO | SET F9 T0 ZERO |
| 1711 1EFH 44FE | IN1 | FNDI，的 H＇FE＇ | MASK OUT LOU EIT |
| 1712 1EFC CEC |  | STER RO＊OUT5＋1 | TEMP SAVE PRPTIAL EITE |
| 1713 1EFE 3B9A |  | ESTR，IN GEIT | GET NEXT BIT |
| 1714 1F00 $88{ }^{\text {d }}$ |  | ADOE P6＊OIT5＋1 | TEMF HDD IN FARTIAL EYTE |
| 17151 F 0250 |  | RRR FO | MOVE NEH BIT TO HIGH PISITION |
| 1716 1FGS 5975 |  | ERNOR1 IN1 | TEST LAST BIT FLPG |
| 17171 FG5 3EEC |  | ESTR In＊RET4＋1 | YES RESTOEE R1－R2 |
| 171815070467 |  | MRTE PG LEDS | HRITE EHTE TO LEDS FOR DISPLPH＇ |
| 1719 F99 17 |  | EETC，In | RETURN |
| 1729 | ＊ |  |  |
| 1721 | ＊SUE | GITINE TO GET THE | NEXT EIT FROM CASEETTE |
| 1722 | ＊BIT | IS RETURNED AS LE | EAST SIGNIFICRNT EIT OF PO |
| 172 | ＊ |  |  |
| 1724 1F0日 0580 | GEIT | LODI，R1 H88＇ |  |
| 1725 1FGC D5Fs |  | WRTE R1 CHS | SET SENSE TO CASSETTE |
| 1726 1FGE 12 |  | SPSII | GET PGII |
| 1727 1F ${ }^{\text {a }}$ OPFF |  | LOEI：R－ 1 | SET TRHNSITION COUST T0－1 |
| 17281 F 11 日6FF |  | LODI，R2 H＇FF＊ |  |
| 1729 1F13 1802 |  | ECTE LN GETS |  |
| $17301 F 150613$ | GBT2 | LODI： 22 TMEL＇ | SET END－IF－EIT DETECTIONy DELAT |
| 1731 FF 7 C | GET3 | STR R 1 | SRVE LAST COPY OF FSII IN R1 |
| 172215188701 |  | HOOT，ES 1 | INCREMENT TRANSITION COMTER |
| 1731 F 1 C 12 | ［GET4 | 55 Sl | LOES FOE TRPNSITION |

## LINE RDDR OBJECT E SOURCE

1734 1F1E E1
1735 1F1C 9877
1736 1F1E FAFA
1737 1F20 20
1738 1F21 1458
1739 1F23 4501
$17491 F 25$ ETBF
1741 1F27 9903
1742 1F29 A 70 C
1743 1F2BC1
1744 1F2C E709
1745 1F2E 15
1746 1F2F 1491
1747 1F31 17
1748
1749
1754
1751
1752 1F32 9580
1753 1F34 D5FA
1754 1F36 0749
1755 1F 38 D407
1756 1F3R D7F9
1757 1F3C CF17C7
1758 1F3F 166 明
1759 1F41 CE17C6
1760 1F44 3844
1761 1F46 GAFA
1762 1F48 6500 ：
1763 1F4日 60
1764 1F4B 1801
1765 1F4D 51
1766 IF4E 6
1767 1F4F 1867
1768 1F51 A1
$17691 F 529804$
17701 F54 FR6B
1771 1F56 185E
1772 1F5S 190
1773 1F5月 G8E1
1774 1F5C E4DE
1775 1F5E 1874
1776 1F6日 973E
1777 1F62 1854
1778 1F64 G7DE
1779 1F66 1850

COMR R1
ECFR EQ BRT2 IF NOT ERHAL NEM TRANSITION
BDRR．R2 GET4 IF EDIAL．TEST TIME－IUT
EORZ FO SET FOU TO ZEFO
WRTE，RO CAS SET SENSE EHOK TO USEF：
LOOL，R1 1 FRESET ERO FLAG TO 1
COMI RE EEIT ENOEIT THRESHOLO
BCFR，GT GBTS
SUBI，RE 2＊FILSO LHST EIT SIE ENLEIT FULSES
STRZ R1 AND SET END FLATj
GET5 COMI EZ THFES IS GDINT GREATER THAN THFESHOLO
RETC GT RETURN IF TRUE
LODIRG 1 MO．SET EIT TO GIE
RETC：IN RETUEN
＊
＊
＊gubroutine test chsgette rehos
＊
TCAS LODI，R1 H＇8日＇SELECT LEAST SIGNIFICANT OIGIT
WRTE，R1 DIGIT
TCSO LODIRS H＇4日 OUITPIT - TO DISFLAY
TCS1 WRTE，RELEDS OUTPUT vFlUE TO LED＇S
WRTE RZ DISF OUTFUT TO DISFLAY
TCSIG STRA，RZ TEMF＋1 SRVE LD COMOITION LOOI，R2 19 RETIFN AFTER 10 EXRCT REAOS
TCS2 STRF．R2 TEMP SPVE R2
BSTR UN GEIT GET A BIT
LOOR R2＊TCS $2+1$ TEMP RESTORE E2
LODI，R1 2＊FUSG NUMEE OF TRFNEITIONS FOF A ZEFO
IORZ RO GET CONDITION COE FOR FO
BCTR EQ TCS BRANCH IF A ZEFO
PRREL DIVIDE WOMINAL TRGNSITION CONNT Ey 2
TCS？LOO2 RS GET COUNT IN RO
BCTR EO TCS1 ELRAK DISFLPY IF 6
SIBZ F1 TEST COANT
ECFR EQ TOS4 IF NOT EQURL RETUFN
TCSS5 EORER2 TCS2 IF EOHFL TND GONT NOT UF：GET NEH EIT
ECTE IN TCSA
TOS4 BCTE，IT TCS DETERMINE FOLARITY＇
LODR FG＊TCS1UT 1 TEAF＋1 GET U0 OMDITIO
COMI，RO H＇OE DORN CONDITION
ECTE，EQ TCSE CRNT GO DIREST FFOH DOUN TO IF
LODI，RZ H＇SE＇OUTFUT＇U＇TO DISFLAY
ECTE IN TCS1
TOS LODIRE HOE＇OUTPUT＇D＇TO DISFLA＇
ECTR In TOSI

## LINE ADOR OBJECT

E SOURCE

1781
1782
1783
1784
1785
1786
1787
1788 1F68 3F06584F 1F60. 66607007 1F70 7FET7PF: 1F7439067971

17921788738550 1F7C 76504806 1F80 GE49806E 1 F84 54

17961 FS5 1701313 1 FS9 15131717
1797
1798
1799
$18041 F 60170$ ROD16 1 F91 17171717
1801
1802
1808
1804 1F95 17140 E11 $1 F 9911601717$
1805
186
1807
1808 IFO 17061616 1FA1 17171717
1609
1810
$181 i$
18121 FA5 17171217 1FH9 16171717
1813
1814
1845
1816 1FPD 17100 CE $1 F E 117171717$
1817
1818
1819
1820 1FES 17170 F 16 1FE9 17171717
1821
1822

*

*
*THIS TAELE CONTAINS THE VRLIES FOR LIGHIING THE
*SEGTENTS FOR THE DIGITS 0 THEU 9 HND LETTERS A TO F
*
SEGTEL DATA $H^{\prime} 3 F, 46,5 B, 4 F, 66,60,70,07,75,67,77$, FC, 39, DE, 79, 71'

*
ORTA $H^{\prime} 73,38,3 \mathrm{E}, 50,76,5 \mathrm{C}, 48,40,0 \mathrm{E}, 40,80,6 \mathrm{E}, 54$
*THIS TAELE CONTHINS THE DISFLAV ERROR
*
ERTOR DHTA $\mathrm{H}^{\prime} 17,9 \mathrm{E}, 13,13,15,13,17,17^{\circ}$
*
*THIS TAELE CONTAINS THE DISPLAY AD=
*
AOR DATA $H^{\prime} 17,04,00,16,17,17,17,17^{\circ}$
*
*THIS THELE CONTAINS THE DISFLAY HELLO
*
HELLO OATA $H^{\prime} 17,14$, QE, 11,11, 09,17,17' *
*THIS TAELE DONTAINS THE DISFLA' EF:
*
EFED DHTA $\mathrm{H}^{\prime} 17 . \operatorname{QE} 10.16,17,17.17 .17^{\circ}$
*
*THIS THELE DOUTAIW THE DIGFLHY $=$
*
FEE DRTA $H$ 17,17:13,17,16,17.17:17
*
*THIS THELE ORTHINS THE DISFLP FC=
*
FLE DHTA $\mathrm{H} 17,10,0 \mathrm{C}, 16,17,17,17,17{ }^{\circ}$
*
*THIS TAELE CONTAINS THE DISPLAH F $=$
*
FED DATA $\mathrm{H} 17,17, \mathrm{DF}, 16: 17,17,17,17^{\prime}$
*
*THIS TAELE CONTAINS THE DISFLAY LRO

## LINE RDOR GBJECT E SDURCE

## 1825 *

 1FC1 17171717

1825
1826
1827
$18281 F 65301323$ 1FC9 3453667 1FCD 3894142 1FD1 $4 \geq 444546$ 1829
*THIS TABLE IS THE ASCII LOOK IF TAELE
*
ASCII DATA A'G123456789RECDEF

## LINE ROOR OETECT E SURRCE

## $191 \quad * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *$

182
193
1834
1835
1836
1837 IFD EEFE
188 4FD QS
1839 FDS EBEC
18401 FOH 17
本
*
*USER ENTEY TO DIGFLH' ROUTINES
*
*
UGESI ZESE WHOW SET IF DISFLAH
LODE EC GET OISFLHY FLAG
ZESE *DISFL'T GO TO DISFLAH ROUTINE EETC. IN

## LINE ADOR OBJECT E SOURCE

1842
1843 1FDB
1844
1845 1FE6 1FD5
1846 1FE8 1899
1847 1FEA 19 E8
1848 1FEC 1E1?
1849 1FEE 1EF6
1850 1FFG 1EBA
1851 1FF2 1C7E
1852 1FF4 1R76
1853 1FF6 1ER5
1854 1FF8 1 C72
1855 1FFA 1B3B
1856 1FFC 1820
1857 1FFE 10B6
1858
18591809
$* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *+* * *+* * *$
GRG 8192-26 THE ZEGF OR ZERR VEGTORS RFE HEFE
*******************************木**********************
USROSP ACON UEROSI USER ENTET TO DIEFLAY FOUTIMES
ERF RCON ERRI EREDE MESSHGE
BRKFT4 RCON ERFPTI SET DISEUFE. 7 WITH CTONTENTS OF RG
DISFL'Y RCON DISFLI DISFLAY FWO KEYBDAPD FOUTINE
IN RCIN INW CHSGETTE INFUT ROUTINE
OUIT FCON GUIT EHGETTE OUT FUT
HOUT FCON HUUTT GHSEETTE EINFFY TO HGCII HEX DUTPIT
DISLSO FCON DTSLSI DONEET ETTE TO NIEELE
FOT FCON FOTI FOTATE A NIESLE
CRLF ACON CELFF CARPGTE FETUPN GND LINE FEED
GNF FCON GNPI GET NMMEESG

MOU HCON MOUI MOUE DHTA TO DISEIF
 END SHPFTI

TOTAL ASEEMELY ERRORS = GAOD
12. CONVERSION TABLES

ASCII CONVERSION TABLE


## DECIMAL TO HEX CONVERSION TABLE

| HEXADECIMAL COLUMNS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  | 5 |  | 4 |  | 3 |  | 2 |  | 1 |  |
| HEX=DEC |  | HEX=DEC |  | HEX=DEC |  | HEX=DEC |  | HEX=DEC |  | HEX=DEC |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1,048,576 | 1 | 65,536 | 1 | 4,096 | 1 | 256 | 1 | 16 | 1 | 1 |
| 2 | 2,097,152 | 2 | 131,072 | 2 | 8,192 | 2 | 512 | 2 | 32 | 2 | 2 |
| 3 | 3,145,728 | 3 | 196,608 | 3 | 12,288 | 3 | 768 | 3 | 48 | 3 | 3 |
| 4 | 4,194,304 | 4 | 262,144 | 4 | 16,384 | 4 | 1,024 | 4 | 64 | 4 | 4 |
| 5 | 5,242,880 | 5 | 327,680 | 5 | 20,480 | 5 | 1,280 | 5 | 80 | 5 | 5 |
| 6 | 6,291,456 | 6 | 393,216 | 6 | 24,576 | 6 | 1,536 | 6 | 96 | 6 | 6 |
| 7 | 7,340,032 | 7 | 458,752 | 7 | 28,672 | 7 | 1,792 | 7 | 112 | 7 | 7 |
| 8 | 8,388,608 | 8 | 524,288 | 8 | 32,768 | 8 | 2,048 | 8 | 128 | 8 | 8 |
| 9 | 9,437,184 | 9 | 589,824 | 9 | 36,864 | 9 | 2,304 | 9 | 144 | 9 | 9 |
| A | 10,485,760 | A | 655,360 | A | 40,960 | A | 2,560 | A | 160 | A | 10 |
| B | 11,534,336 | B | 720,896 | B | 45,056 | B | 2,816 | B | 176 | B | 11 |
| C | 12,582,912 | C | 786,432 | C | 49,152 | C | 3,072 | C | 192 | C | 12 |
| D | 13,631,488 | D | 851,968 | D | 53,248 | D | 3,328 | D | 208 | D | 13 |
| E | 14,680,064 | E | 917,504 | E | 57,344 | E | 3,584 | E | 224 | E | 14 |
| F | 15,728,640 | F | 983,040 | F | 61,440 | F | 3,840 | F | 240 | F | 15 |

## 13. GLOSSARY

This chapter contains definitions of terms unique to microprocessors and microcomputers. Definitions used are common to the industry where such definitions exist. Other definitions were specially written for this glossary.

The actual address of a memory location, as opposed to a relative address which may not be determined until it is used during the execution of an instruction.

ACCESS TIME
The time interval between the instant that data is called from or delivered to a storage device and the instant the requested retrieval or storage is complete.

Time between the instant that an address is sent to a memory and the instant that data returns. Since the access time to different locations (addresses) of the memory may be different, the access time specified in a memory device is the path that takes the longest time.

## ACCUMULATOR

A register of the Arithmetic Logic Unit (ALU) of a central processor used as intermediate storage during the formation of algebraic sums, or for other intermediate logical and arithmetic operations.

Register and related circuitry that holds one operand for arithmetic and logical operations.

ADDRESS
A unique lable, name, or number that identifies a memory location or a device register for access by a computer.

A number used by the CPU to specify a location in memory.

ADDRESS FIELD
That portion of a computer word containing either the address of the operand or the information necessary to derive that address.

ALGORITHM
A prescribed set of well-defined rules or processes for the solution of a problem. Algorithms are implemented on a computer by a programmed sequence of instructions.

ADDRESSING MODES
See MEMORY ADDRESSING MODES.

A named group of related variables or constants. Also referred to as a table or list. An index is used in combination with the array name to access individual variables or constants in the array. Items in the array may be located in consecutive memory locations or they may be linked.

## ARCHITECTURE

Organizational structure of a computing system mainly referring to the CPU or microprocessor.

ARGUMENT
The independent variable of a function. Arguments can be passed as part of a subroutine call where they would be used in that subroutine.

ASCII CODE
The acronym for American Standard Code for Information Interchange. This standardized code is used extensively in data transmission. The code includes 128 upper and lower case letters, numerals, and special-purpose symbols each encoded by a unique 7-bit binary number.

## ASSEMBLER

A computer program which converts a symbolic assembly language program into an executable object (binary-coded) program. Depending on the assembler, the machine language program produced can be structured to occupy a set of locations in system memory by adding a given value (offset) to each assembled address.

## ASSEMBLY LANGUAGE

A human oriented symbolic-mnemonic source language which is used by the programmer to encode programs and associated data bases. Assembly language programs are read by the assembler and converted to executable machine language programs during the assembly processes. Assembly language is easier to remember and manipulate than machine language.

## BAUD RATE

Synonymous with signal events (bits)-per-second and used as a measure of serial data flow between a computer and/or communication devices.

## BIDIRECTIONAL

Refers to a type of bus structure where a single conductor is used to transmit data or signals in either direction between a peripheral device and a central processor or memory.

## BINARY NUMBER SYSTEM

A number system having 2 as its base and expressing all quantities by the numerals 0 and 1. As in the decimal system, the value of binary digits is positionally weighted from right to left by ascending powers of the base. The two-state character of the binary number system makes it especially suitable for the digital computer which operates most conveniently on a bistable basis.

## BISTABLE LATCH

A rudimentary flip-flop which can be enabled to store a logical one or a logical zero. One bistable latch device is commonly used in memory and register circuits for the storage of each bit.

## BIT

A minimum logic element. A binary number of either 0 or 1 . A bit is the smallest unit of imformation in a binary system of notation. It is the choice between two possible states, usually designated one (1) and zero( 0 ).

## BIT PARALLEL

A method of simultaneously moving or transferring all bits in a contiguous set of bits over seperate wires, one wire for each bit in the set.

## BIT SERIAL

Refers to a method of sequentially moving or transferring a contiguous set of bits one at a time over a single wire, according to a fixed sequence.

## BLOCK

A group of consecutive words, characters, or bits which are handled as a single unit, particularly with respect to input-output operations.

## BLOCK DIAGRAM

A chart which graphically depicts the functional relationships of hardware making up a system. The block diagram serves to indicate the various data and control signal paths between functional units of the system hardware.

## BOOTSTRAP

A short sequence of instructions used for loading system memory with a larger, more sophisticated loader of system programs. Bootstrap programs are often hardwired in a reserved section of a computer system memory which, when entered, will operate a device such as a paper tape reader to load the system.

## BRANCH

An instruction which, when executed, can cause the computer's arithmetic and control unit to obtain the next instruction to be executed from a location other than the next sequential location. A branch can be unconditional or conditional based on the magnitude or state of some value. Branch is synonymous with jump.

## BREAKPOINT

A location in a program at which execution of that program can be halted to permit visual check, printing out, or other performance analysis.

BUS
A circuit or group of circuits which provide a communication path between two or more devices, such as between a central processor, memory, and peripherals.

BUS DRIVER
A circuit which amplifies a bus data or control signal sufficiently to assure valid receipt of that signal at the destination.

BYTE
A set of contiguous binary bits, usually eight, which are operated on as a unit. A byte can also be a subset of a computer word.

## CARRY

In arithmetic operations, the transfer of a value from a lower order position to the next higher position as a result of the lower order digit having equaled or exceeded the base of the number system involved.

## CENTRAL PROCESSING UNIT

A typical microprocessor incorporates a central processing unit (CPU), a memory and Input/Output ports. The CPU reads instructions from the program
memory in a logical determined sequence and uses them to initiate processor actions. To perform these functions, a CPU must incorporate registers, an arithmetic/logic unit (ALU) and central circuitry. Registers, temporary storage units inside the CPU, differ in their functional capabilities. Some, like the program counter and instruction registers, serve dedicated applications; others, like the accumulator, serve general-purpose functions.
An accumulator usually stores one of the operands manipulated by the ALU. A typical instruction could direct the ALU to add another register's contents to those of the accumulator and store the results in the accumulator. In general, the accumulator serves both as a source and destination register. In addition to the accumulator, the CPU may contain additional general-purpose registers that programmers can use to store source or intermediate "scratchpad" data.

## CHARACTER

A letter, digit, or other symbol that is used as part of the organization, control, or representation of data. A character is often in the form of a spatial arrangement of adjacent or connected strokes.

CLOCK
A pulse generator which generates basic timing signals to which all system operations are synchronized.

CONDITIONAL JUMP
An instruction causing a program transfer to an instruction location other than the next sequential instruction only if a specific condition tested by the instruction is satisfied. If the condition is not satisfied, the next sequential instruction in the program line is executed.

CONSTANT
A data item which does not change during program execution. Program constants can be symbolically defined in 2650 assembly language with the EQU, DATA and ACON statements.

CONTROL CHARACTER
A character whose occurrence in a particular context initiates, modifies, or halts operation.

CONTROL STATEMENT
A program statement (instruction) which is used to direct the flow of the program either causing an unconditional transfer or making a transfer dependent upon meeting a certain specified condition. Branch instructions in the 2650 are control statements.

CYCLE STEALING
A characteristic of Direct Memory Access (DMA) channels. An I/O device can delay CPU use of the I/O bus for one or more bus cycles while it accesses system memory.

CYCLE TIME
The time required by a computer to read from or write into the system memory. If system memory is core, the read cycle time includes a write after read (restore) subcycle. Cycle time is often used as a measure of computer performance, since this is a measure of the time required to fetch an instruction.

DATA BUFFER REGISTER
A temporary storage register in a CPU or peripheral device capable of receiving or transmitting data at different $I / O$ rates. Data buffer registers are generally positioned between the computer and slower system components, allowing data to flow at the computer's I/O rate.

DEBUG PROGRAMS
Debug programs help the programmer to find errors in his programs while they are running on the computer, and allow him to replace or patch instructions into (or out of) his program.

DECODER
A logic device which converts data from one number system to another; e.g., an octal-to-decimal decoder. Decoders are also used to recognize unique addresses, such as a device address and bit patterns.

## DECREMENT

To reduce the numerical contents of a counter. A decrement of one is usually assumed unless specified otherwise.

An indirect addressing mode in which the directly addressed location contains the address of the operand, rather than the operand itself.

## DIAGNOSTIC PROGRAM (S)

A troubleshooting aid for locating hardware malfunctions in a system or a program to aid in locating coding errors in newly developed programs. These programs check the various hardware parts of a system for proper operation; CPU diagnostics check the CPU, memory diagnositcs check the memory, and so forth.

DIRECT ADDRESSING

1) An addressing mode in which the contents of the addressed location is the operand. 2) The address of an instruction or operand is completely specified in an instruction without reference to a base register or index register.

## DIRECT MEM) RY ACCESS (DMA)

A method of transferring blocks of data directly between an external device and system memory without the need for CPU intervention. This method significantly increases the data transfer rate, hence system efficiency. (see Cycle Stealing.)

## DOUBLE OPERAND

An instruction type containing two address fields, source operand address field, and destination operand address field.

## DOUBLE-PRECISION ARITHMETIC

Refers to a method of performing arithmetic operations in which two computer words are used to represent a single number, effectively doubling the data word size.

## EDITOR

1) A program which permits a user to create new files in symbolic form or modify existing files. 2) As an aid in preparing source programs, certain programs have been developed that manipulate text material. These programs, called editors, text editors, or paper tape editors, make it possible to compose assembly language programs on-1ine, or on a stand-alone system.

A program or a hardware device which duplicates the instruction set of one computer on a different computer, allowing program development for the emulated computer without that computer being available.

## EXECUTE

To perform a specified computer instruction. To run a program.

## FETCH

1) The action of obtaining an instruction from a stored program and decoding that instruction. Also refers to that portion of a computer's instruction cycle when that action is performed. 2) A process of addressing the memory and reading into the CPU the information word, or byte, stored at the addressed location. Most often, fetch refers to the reading out of an instruction from the memory.

## FIFO

First In, First Out method of storing and retrieving items from a stack, table or 1ist.

## FILE

A collection of related records treated as a unit. In a computer system, a file can exist on cassette tape, disk, punched paper tape, punched cards, or as an accumulation of information in a system memory. A file can contain data, programs, or both.

## FIRMWARE

See SOFTWARE.

## FIXED-INSTRUCTION COMPUTER

(Stored-Instruction Computer): The instruction set of a computer is fixed by the manufacturer. The users will design application programs using this instruction set (in contrast to the micro-programmable computer for which the users may design their own instruction set and thus customize the computer for their needs.)

FIXED-POINT ARITHMETIC
Arithmetic in which the binary point that separates the integer and
fractional portions of numerical expressions is either explicitly stated for all expressions or is fixed with respect to the first or last digit of each expression.

FLAG
An indicator, usually a single binary bit, whose state is used to inform a later section of a program that a condition, identified with the flag and designated by the state of the flag, has occurred. A flag can be both software and hardware implemented.

## FLAG LINES

Inputs to a microprocessor controlled by $I / O$ devices and tested by branch instructions.

## FLOATING-POINT ARITHMETIC

Arithmetic in which the location of the decimal point for each number in an arithmetic operation is defined as a power of ten and all exponents are equalized prior to the operation. The major advantages of floating point arithmetic are that it extends the calculation capability of a computer beyond the limit imposed by the fixed word length and that it contributes to ease of programming.

## FLOWCHART

A graphical representation of the processing steps performed by a computer program or of the sequence of logic operations implemented in hardware.

## GENERAL REGISTER

One of a specified number of internal addressable registers in a CPU which can be used for temporary storage, as an accumulator, an index register, a stack pointer or for any other general-purpose function.

## HANDSHAKING

Refers to the required sequence of signals for communication between system functions. The $I / 0$ bus protocol for a system defines its handshaking requirements. (This is especially true for asynchronous $I / O$ systems in which each signal requires a response (reply) to complete an $1 / 0$ operation).

## HARD-WIRED LOGIC

A group of logic circuits permanently interconnected to perform a specific function--permanently assigned device address, memory bank assignments, and interrupt vector addresses.

## HEXADECIMAL

A number system using $0,1, \ldots . ., A, B, C, D, E, F$ to represent all the possible values of a 4-bit digit. The decimal equivalent is 0 to 15 . Two hexadecimal digits can be used to specify a byte.

## HIGH-LEVEL LANGUAGE

Programming language that generates machine codes from problem or functionoriented statements. FORTRAN, COBOL, and BASIC are three commonly used highlevel languages. A single functional statement may translate into a series of instructions or subroutines in machine language, in contrast to a lowlevel(assembly) language in which statements translate on a one-for-one basis.

## I/O HANDLERS

Input/Output handlers, sometimes called device drivers, are subroutines that service specific peripheral devices such as teletypewriters and card readers. They help prevent "reinvention of the wheel" every time a programmer wants to use a standard peripheral.

## I/O PORT

A connection to a CPU that is configured (or programmed) to provide a data path between the CPU and external devices, such as a keyboard, display panel, audio cassette recorder, etc. An I/O port of a microprocessor may be an input or an output port, or it may be bidirectional.

IMMEDIATE ADDRESSING
The method of addressing an instruction in which the operand is located in the instruction itself or in the memory location immediately following the instruction.

IMMEDIATE DATA
Data that immediately follows an instruction in memory and is used as an operand by that instruction.

A register that contains a quantity which may be used to modify memory address.

## INDEXED ADDRESSING

An addressing mode in which the address part of an instruction is modified by the contents in an auxiliary (index) register during the execution of that instruction.

## INDIRECT ADDRESSING

A means of addressing in which the address of the operand is specified by an auxiliary register or memory location specified by the instruction rather than by bits in the instruction itself.

## INPUT-OUTPUT (I/O)

General term for the equipment used to communicate with a computer CPU, or the data involved in that communication.

## INSTRUCTION

A set of bits that defines a computer operation, and is a basic command understood by the CPU. It may move data, do arithmetic and logic functions, control $I / O$ devices, or make decisions as to which instruction to execute next.

## INSTRUCTION CYCLE

The process of fetching an instruction from memory and executing it.

## INSTRUCTION LENGTH

The number of words needed to store an instruction. It is one word in most computers, but will use multiple words to form one instruction. Multiple-word instructions have different instruction execution times depending on the length of the instruction.

INSTRUCTION REPERTOIRE
See INSTRUCTION SET.

INSTRUCTION SET
The set of general-purpose instructions available with a given computer. In general, different machines have different instruction sets. The number of
instructions only partially indicates the quality of an instruction set. Some instructions may only be slightly different from one another; others rarely may be used.

## INSTRUCTION TIME

The time required to fetch an instruction from memory and then execute it.

## INTERPRETER

A program that fetches and executes "instructions" (pseudo instructions) written in a higher-level language. The higher-level language program is a pseudo program. Contrast with compiler.

## INTERRUPT

An interrupt involves the suspension of the normal programming routine of a microprocessor in order to handle a sudden request for service. The importance of the interrupt capability of a microprocessor depends on the kind of applications to which it will be exposed. When a number of peripheral devices interface the microprocessor, one or several simultaneous interrupts may occur on a frequent basis. Multiple interrupt requests require the processor to be able to accomplish the following: to delay or prevent further interrupts; to break into an interrupt in order to handle a more urgent interrupt; to establish a method of interrupt priorities; and, after completion of interrupt service, to resume the interrupted program from the point where it was interrupted.

## INTERRUPT MASK

(Interrupt Enable): A mechanism that allows the program to specify whether or not interrupt requests will be accepted.

## INTERRUPT REQUEST

A signal to the computer that temporarily suspends the normal sequence of a routine and transfers control to a special routine. Operation can be resumed from this point later. Ability to handle interrupts is very useful in communication applications where it allows the microprocessor to service many channe1s.

INTERRUPT SERVICE ROUTINE
A routine (program) to properly store away to the stack the present status of
the machine in order to respond to an interrupt request; perform the "real work" required by the interrupt; restore the saved status of the machine; and then resume the operation of the interrupted program.

## INTERRUPT VECTOR

Typically, two memory locations assigned to an interrupting device and containing the starting address and processor status word for its service routine.

JUMP

1) An instruction which, when executed, can cause the computer to fetch the next instruction to be executed from a location other than the next sequential location. Synonymous with branch. 2) A departure from the normal one-step incrementing of the program counter. By forcing a new value (address) into the program counter, the next instruction can be fetched from an arbitrary location (either further ahead or back). For example, a program jump can be used to go from the main program to a subroutine, from a subroutine back to the main program, or from the end of a short routine back to the beginning of the same routine to form a loop. See also BRANCH INSTRUCTION. If you reached this point from branch, you have executed a jump. Now return.

## LIFO

Last-In, First-Out method of storing and retrieving data in a stack, table or list.

## LOADERS

The various applications (user written) programs must be placed in the proper locations of the system memory. The Programs that do this job are called loaders. Loader programs range from simple ones that load absolute binary object code with no error detection, to sophisticated loaders that load relocatable binary object code, resolve global (between Program) symbolic label linkages, perform error detection, and execute various commands, including starting the program just loaded.

LOOP
A self-contained series of instructions in which the last instruction can cause repetition of the series until a terminal condition is reached. Branch
instructions are used to test the conditions in the loop to determine if the loop should be continued or terminated.

## MACHINE CYCLE

The basic CPU cycle. In one machine cycle an address may be sent to memory and one word (data or instruction) read or written, or, in one machine cycle a fetched instruction can be executed.

## MACHINE LANGUAGE

The numeric form of specifying instructions ready for loading into memory and execution by the machine. This is the lowest level language in which to write programs. The value of every bit in every instruction in the program must be specified (e.g., by giving a string of binary, octal, or hexadecimal digits for the contents of each word in memory).

## MEMORY

A general term which refers to any storage media for binary data. Basic memory functional types include read/write and read-only.

That part of a computer that holds data and instructions. Each instruction or datum is assigned a unique address that is used by the CPU when fetching or storing the information.

## MEMORY ADDRESS REGISTER

The CPU register that holds the address of the memory location being accessed.

## MEMORY ADDRESSING MODES

The method of specifying the memory location of an operand. Common addressing modes are: direct, immediate, relative, indexed, and indirect. These modes are important factors in program efficiency.

MEMORY CYCLE
The operations required for addressing, reading, writing, and/or reading and writing data in memory.

## MEMORY MAP

A listing of addresses or symbolic representations of addresses which define the boundaries of the memory address space occupied by a program or a series of programs. Memory maps can be produced by a high-level language such as FORTRAN.

MICROCODE
A set of control functions performed by the instruction decoding and execution logic of a computer which defines the instruction repertoire of that computer. Microcode is not generally accessible by the programmer.

## MICROCOMPUTER

A class of computer having all major central processor functions contained on a single printed circuit board constituting a stand-alone module. Microcomputers are typically implemented by a small number of LSI circuits and are characterized by a word size not exceeding 16 bits, and very low cost, usually under $\$ 1,000$. A computer whose CPU is a microprocessor. A microcomputer is an entire system with microprocessor, memory, and input-output controllers.

## MICROPROGRAM

A combination of primitive computer operations which are executed in parallel and/or serial and which accomplish the execution of one programming level instruction. The instruction sets of computers may be hardwired or they may be microprogrammed. Microprogramming takes place at a level of abstraction below the programming level. The essential difference between the two levels is that at the programming level computers are represented as sequential devices whereas at the microprogramming level operations take place in parallel and many components are active simultaneously.

## MICROPROCESSOR

A single LSI circuit which performs the functions of a CPU. Some characteristics of a microprocessor include small size, inclusion in a single integrated circuit or a set of integrated circuits, and low cost.
Frequently called "a computer on a chip," the microprocessor is, in reality, a set of one, or a few, LSI circuits capable of performing the essential functions of a computer CPU.

MNEMONIC CODE
Computer instructions written in brief, easy-to-learn, symbolic or abbreviated form. Mnemonic code is also recognizable by the assembly program. For example, $A D D, S U B, C L R$, and $M O V$ are mnemonic codes for instructions which will be executed as machine code.

## MONITOR PROGRAMS

Monitor programs (also called supervisors, executives, and operating systems) enable you to communicate with all of the system hardware and software. They allocate available resources as efficiently as possible, and range from simple microcomputer monitors to complex time-sharing systems.

## NESTING

A programming technique in which a segment of a larger program is executed iteratively (looping) until a specific data condition is detected, or until a predetermined number of interactions has been performed. The nesting technique allows a program segment to be nested within a larger segment and that segment to be nested within an even larger segment.

## NIBBLE

A sequence of 4 bits operated upon as anit. Also see byte.

## NOP

Contraction of No Operation. An instruction which specifically instructs the computer to do nothing for one cycle, and then to get the next instruction.

## OBJECT PROGRAM

The binary form of a source program produced by an assembler or a compiler. The object program is composed of machine-coded instructions that the computer can execute.

## OPERAND

Any of the quantities arising out of or resulting from the execution of a computer instruction. An operand can be an argument, a result of computation, a constant, a parameter, the address of any of these quantities, or the next instruction to be executed. The field of an assembly language or machine instruction which specifies the data to be operated on.

OPERATION CODE (OP-CODE)
That part of a computer instruction word which designates the function performed by a given instruction. For example, the op-codes for arithmetic instructions include ADD, SUB, DIV, and MUL.

OVERFLOW
A condition occurring in a computer when the results of a mathematical operation produces a result which has a magnitude exceeding the capacity of the computer's data word size.

PAGE
A natural grouping of memory locations by higher-order address bit. In an 8bit microprocessor, 256 consecutive bytes often may constitute a page. Words on the same page only differ in the lower-order 8 address bits.

PAGE ZERO
The memory page that includes the lowest numbered memory addresses.

## PARITY CHECK

A method of checking the correctness of binary data after that data has been transferred from or to storage. An additional bit, called the parity bit, is appended to the binary word or character to be transferred. The parity bit is the single-digit sum of all the binary digits in the word or character and its logical state can be assigned to represent either an even or an odd number of ls making up the binary word. Parity is checked in the same manner in which it is generated.

## PERIPHERAL DEVICE

A general term designating various kinds of machines which operate in combination or conjunction with a computer but are not physically part of the computer. Peripheral devices typically display computer data, store data from the computer and return the data to the computer on demand, prepare data for human use, or acquire data from a source and convert it to form usable by a computer. Peripheral devices include printers, keyboards, graphic display terminals, paper tape reader/punches, analog-to-digital converters, audio cassette tape recorders, etc.

## POINTER

Registers in the CPU that contain memory addresses. See PROGRAM COUNTER.

## POINTER ADDRESS MODE

The pointer consists of one or two internal registers that must be set with the desired address before an instruction referring to memory is called. This
mode is not unlike indirect addressing except that it uses registers rather than main memory, and it requires more time because the pointer must be set with separate instructions, such as load immediate or increment.

PROGRAM
A complete sequence of computer instructions necessary to solve a specific problem, perform a specific action, or respond to external stimuli in a prescribed manner. As a verb, it means to develop a program.

## PROGRAM COUNTER

A CPU register that specifies the address of the next instruction to be fetched and executed. Normally it is incremented automatically each time an instruction is fetched.

A register that holds the identification of the next instruction.

PROGRAM STATUS WORD (PSW)
A special-purpose register within the 2650 processor that contains status and control bits. It is 16 bits long and is divided into two bytes called Program Status Upper (PSU) and the Program Status Lower (PSL).

## PSEUDO INSTRUCTION

A symbolic statement meaningful only to the program containing it, rather than to the computer as a machine instruction.

## PUSH-DOWN STACK

Dedicated consecutive temporary storage registers in a computer, sometimes part of system memory, structured so that the data items retrieved are the most recent items stored in the stack.

## RANDOM ACCESS

Accessibility of data is effectively independent of the location of the data.

READ
The Process of transferring information from an input device into the computer. Also, the process of taking information out of the computer's memory.

## READ-WRITE CYCLE

The sequence of operations required to read and write (restore) memory data.

## REGISTER

1) A temporary storage unit which can be implemented as a hardware device or as a software structure and used to store data for manipulation andor processing reference. Typically, a register consists of a single computer word or a portion of a word. 2) A fast-access circuit used to store bits or words in a CPU. Registers play a key role in CPU operations. In most applications, the efficiency of programs is related to the number of registers.

## REGISTER ADDRESS MODE

Access to a general-purpose register can be achieved by citing the name of the register in the instruction.

## REGISTERS

An array of hardware binary circuits (flip-flops, toggles) for temporary storage of information. Registers can be wired for operation to allow flexible control of the contained information; that is, for arithmetic operations, shifts, transfers. The nature of the data determines whether the register is an index, pointer, program counter, flag, or temporary register.

## RELATIVE ADDRESS

1) An address of a machine instruction which is referred to an origin address. For example, consider the relative address 15 which is translated into the absolute address origin $R+15$, where $R$ is, typically, the contents of the PC register. Relative addressing allows the generation of position-independent code. 2) The number that specifies the difference between the actual address and a base address.

## RELATIVE ADDRESSING

The address of the data referred to is the address given in the instruction plus some other number. The "other number" can be the address of the instruction, the address of the first location of the current memory page, or a number stored in a register. Relative addresssng permits the machine to relocate a program or block of data by changing only one number.

Object programs that can reside in any part of system memory. The actual starting address is established at load time by adding a relocation offset to the starting address. Relocatable code is typically composed of position-independent code.

## RELOCATABLE PROGRAMS

Programs having symbolic rather than absolute addresses.

## ROUTINE

A program or program segment designed to accomplish a single function.

SCRATCHPAD MEMORY
Scratchpad memory usually designates an area of memory used for many quick data transfers. It is the most frequently used memory segment. Some microprocessors have simplified instructions that can only be used in a certain small part of the memory (say, the first 256 bytes), where the most-significant byte of the address is zero. The scratchpad is usually placed in such a location.

SERIAL I/O
A method of data transfer between a computer and a peripheral device in which data is transmitted for input to the computer (or output to the device) bit by bit over a single circuit.

SERVICE ROUTINE
A set of instructions to perform a programmed operation, typically in response to an interrupt

SET
A signal condition representing a binary "one."

## SHIFT REGISTER

A register in which binary data bits are moved as a contiguous group a prescribed number of positions to the right or to the left.

SIMULATOR, SOFTWARE
Program written to run on computer ' $A$ ' but which simulates the execution of
instructions of computer ' $B$ '. Allows debbugging and verification of computer 'B' software.

Software simulators are sometimes used in the debug process to simulate the execution of machine-language programs using another computer (ofter a timesharing system). These simulators are especially useful if the actual computer is not available. They may facilitate the debugging by providing access to internal registers of the CPU which are not brought out to external pins in the hardware.

## SINGLE LEVEL INTERRUPT

The interrupt signal causes transfer of control to a pre-assigned memory location at which the interrupt processing routine starts. The program must poll all possible sources of interrupt to determine which one requires service.

## SINGLE LEVEL VECTOR INTERRUPT

The interrupt signal causes the microprocessor to interrogate the vector (V2, V1, V0), which specifies an address to which the program jumps to find the appropriate service subroutine. Each possible source of interrupt can be assigned a different service subroutine. Vector interrupt eliminates the need for polling.

## SINGLE-OPERAND INSTRUCTION

An instruction containing a reference to one register, memory location, or device.

## SKIP

An instruction which causes the computer to omit the instruction in the immediately following location.

## SOFTWARE/FIRMWARE

The microprocessor is generally a stored program computer, with its collection of programs and instructional procedures referred to as Software. Software, by directing the hardware, enables the microprocessor to perform a functional system related task. In a fixed instruction microprocessor, a set number of instructions of operations are defined with fixed word lengths, and these exercise the CPU independent of the data. Software is alterable and accessible by the user.

Firmware can be considered an extension to a computer's basic instruction
repertoire that creates microprograms for a software instruction set. This extension to the basic instruction set is often permanently burned into Read Only Memory (ROM), rather than being implemented in software. Firmware programs may be composed of instructions of variable width; the number of instructions in a Firmware program is generally smaller than in a Software program, although the instructions are usually much wider. A Firmware program can be used to implement a Software instruction set; this occurs in the emulation of larger minicomputers by bit slice microprocessors.

## SORT

A function performed by a program, usually part of a utility package; items in a data file are arranged or rearranged in a logical sequence designated by a key word or field in each item in the file.

## SOURCE ADDRESS

In computer systems having a source-destination architecture, the source address is the address of the device address or memory location from which data is being transferred.

## SOURCE PROGRAM

A program coded in other than machine language (in assembly or compiler language) that must be translated into machine language for use. Assembly and compiler language programs are human readable whereas object programs are machine readable.

## STACK

1) A dynamic, sequential data list, usually contained in system memory, having special provisions for program access from one end or the other. Storage and retrieval of data from the stack is generally performed by the processor automatically. 2) A sequence of registers and/or memory locations used in Last In, First Out (LIFO) fashion. A stack pointer specifies the last-in entry (or where the next-in entry will go).

## STACK POINTER

The stack pointer is coordinated with the storing and retrieval of information in the stack. The stack pointer is decremented by one immediately following the storage in the stack of each byte of information. Conversely, the stack pointer is incremented by one immediately before retrieving each byte of
information from the stack. The stack pointer may be manipulated for transferring its contents to the index register or vice versa.

STACK, SUBROUTINE LINKAGE
One-dimensional array or registers used specifically for storing subroutine return addresses.

STARTING ADDRESS
The address of a memory location in which is stored the first instruction of a given program.

STATEMENT
An instruction in any computer-related language.

STATUS CODES (CONDITION CODES)
Indicators used to record the resulting condition of data in the accumulator. Four control bits are set as a result of each arithmetic and logical operation: carry flip-flop (C), sign flip-flop(s), and parity flip-flop (P). The carry bit provides a means of performing multiple precision binary arithmetic.

## STRING

A connected sequence of entities.

## SUBROUTINE

1) A short program segment which performs a specific function and is available for general use by other programs and routines. 2) A subprogram (group of instructions) reached from more than one place in a main program. The process of passing control from the main program to a subroutine is a subroutine call, and the mechanism is a subroutine linkage. Often data or data addresses are made available by the main program to the subroutine. The process of returning control from subroutine to main program is subroutine return. The linkage automatically returns control to the original position in the main program or to another subroutine. 3) Programming technique that allows the same instruction sequence or subprogram to be given control and used repeatedly by other sections of the program.

A table in which symbols and their corresponding values are recorded.

## SYMBOLIC ADDRESS

A label assigned instead of absolute numeric addresses, usually for purposes of relocation.

TRAP
A CPU-initiated interrupt which is automatically generated when a predetermined condition, such as an illegal instruction, a breakpoint, a specified error, or a power failure is detected. Two vector locations are dedicated for each trap type. The vector locations contain the $P C$ and $P S$ for the service routine.

TEMPORARY STORAGE
Memory locations or registers reserved for immediate and partial results obtained during the execution of a program.

TWO 'S COMPLEMENT
A two's complement number is obtained electronically by inverting the states of all bits in the number and adding one (complement and increment). Two's complement arithmetic is widely used in microprocessors.

## UTILITY ROUTINE

A standard routine, usually part of a larger software package, which performs a service and/or program maintenance function, such as file maintenance, file storage and retrieval, media conversions, and production of memory and file printouts.

## VARIABLE

A named memory (RAM) location which is given some consistent and meaningful interpretation by the programmer and which will contain different data values during the execution of the program. A variable may contain a boolean, integer, floating point, ASCII, etc. value. The type of data stored in each variable should remain consistent throughout the execution of the program. RAM memory locations can be reserved for variables using the 2650 language RES statement.

## VECTORED INTERRUPT

This term is used to describe a microprocessor system in which each interrupt, both internal and external, have their own uniquely recognizable address. This enables the microprocessor to perform a set of specified operations which are preprogrammed by the user to handle each interrupt in a distinctively different manner.

WORD
A set of binary bits handled by the computer as the primary unit of information. The length of a computer word is determined by the hardware design. Typically, each system memory location contains one word.

## WBITE

The process of storing data in memory.
a subsidiary of U.S. Philips Corporation
Signetics Corporation P.O. Box 9052

811 East Arques Avenue Sunnyvale, California 94086 Telephone 408/739-7700


[^0]:    * Data values entered during operation in the FAST PATCH command mode cannot be corrected in this manner. See description of the FAST PATCH command in Chapter 5.

[^1]:    *See Signetics 2650 Applications Note AS52 - General Delay Routines.

[^2]:    KEY

    SENS

    INT
    FUNCTION

    Controls the SENSE input to the 2650 when executing a user program. The SENSE input is normally a logic '0'. Depressing the SENS key will set the SENSE input to a logic '1'.

    Allows you to manually interrupt the processor when executing a program. When this key is depressed, an interrupt sequence begins, resulting in the processor being vectored to or through memory location 07. The Direct/Indirect switch on the INSTRUCTOR 50 panel determines whether an instruction at location 07 is executed (Direct), or whether location 07 contains a branch address to another location in the user memory (Indirect). A switch accessible through a cutout in the bottom panel permits interrupts to be controled by the AC line input frequency. See Chapter 5 for more information on INT options.

[^3]:    路

