

INDEX

A

A0–A15 signals 2-11
 adder
 modulo 1-8
 offset 1-8
 reverse-carry 1-8
 Address Bus Ground signal (GND_A) 2-6
 Address Bus Power signal (V_{CCA}) 2-5
 Address Bus signals (A0–A15) 2-11
 Address Bus—A0–A15 5-3
 address generation unit 1-8
 Address Trace Enable bit (ATE) 4-6
 Address Trace signal (\overline{AT}) 2-11, 5-4
 Address Tracing (AT) mode 5-11
 AGU 1-8
 Asynchronous/Synchronous bit (SYN) 8-14
 AT mode 5-11
 \overline{AT} signal 2-11, 5-4
 ATE bit 4-6

B

BA3–BA10 bits 7-17
 Base Address bits (BA3–BA10) 7-17
 BCR register 4-8, 5-7
 bits 0–4—Expansion Bus Memory Wait bits
 (BMW0–BMW4) 5-7
 reserved bits—bits 5–15 5-8
 BMPR register 5-8
 BMW0–BMW4 bits 5-7
 Boundary Scan Register (BSR) 11-7
 BPMR register
 16-bit access 5-9
 24-bit access 5-9
 mapping 5-8
 typical usage 5-9
 Breakpoint 0 and 1 Event bits (BT0–BT1) 10-15
 Breakpoint 0 Condition Code Select bits
 (CC00–CC01) 10-13
 Breakpoint 0 Read/Write Select bits
 (RW00–RW01) 10-13
 Breakpoint 1 Condition Code Select bits
 (CC10–CC11) 10-14
 Breakpoint 1 Read/Write Select bits
 (RW10–RW11) 10-14
 BSR bit definitions 11-13
 BSR register 11-7

BT0–BT1 bits 10-15
 Bus Control Ground signal (GND_C) 2-6
 Bus Control Power signal (V_{CCC}) 2-5
 Bus Control Register (BCR) 4-8, 5-7
 Bus Switch Program Memory Register
 (BPMR) 5-8
 buses
 internal 1-11
 BYPASS instruction 11-12

C

CC00–CC01 bits 10-13
 CC10–CC11 bits 10-14
 CCR register 4-7
 Chip Operating Mode bits (MD, MC, MB, and
 MA) 4-4
 Chip Operating Modes 4-9
 CKP bit 8-15
 CLAMP instruction 11-10
 CLKOUT signal 2-7
 Clock Output Disable bit (COD) 4-20
 Clock Output signal (CLKOUT) 2-7
 Clock Polarity bit (CKP) 8-15
 Clock signals 2-7
 Clock Source Direction bit (SCKD) 8-15
 COD bit 4-20
 Command Vector Register (CVR) 7-25
 Condition Code Register (CCR) 4-7
 configuration
 GPIO 6-3
 Core Status bits (OS0–OS1) 10-9
 CRA register 8-7
 bits 0–7—Prescale Modulus Select bits
 (PM0–PM7) 8-8
 bits 8–12—Frame Rate Divider Control bits
 (DC4–DC0) 8-8
 bits 13–14—Word Length Control bits
 (WL0–WL1) 8-8
 bit 15—Prescaler Range bit (PSR) 8-9
 CRB register
 bit 0—Serial Output Flag 0 bit (OF0) 8-10
 bit 1—Serial Output Flag 1 bit (OF1) 8-10
 bit 8—Transmit Enable bit (TE) 8-10
 bit 9—Receive Enable bit (RE) 8-12
 bit 10—Transmit Interrupt Enable bit
 (TIE) 8-12

D

- bit 11—Receive Interrupt Enable bit (RIE) 8-12
- bit 12—Transmit Last Slot Interrupt Enable bit (TLIE) 8-12
- bit 13—Receive Last Slot Interrupt Enable bit (RLIE) 8-13
- bit 14—Transmit Exception Interrupt Enable bit (TEIE) 8-13
- bit 15—Receive Exception Interrupt Enable bit (REIE) 8-13
- reserved bits—bits 2-7 8-10

CRC register

- bit 0—Asynchronous/Synchronous bit (SYN) 8-14
- bit 1—SSI Mode Select bit (MOD) 8-14
- bit 2—Serial Control 0 Direction bit (SCD0) 8-14
- bit 3—Serial Control 1 Direction bit (SCD1) 8-14
- bit 4—Serial Control 2 Direction bit (SCD2) 8-14
- bit 5—Clock Source Direction bit (SCKD) 8-15
- bit 6—Clock Polarity bit (CKP) 8-15
- bit 7—Shift Direction bit (SHFD) 8-15
- bits 12-13—Frame Sync Length bits (FSL1-FSL0) 8-15
- bit 14—Frame Sync Relative Timing bit (FSR) 8-16
- bit 15—Frame Sync Polarity bit (FSP) 8-16
- reserved bits—bits 8-11 8-15

Crystal Output signal (XTAL) 2-7
Crystal Range bit (XTLR) 4-19
CVR register 7-25

- bits 0-6—Host Vector bits (HV0-HV6) 7-25
- bit 7—Host Command bit (HC) 7-26

D
D0-D23 signals 2-11
data ALU 1-7
Data Bus Ground signal (GND_D) 2-6
Data Bus Power signal (V_{CCD}) 2-5
Data Bus Power signal (V_{CCH}) 2-5
Data Bus signals (A0-A15) 2-11
Data Bus—D0-D23 5-3
Data Input bit (DI) 9-12
Data Output bit (DO) 9-12
DC4-DC0 bits 8-8
 \overline{DE} signal 2-26, 10-4
Debug Event signal (\overline{DE} signal) 2-26, 10-4
Debug mode

in OnCE module 10-17

DEBUG_REQUEST instruction 11-11

executing during Stop state 10-18

executing during Wait state 10-18

executing in OnCE module 10-18

Device Identification Register (IDR) 4-8
DF2-DF0 bits 4-19
DI bit 9-12
DIR bit 9-11
Direction bit (DIR) 9-11
Division Factor bits (DF2-DF0) 4-19
DO bit 9-12
Double Host Request bit (HDRQ) 7-24
E
EBD bit 4-5
EN bit 4-6
ENABLE_ONCE instruction 11-11
EOV bit 4-6
EUN bit 4-5
EX bit 10-7
Exit Command bit (EX) 10-7
Expanded Mode (Mode 0) 4-10
Expansion Bus Memory Wait bits

(BMW0-BMW4) 5-7

Expansion Port signals 2-11
Expansion Port, Port A pins 2-11
EXTAL signal 2-7
Extended Stack Enable bit (EN) 4-6
Extended Stack Overflow bit (EOV) 4-6
Extended Stack Underflow bit (EUN) 4-5
Extended Stack Wrap bit (WR) 4-6
External Bus Disable bit (EBD) 4-5
External Clock/Crystal Input signal

(EXTAL) 2-7

EXTEST instruction 11-9
F
Frame Rate Divider Control bits (DC4-DC0) 8-8
Frame Sync Length bits (FSL1-FSL0) 8-15
Frame Sync Polarity bit (FSP) 8-16
Frame Sync Relative Timing bit (FSR) 8-16
FSL1-FSL0 bits 8-15
FSP bit 8-16
FSR bit 8-16

G

General Purpose I/O (GPIO) port 6-3
 General Purpose I/O 0 signal (GPIO0) 2-24
 General Purpose I/O 1 signal (GPIO1) 2-24
 General Purpose I/O 2 signal (GPIO2) 2-24
 General Purpose I/O signals 2-24
 Global Data Bus 1-12
 GND_A signal 2-6
 GND_C signal 2-6
 GND_D signal 2-6
 GND_H signal 2-6
 GND_P signal 2-6
 GND_Q signal 2-7
 GND_S signal 2-7
 GO Command bit (GO) 10-7
 GPIO0 signal 2-24
 GPIO1 signal 2-24
 GPIO2 signal 2-24
 GPIO 1-14
 configuration 6-3
 in HI08 7-30
 GPIO signals 2-24
 Ground signals 2-6

H

HA0 signal 2-13
 HA1 signal 2-14
 HA10 signal 2-16
 HA2 signal 2-14
 HA8 signal 2-14
 HA8EN bit 7-12
 HA9 signal 2-14
 HA9EN bit 7-12
 $\overline{\text{HACK}}$ signal 2-17
 HAD0–HAD7 signals 2-13
 HAEN bit 7-13
 HAP bit 7-16
 Hardware reset signal ($\overline{\text{RESET}}$) 2-8
 $\overline{\text{HAS}}$ signal 2-13
 HASP bit 7-14
 HBAR register 7-17
 bits 0–7—Base Address bits
 (BA3–BA10) 7-17
 reserved bits—bits 5–15 7-17
 HBEND bit 7-24
 HC bit 7-26
 HCIE bit 7-9
 HCP bit 7-11
 HCR register

bit 0—Host Receive Interrupt Enable bit
 (HRIE) 7-9
 bit 1—Host Transmit Interrupt Enable bit
 (HTIE) 7-9
 bit 2—Host Command Interrupt Enable bit
 (HCIE) 7-9
 bits 3, 4—Host Flag 2 and 3 bits (HF2,
 HF3) 7-10
 reserved bits—bits 5–15 7-10
 $\overline{\text{HCS}}$ signal 2-16
 HCSEN bit 7-12
 HCSP bit 7-15
 HDDR register 7-16
 HDDS bit 7-14
 HDR register 7-16
 HDRQ bit 7-24
 $\overline{\text{HDS}}$ signal 2-15
 HDSP bit 7-14
 HEN bit 7-13
 HF0 bit 7-24
 HF0, HF1 bits 7-11
 HF1 bit 7-24
 HF2 bit 7-27
 HF2, HF3 bits 7-10
 HF3 bit 7-27
 HGEN bit 7-12
 HI08
 data transfer 7-31
 polling 7-31
 servicing interrupts 7-32
 HI08 Base Address Register (HBAR) 7-17
 HI08 Control Register (HCR) 7-8
 HI08 Data Direction Register (HDDR) 7-16
 HI08 Data Register (HDR) 7-16
 HI08 Receive Data Register (HRX) 7-18
 HI08 signals 2-13
 HI08 Status Register (HSR) 7-10
 HI08 Transmit Data Register (HTX) 7-19
 HI-Z instruction 11-11
 HMUX bit 7-14
 Host Acknowledge Enable bit (HAEN) 7-13
 Host Acknowledge Polarity bit (HAP) 7-16
 Host Acknowledge signal ($\overline{\text{HACK}}$) 2-17
 Host Address 8 signal (HA8) 2-14
 Host Address 9 signal (HA8) 2-14
 Host Address Bus signals (HAD0–HAD7) 2-13
 Host Address Input 0 signal (HA0) 2-13
 Host Address Input 1 signal (HA01) 2-14
 Host Address Input 10 signal (HA10) 2-16
 Host Address Input 2 signal (HA2) 2-14
 Host Address Line 8 Enable bit (HA8EN) 7-12

H

- Host Address Line 9 Enable bit (HA9EN) 7-12
 Host Address Strobe Polarity bit (HASP) 7-14
 Host Address Strobe signal ($\overline{\text{HAS}}$) 2-13
 Host Big Endian bit (HBEND) 7-24
 Host Chip Select Enable bit (HCSEN) 7-12
 Host Chip Select Polarity bit (HCSP) 7-15
 Host Chip Select signal ($\overline{\text{HCS}}$) 2-16
 Host Command bit (HC) 7-26
 Host Command Interrupt Enable bit (HCIE) 7-9
 Host Command Pending bit (HCP) 7-11
 Host Data Strobe Polarity bit (HDSP) 7-14
 Host Data Strobe signal ($\overline{\text{HDS}}$) 2-15
 Host Dual Data Strobe bit (HDDS) 7-14
 Host Enable bit (HEN) 7-13
 Host Flag 0 and 1 bits (HF0, HF1) 7-11
 Host Flag 0 bit (HF0) 7-24
 Host Flag 1 bit (HF1) 7-24
 Host Flag 2 and 3 bits (HF2, HF3) 7-10
 Host Flag 2 bit (HF2) 7-27
 Host Flag 3 bit (HF3) 7-27
 Host GPIO Port Enable bit (HGEN) 7-12
 Host Ground signal (GND_{H}) 2-6
 Host Interface (HI08) 7-3
 Host Interface (HI08)'HI08 1-14
 Host Interface signals (HI08) 2-13
 Host Multiplexed Bus bit (HMUX) 7-14
 Host Port Control Register (HPCR) 7-11
 host port usage 2-12
 Host Read Data signal ($\overline{\text{HRD}}$) 2-15
 Host Read/Write signal (HRW) 2-15
 Host Receive Data Full bit (HRDF) 7-10
 Host Receive Interrupt Enable bit (HRIE) 7-9
 Host Request Enable bit (HREN) 7-13
 Host Request Open Drain bit (HROD) 7-13
 Host Request Polarity bit (HRP) 7-15
 Host Request signal ($\overline{\text{HREQ}}$) 2-16
 Host Transmit Data Empty bit (HTDE) 7-11
 Host Transmit Interrupt Enable bit (HTIE) 7-9
 Host Vector bits (HV0–HV6) 7-25
 Host Write Enable Strobe signal ($\overline{\text{HWR}}$) 2-15
 HPCR register
 bit 0—Host GPIO Port Enable bit (HGEN) 7-12
 bit 1—Host Address Line 8 bit (HA8EN) 7-12
 bit 2—Host Address Line 9 bit (HA9EN) 7-12
 bit 3—Host Chip Select Enable bit (HCSEN) 7-12
 bit 4—Host Request Enable bit (HREN) 7-13
 bit 5—Host Acknowledge Enable bit (HAEN) 7-13
 bit 6—Host Enable bit (HEN) 7-13
 bit 8—Host Request Open Drain bit (HROD) 7-13
 bit 9—Host Data Strobe Polarity bit (HDSP) 7-14
 bit 10—Host Address Strobe Polarity bit (HASP) 7-14
 bit 11—Host Multiplexed Bus bit (HMUX) 7-14
 bit 12—Host Dual Data Strobe bit (HDDS) 7-14
 bit 13—Host Chip Select Polarity bit (HCSP) 7-15
 bit 14—Host Request Polarity bit (HRP) 7-15
 bit 15—Host Acknowledge Polarity bit (HAP) 7-16
 reserved bit—bit 7 7-13
 $\overline{\text{HRD}}$ signal 2-15
 HRDF bit 7-10
 HREN bit 7-13
 HREQ bit 7-28
 $\overline{\text{HREQ}}$ signal 2-16
 HRIE bit 7-9
 HROD bit 7-13
 HRP bit 7-15
 $\overline{\text{HRRQ}}$ signal 2-17
 HRW signal 2-15
 HRX register 7-18
 HSR register
 bit 0—Host Receive Data Full bit (HRDF) 7-10
 bit 1—Host Transmit Data Empty bit (HTDE) 7-11
 bit 2—Host Command Pending bit (HCP) 7-11
 bits 3, 4—Host Flag 0 and 1 bits (HF0, HF1) 7-11
 reserved bits—bits 5–15 7-11
 HTDE bit 7-11
 HTIE bit 7-9
 $\overline{\text{HTRQ}}$ signal 2-16
 HTX register 7-19
 HV0–HV6 bits 7-25
 $\overline{\text{HWR}}$ signal 2-15

I

ICR register 7-22
 bit 0—Receive Request Enable bit (RREQ) 7-23
 bit 1—Transmit Request Enable bit (TREQ) 7-23
 bit 2—Double Host Request bit (HDRQ) 7-24
 bit 3—Host Flag 0 bit (HF0) 7-24
 bit 4—Host Flag 1 bit (HF1) 7-24
 bit 5—Host Big Endian bit (HBEND) 7-24
 bit 7—Initialize bit (INIT) 7-24
 reserved bit—bit 6 7-25
 IDCODE instruction 11-9
 IDR register 4-8
 IF0 bit 8-17
 IF1 bit 8-17
 IME bit 10-9
 INIT bit 7-24
 Initialize bit (INIT) 7-24
 input and output signals 2-3
 Interface Control Register (ICR) 7-22
 Interface Status Register (ISR) 7-26
 internal buses 1-11
 Interrupt 10-9
 Interrupt And Mode Control pins 2-8
 Interrupt Control signals 2-8
 Interrupt Mode Enable bit (IME) 10-9
 Interrupt Priority Levels 4-14
 Interrupt Priority Register—Core (IPR-C) 4-14
 Interrupt Priority Register—Peripheral (IPR-P) 4-14
 interrupt starting address 4-11
 Interrupt Vector Register (IVR) 7-28
 INV bit 9-11
 Inverter bit (INV) 9-11
 IPR-C register 4-14
 IPR-P register 4-14
 ISR Host Request bit (HREQ) 7-28
 ISR register 7-26
 bit 0—Receive Data Register Full bit (RXDF) 7-26
 bit 1—Transmit Data Register Empty bit (TXDE) 7-27
 bit 2—Transmitter Ready bit (TRDY) 7-27
 bit 3—Host Flag 2 bit (HF2) 7-27
 bit 4—Host Flag 3 bit (HF3) 7-27
 bit 7—ISR Host Request bit (HREQ) 7-28
 reserved bits—bits 5, 6 7-27
 IVR register 7-28

J

Joint Test Action Group (JTAG) 11-3
 JTAG 1-11
 JTAG instructions
 BYPASS instruction 11-12
 CLAMP instruction 11-10
 DEBUG_REQUEST instruction 11-11
 ENABLE_ONCE instruction 11-11
 EXTEST instruction 11-9
 HI-Z instruction 11-11
 IDCODE instruction 11-9
 SAMPLE/PRELOAD instruction 11-9
 JTAG/OnCE Interface signals 2-26
 Debug Event signal (DE signal) 2-26, 10-4
 Test Clock signal (TCK) 2-26
 Test Data Input signal (TDI) 2-26
 Test Data Output signal (TDO) 2-26
 Test Mode Select signal (TMS) 2-26
 Test Reset signal (TRST) 2-26

L

LA register 1-9
 LC register 1-9
 Loop Address register (LA) 1-9
 Loop Counter register (LC) 1-9

M

MAC 1-7
 MBO bit 10-9
 MBS0–MBS1 bits 10-13
 MCS signal 2-11, 5-3
 MD, MC, MB, and MA bits 4-4
 memory
 on-chip 1-11
 Memory Breakpoint Occurrence bit (MBO) 10-9
 Memory Breakpoint Select bits (MBS0–MBS1) 10-13
 memory breakpoints
 enabling 10-19
 Memory Chip Select signal ($\overline{\text{MCS}}$) 2-11, 5-3
 memory map description 3-3
 Memory Switch Mode bit (MS) 4-6
 memory-mapped I/O registers 3-5
 MF0–MF11 bits 4-17
 MOD bit 8-14
 MODA/ $\overline{\text{IRQA}}$ signal 2-9
 MODB/ $\overline{\text{IRQB}}$ signal 2-9
 MODC/ $\overline{\text{IRQC}}$ signal 2-10

N

MODD/ $\overline{\text{IRQD}}$ signal 2-10
 Mode Control signals 2-8
 Mode Register (MR) 4-7
 Mode Select A/External Interrupt Request A signal (MODA/ $\overline{\text{IRQA}}$) 2-9
 Mode Select B/External Interrupt Request B signal (MODA/ $\overline{\text{IRQB}}$) 2-9
 Mode Select C/External Interrupt Request C signal (MODC/ $\overline{\text{IRQC}}$) 2-10
 Mode Select D/External Interrupt Request D signal (MODD/ $\overline{\text{IRQD}}$) 2-10
 modulo adder 1-8
 MR register 4-7
 MS bit 4-6
 Multiplication Factor bits (MF0–MF11) 4-17
 multiply-accumulator 1-7

N

Normal mode 4-10

O

OBCR register 10-12
 bits 0–1—Memory Breakpoint Select bits (MBS0–MBS1) 10-13
 bits 2–3—Breakpoint 0 Read/Write Select bits (RW00–RW01) 10-13
 bits 4–5—Breakpoint 0 Condition Code Select bits (CC00–CC01) 10-13
 bits 6–7—Breakpoint 1 Read/Write Select bits (RW10–RW11) 10-14
 bits 8–9—Breakpoint 1 Condition Code Select bits (CC10–CC11) 10-14
 bits 10–11—Breakpoint 0 and 1 Event Select bits (BT0–BT1) 10-15
 reserved bits—bits 12–15 10-15
 OCR register
 bits 0–4—Register Select bits (RS0–RS4) 10-6
 bit 5—Exit Command bit (EX) 10-7
 bit 6—GO Command bit (GO) 10-7
 bit 7—Read/Write Command bit ($\text{R}/\overline{\text{W}}$) 10-8
 ODEC 10-8
 OF0 bit 8-10
 OF1 bit 8-10
 offset adder 1-8
 OGDB register 5-10
 OGDBR register 10-21
 OMAC0 comparator 10-12

OMAC1 comparator 10-12
 OMAL register 10-11
 OMBC counter 10-15
 OMLR0 register 10-12
 OMLR1 register 10-12
 OMR register 1-9
 bits 0–3—Chip Operating Mode bits (MD,MC, MB, and MA) 4-4
 bit 4—External Bus Disable bit (EBD) 4-5
 bit 5—PC Relative Disable bit (PCD) 4-5
 bit 6—Stop Delay bit (SD) 4-5
 bit 8—XY Select bit (XY) 4-5
 bit 9—Extended Stack Underflow bit (EUN) 4-5
 bit 10—Extended Stack Overflow bit (EOV) 4-6
 bit 11—Extended Stack Wrap bit (WR) 4-6
 bit 12—Extended Stack Enable bit (EN) 4-6
 bit 14—Memory Switch Mode bit (MS) 4-6
 bit 15—Address Trace Enable bit (ATE) 4-6
 reserved bits—bit 7, 13 4-7
 OnCE Breakpoint Control Register (OBCR) 10-12
 OnCE Command Register (OCR) 10-5
 OnCE commands 10-24
 OnCE controller 10-5
 OnCE Decoder (ODEC) 10-8
 OnCE GDB Register (OGDBR) 10-21
 OnCE Global Data Bus register (OGDB) 5-10
 OnCE Memory Address Comparator 0 (OMAC0) 10-12
 OnCE Memory Address Comparator 1 (OMAC1) 10-12
 OnCE Memory Address Latch register (OMAL) 10-11
 OnCE Memory Breakpoint Counter (OMBC) 10-15
 OnCE Memory Limit Register 0 (OMLR0) 10-12
 OnCE Memory Limit Register 1 (OMLR1) 10-12
 OnCE module 1-11, 10-3
 checking for Debug mode 10-25
 displaying a specified register 10-27
 displaying X data memory 10-28
 interaction with JTAG port 10-30
 polling the JTAG Instruction Shift register 10-26
 reading the Trace buffer 10-26
 returning to Normal mode 10-29
 saving pipeline information 10-26

- OnCE PAB Register for Decode Register (OPABDR) 10-21
 - OnCE PAB Register for Execute (OPABEX) 10-22
 - OnCE PAB Register for Fetch Register (OPABFR) 10-21
 - OnCE PIL Register (OPILR) 10-20
 - OnCE Program Data Bus Register (OPDBR) 10-20
 - OnCE Status and Control Register (OSCR) 10-8
 - OnCE Trace Counter (OTC) 10-17
 - OnCE trace logic 10-15
 - OnCE/JTAG Interface pins 2-26
 - On-Chip Emulation (OnCE) module 1-11
 - On-Chip Emulation module 10-3
 - on-chip memory 1-11
 - on-chip program memory 3-4
 - on-chip X data memory 3-4
 - on-chip Y data memory 3-5
 - OPABDR register 10-21
 - OPABEX register 10-22
 - OPABFR register 10-21
 - OPDBR register 10-20
 - Operating Mode Register (OMR) 1-9, 4-4
 - OPILR register 10-20
 - OS0–OS1 bits 10-9
 - OSCR register 10-8
 - bit 0—Trace Mode Enable bit (TME) 10-9
 - bit 1—Interrupt Mode Enable bit (IME) 10-9
 - bit 2—Software Debug Occurrence bit (SWO) 10-9
 - bit 3—Memory Breakpoint Occurrence bit (MBO) 10-9
 - bit 4—Trace Occurrence bit (TO) 10-9
 - bit 5—reserved bit 10-9
 - bits 6–7—Core Status bits (OS0–OS1) 10-9
 - reserved bits—bits 8–23 10-10
 - OTC counter 10-17
- P**
- PAB 1-12
 - PAG 1-9
 - PAR register 4-3
 - Patch Address Register (PAR) 4-3
 - PB10 signal 2-14
 - PB11 signal 2-15
 - PB12 signal 2-15
 - PB13 signal 2-16
 - PB14 signal 2-16
 - PB15 signal 2-17
 - PB8 signal 2-13
 - PB9 signal 2-14
 - PC bits 6-5
 - PC register 1-9
 - PC Relative Disable bit (PCD) 4-5
 - PC0 signal 2-18
 - PC0–PC13 bits 9-8
 - PC0–PC5 bits 8-21
 - PC1 signal 2-18
 - PC2 signal 2-19
 - PC3 signal 2-19
 - PC4 signal 2-20
 - PC5 signal 2-20
 - PCAP signal 2-7
 - PCD bit 4-5
 - PCE bit 9-12
 - PCR register 6-5
 - bits 0–3—Port Control bits (PC) 6-5
 - reserved bits—bits 4–15 6-5
 - PCRC register 8-20
 - bits 0–5—Port Control bits (PC0–PC5) 8-21
 - bit 7—Port Enable bit (PEN) 8-21
 - reserved bits—bit 6, bits 8–15 8-21
 - PCRD register 8-20
 - bits 0–5—Port Control bits (PC0–PC5) 8-21
 - bit 7—Port Enable bit (PEN) 8-21
 - reserved bits—bit 6, bits 8–15 8-21
 - PCTL0 register
 - bits 0–11—Multiplication Factor bits (MF0–MF11) 4-17
 - bits 12–15—Predivider Factor bits (PD0–PD3) 4-18
 - PCTL1 register 4-18
 - bits 0–2—Division Factor bits (DF2–DF0) 4-19
 - bit 3—Crystal Range (XTLR) bit 4-19
 - bit 4—XTAL Disable bit (XTLD) 4-19
 - bit 5—Stop Processing State bit (PSTP) 4-20
 - bit 6—PLL Enable bit (PEN) 4-20
 - bit 7—Clock Output Disable bit (COD) 4-20
 - bits 9–11—Predivider Factor bits (PD4–PD6) 4-20
 - reserved bits—bit 8, bits 12–15 4-20
 - PCU 1-9
 - PD bits 6-6
 - PD0 signal 2-21
 - PD0–PD3 bits 4-18
 - PD1 signal 2-21
 - PD2 signal 2-22
 - PD3 signal 2-22
 - PD4 signal 2-23
 - PD4–PD6 bits 4-20

Q

PD5 signal 2-23
 PDB 1-12
 PDC 1-9
 PDC bits 6-5
 PDR register 6-6
 bits 0–3—Port Data bits (PD) 6-6
 PDRC register 8-22
 PDRD register 8-22
 PEN bit 4-20, 8-21
 Phase Lock Loop (PLL) 1-10, 4-17
 PIC 1-9
 PINIT/ $\overline{\text{NMI}}$ signal 2-8
 PL0–PL13 bits 9-7
 PLL 1-10
 PLL Capacitor signal (PCAP) 2-7
 PLL Control Register 0 (PCTL0) 4-17
 PLL Control Register 1 (PCTL1) 4-18
 PLL Enable bit (PEN) 4-20
 PLL Ground signal (GND_P) 2-6
 PLL Initial / Non-Maskable Interrupt signal
 (PINIT/ $\overline{\text{NMI}}$) 2-8
 PLL Power signal (V_{CCP}) 2-5
 PLL signals 2-7
 PM0–PM7 bits 8-8
 Port A 1-10
 controlling 5-7
 disabling 5-7
 Port A signals 2-11
 Port B GPIO signal
 PB10 2-14
 PB11 2-15
 PB12 2-15
 PB13 2-16
 PB14 2-16
 PB15 2-17
 PB8 2-13
 PB9 2-14
 Port C Control Register (PCRC) 8-20
 Port C Data Register (PDRC) 8-22
 Port C Direction Register (PRRC) 8-21
 Port C GPIO signal
 PC0 2-18
 PC1 2-18
 PC2 2-19
 PC3 2-19
 PC4 2-20
 PC5 2-20
 Port Control bits (PC0–PC3) 6-5
 Port Control bits (PC0–PC5) 8-21

Port Control Register (PCR) 6-5
 Port D Control Register (PCRD) 8-20
 Port D Data Register (PDRD) 8-22
 Port D Direction Register (PRRD) 8-21
 Port D GPIO signal
 PD0 2-21
 PD1 2-21
 PD2 2-22
 PD3 2-22
 PD4 2-23
 PD5 2-23
 Port Data bits (PD0–PD3) 6-6
 Port Data Register (PDR) 6-6
 Port Direction Control bits (PDC0–PDC3) 6-5
 Port Direction Register (PRR) 6-5
 Port Enable bit (PEN) 8-21
 Power & Ground pins 2-5
 Power signals 2-5
 PPL 1-9
 Predivider Factor bits (PD0–PD3) 4-18
 Predivider Factor bits (PD4–PD6) 4-20
 Prescale Modulus Select bits (PM0–PM7) 8-8
 Prescaled Clock Enable bit (PCE) 9-12
 Prescaler Counter Value bits (PC0–PC13) 9-8
 Prescaler Preload Value bits (PL0–PL13) 9-7
 Prescaler Preload Value bits (PS0–PS1) 9-7
 Prescaler Range bit (PSR) 8-9
 Program Address Bus (PAB) 1-12
 Program Address Generator (PAG) 1-9
 Program Control Unit (PCU) 1-9
 Program Counter register (PC) 1-9
 Program Data Bus (PDB) 1-12
 Program Decode Controller (PDC) 1-9
 Program Interrupt Controller (PIC) 1-9
 program memory 3-4
 Program Patch Logic (PPL) 1-9
 PRR register 6-5
 bits 0–3—Port Direction Control bits
 (PDC) 6-5
 reserved bits—bits 4–15 6-5
 PRRC register 8-21
 PRRD register 8-21
 PS0–PS1 bits 9-7
 PSR bit 8-9
 PSTP bit 4-20

Q
 Quiet Ground signal (GND_Q) 2-7

Quiet Power High Voltage signal (V_{CCQH}) 2-5
 Quiet Power Low Voltage signal (V_{CCQL}) 2-5

R

R/\overline{W} bit 10-8

\overline{RD} signal 2-11, 5-4

RDF bit 8-19

RE bit 8-12

Read Enable signal (\overline{RD}) 2-11, 5-4

Read/Write Command bit (R/\overline{W}) 10-8

Receive Data Register (RX) 8-19

Receive Data Register Full bit (RDF) 8-19

Receive Data Register Full bit (RXDF) 7-26

Receive Enable bit (RE) 8-12

Receive Exception Interrupt Enable bit
 (REIE) 8-13

Receive Frame Sync Flag bit (RFS) 8-18

Receive High register (RXH) 7-29

Receive Host Request signal (\overline{HRRQ}) 2-17

Receive Interrupt Enable bit (RIE) 8-12

Receive Last Slot Interrupt Enable bit (RLIE) 8-13

Receive Low register (RXL) 7-29

Receive Request Enable bit (RREQ) 7-23

Receive Shift Register 8-19

Receiver Overrun Error Flag bit (ROE) 8-18

Register Select bits (RS0–RS4) 10-6

REIE bit 8-13

reserved bits

in BCR register
 bits 5–15 5-8

in CRB register
 bits 2–7 8-10

in CRC register
 bits 8–11 8-15

in HBAR register
 bits 5–15 7-17

in HCR register
 bits 5–15 7-10

in HPC register
 bit 7 7-13

in HSR register
 bits 5–15 7-11

in ICR register
 bit 6 7-25

in ISR register
 bits 5–6 7-27

in OBCR register
 bits 12–15 10-15

in OMR register
 bit 7, bit 13 4-7

in OSCR register
 bit 5, bits 8–23 10-9

in PCR register
 bits 4–15 6-5

in PCRC register
 bit 6, bits 8–15 8-21

in PCRD register
 bit 6, bits 8–15 8-21

in PCTL1 register
 bit 8, bits 12–15 4-20

in PDR register
 bits 4–15 6-6

in PRR register
 bits 4–15 6-5

in SSISR register
 bits 8–15 8-19

in TCSR register
 bit 3 9-13

in TPCR register
 bits 14–15 9-8

\overline{RESET} signal 2-8

reverse-carry adder 1-8

RFS bit 8-18

RIE bit 8-12

RLIE bit 8-13

ROE bit 8-18

RREQ bit 7-23

RS0–RS4 bits 10-6

RW00–RW01 bits 10-13

RW10–RW11 bits 10-14

RX register 8-19

RXDF bit 7-26

RXH register 7-29

RXL register 7-29

S

SAMPLE/PRELOAD instruction 11-9

SC register 1-9

SC0 signal 8-4, 8-5

SC00 signal 2-18

SC01 signal 2-18

SC02 signal 2-19

SC1 signal 8-4

SC10 signal 2-21

SC11 signal 2-21

SC12 signal 2-22

SCD0 bit 8-14

SCD1 bit 8-14

SCD2 bit 8-14

SCK signal 8-5

S

- SCK0 signal 2-19
 SCK1 signal 2-22
 SCKD bit 8-15
 SD bit 4-5
 Serial Clock signal (SCK) 8-5
 Serial Control 0 Direction bit (SCD0) 8-14
 Serial Control 0 signal (SC0) 8-4, 8-5
 Serial Control 1 Direction bit (SCD1) 8-14
 Serial Control 1 signal (SC0) 8-4
 Serial Control 2 Direction bit (SCD2) 8-14
 Serial Input Flag 0 bit (IF0) 8-17
 Serial Input Flag 1 bit (IF1) 8-17
 Serial Output Flag 0 bit (OF0) 8-10
 Serial Output Flag 1 bit (OF1) 8-10
 serial protocol
 in OnCE module 10-24
 Serial Receive Data signal (SRD) 8-6
 Serial Transmit Data signal (STD) 8-6
 SHFD bit 8-15
 Shift Direction bit (SHFD) 8-15
 Size register (SZ) 1-9
 Software Debug Occurrence bit (SWO) 10-9
 SP 1-9
 SR register 1-9, 4-7
 SRAM
 read access 5-5
 write access 5-5
 SRD signal 8-6
 SRD0 signal 2-20
 SRD1 signal 2-23
 SS 1-9
 SSI 1-14
 Asynchronous mode 8-25
 frame sync selection 8-26
 operating mode selection 8-25
 operating modes 8-23
 shift direction selection 8-27
 Synchronous mode 8-25
 SSI Control Register A (CRA) 8-7
 SSI exceptions 8-24
 SSI Mode Select bit (MOD) 8-14
 SSI Status Register (SSISR) 8-16
 SSI, GPIO, and Timers Ground signal (GND_S) 2-7
 SSI, GPIO, and Timers Power signal (V_{CCS}) 2-6
 SSI0
 Serial Clock signal (SCK0) 2-19
 Serial Control 0 signal (SC00) 2-18
 Serial Control 1 signal (SC01) 2-18
 Serial Control 2 signal (SC02) 2-19
 Serial Receive Data signal (SRD0) 2-20
 Serial Transmit Data signal (STD0) 2-20
 signals 2-18
 SSI0 signals 2-18
 SSI1
 Serial Clock signal (SCK1) 2-22
 Serial Control 0 signal (SC10) 2-21
 Serial Control 1 signal (SC11) 2-21
 Serial Control 2 signal (SC12) 2-22
 Serial Receive Data signal (SRD1) 2-23
 Serial Transmit Data signal (STD1) 2-23
 signals 2-21
 SSI1 signals 2-21
 SSISR register 8-16
 bit 0—Serial Input Flag 0 bit (IF0) 8-17
 bit 1—Serial Input Flag 1 bit (IF1) 8-17
 bit 2—Transmit Frame Sync Flag bit (TFS) 8-17
 bit 3—Receive Frame Sync Flag bit (RFS) 8-18
 bit 4—Transmitter Underrun Error Flag bit (TUE) 8-18
 bit 5—Receiver Overrun Error Flag bit (ROE) 8-18
 bit 6—Transmit Data Register Empty bit (TDE) 8-18
 bit 7—Receive Data Register Full bit (RDF) 8-19
 reserved bits—bits 8–15 8-19
 Stack Counter register (SC) 1-9
 Stack Pointer (SP) 1-9
 Status Register (SR) 1-9, 4-7
 STD signal 8-6
 STD0 signal 2-20
 STD1 signal 2-23
 Stop Delay bit (SD) 4-5
 Stop Processing State bit (PSTP) 4-20
 Switch Mode 3-4
 Switch mode 3-3
 SWO bit 10-9
 SYN bit 8-14
 Synchronous Serial Interface (SSI) 1-14
 Synchronous Serial Interface 0 signals 2-18
 Synchronous Serial Interface 0 signals (SSI0) 2-18
 Synchronous Serial interface 1 signals 2-21
 Synchronous Serial Interface 1 signals (SSI1) 2-21
 System Stack (SS) 1-9
 SZ register 1-9

T

- TAP 1-11
- TAP controller 11-6
- TC0–TC3 bits 9-10
- TCF bit 9-12
- TCIE bit 9-9
- TCK pin 11-5
- TCK signal 2-26
- TCPR register 9-9
- TCSR register 9-9
 - bit 0—Timer Enable bit (TE) 9-9
 - bit 1—Timer Overflow Interrupt Enable bit (TOIE) 9-9
 - bit 2—Timer Compare Interrupt Enable bit (TCIE) 9-9
 - bits 4–7—Timer Control bits (TC0–TC3) 9-10
 - bit 8—Inverter bit (INV) 9-11
 - bit 9—Timer Reload Mode bit (TRM) 9-11
 - bit 10—Direction bit (DIR) 9-11
 - bit 11—Data Input bit (DI) 9-12
 - bit 12—Data Output bit (DO) 9-12
 - bit 13—Timer Overflow Flag bit (TOF) 9-12
 - bit 14—Timer Compare Flag bit (TCF) 9-12
 - bit 15—Prescaled Clock Enable bit (PCE) 9-12
 - reserved bit—bit 3 9-13
- TDE bit 8-18
- TDI pin 11-5
- TDI signal 2-26
- TDO pin 11-5
- TDO signal 2-26
- TE bit 8-10, 9-9
- TEIE bit 8-13
- Test Access Port (TAP) 1-11, 11-3
- Test Clock Input pin (TCK) 11-5
- Test Clock signal (TCK) 2-26
- Test Data Input pin (TDI) 11-5
- Test Data Input signal (TDI) 2-26
- Test Data Output pin (TDO) 11-5
- Test Data Output signal (TDO) 2-26
- Test Mode Select Input pin (TMS) 11-5
- Test Mode Select signal (TMS) 2-26
- Test Reset Input pin (TRST) 11-5
- Test Reset signal (TRST signal) 2-26
- TFS bit 8-17
- TI00 signal 2-25
- TI02 signal 2-25
- TIE bit 8-12
- Time Slot Register (TSR) 8-20
- Timer 0 I/O signal (TI00) 2-25
- Timer 1 I/O signal (TI01) 2-25
- Timer 2 I/O signal (TI02) 2-25
- timer architecture 9-4
- Timer Compare Flag bit (TCF) 9-12
- Timer Compare Interrupt Enable bit (TCIE) 9-9
- Timer Compare Register (TCPR) 9-9
- Timer Control bits (TC0–TC3) 9-10
- Timer Control/Status Register (TCSR) 9-9
- Timer Enable bit (TE) 9-9
- Timer Load Register (TLR) 9-8
- timer modes
 - measurement modes 9-16
 - PWM mode 9-17
 - reserved modes 9-19
 - timer modes 9-14
 - watchdog modes 9-18
- Timer Overflow Flag bit (TOF) 9-12
- Timer Overflow Interrupt Enable bit (TOIE) 9-9
- Timer Prescaler Load Register (TPLR) 9-7
- Timer Reload Mode bit (TRM) 9-11
- TIO1 signal 2-25
- TLIE bit 8-12
- TLR register 9-8
- TME bit 10-9
- TMS pin 11-5
- TMS signal 2-26
- TO bit 10-9
- TOF bit 9-12
- TOIE bit 9-9
- TPCR register
 - bits 0–13—Prescaler Counter Value bits (PC0–PC13) 9-8
 - reserved bits—bits 14–15 9-8
- TPLR register 9-7
 - bits 0–13—Prescaler Preload Value bits (PL0–PL13) 9-7
 - bits 14–15—Prescaler Source bits (PS0–PS1) 9-7
- Trace buffer 10-22
- Trace mode
 - enabling 10-19
 - in OnCE module 10-16
- Trace Mode Enable bit (TME) 10-9
- Trace Occurrence bit (TO) 10-9
- Transmit Data register (TX) 8-20
- Transmit Data Register Empty bit (TDE) 8-18
- Transmit Data Register Empty bit (TXDE) 7-27
- Transmit Enable bit (TE) 8-10
- Transmit Exception Interrupt Enable bit (TEIE) 8-13
- Transmit Frame Sync Flag bit (TFS) 8-17

V

Transmit High register (TXH) 7-29
 Transmit Host Request signal ($\overline{\text{HTRQ}}$) 2-16
 Transmit Interrupt Enable bit (TIE) 8-12
 Transmit Last Slot Interrupt Enable bit (TLIE) 8-12
 Transmit Low register (TXL) 7-29
 Transmit Request Enable bit (TREQ) 7-23
 Transmit Shift Register 8-19
 Transmitter Ready bit (TRDY) 7-27
 Transmitter Underrun Error Flag bit (TUE) 8-18
 TRDY bit 7-27
 TREQ bit 7-23
 triple timer module 1-15
 Triple Timer signals 2-25
 TRM bit 9-11
 $\overline{\text{TRST}}$ pin 11-5
 $\overline{\text{TRST}}$ signal 2-26
 TSR register 8-20
 TUE bit 8-18
 TX register 8-20
 TXDE bit 7-27
 TXH register 7-29
 TXL register 7-29

V

VBA register 1-9, 4-11
 V_{CCA} signal 2-5
 V_{CCC} signal 2-5
 V_{CCD} signal 2-5
 V_{CCH} signal 2-5
 V_{CCP} signal 2-5
 V_{CCQH} signal 2-5
 V_{CCQL} signal 2-5
 V_{CCS} signal 2-6
 Vector Base Address register (VBA) 1-9, 4-11

W

WL0–WL1 bits 8-8
 Word Length Control bits (WL0–WL1) 8-8
 WR bit 4-6
 $\overline{\text{WR}}$ signal 2-11, 5-4
 Write Enable signal ($\overline{\text{WR}}$) 2-11, 5-4

X

X data memory 3-4
 X Memory Address Bus (XAB) 1-12
 X Memory Data Bus (XDB) 1-12

X Memory Expansion Bus 1-12
 XAB 1-12
 XDB 1-12
 XTAL Disable bit (XTLD) 4-19
 XTAL signal 2-7
 XTLD bit 4-19
 XTLR bit 4-19
 XY Select bit (XY) 4-5

Y

Y data memory 3-5
 Y Memory Address Bus (YAB) 1-12
 Y Memory Data Bus (YDB) 1-12
 Y Memory Expansion Bus 1-12
 YAB 1-12
 YDB 1-12