

DIIPM APPLICATION NOTE

Bootstrap Circuit Design Manual

Table of contents

CHAPTER 1 Bootstrap Circuit Design.....	2
1.1 Bootstrap Circuit Operation.....	2
1.2 Initial charging	2
1.2.1 Initial charging procedure	2
1.2.2 Initial charging time.....	3
1.2.3 Voltage drop while suspending operation.....	4
1.3 Charging in operation	5
1.3.1 Basic charging scheme	5
1.3.2 Charging scheme in the three phase modulation sine wave control operation.....	7
1.3.3 Effects on charging situation due to driving conditions	9
1.3.4 Estimation method of capacitance of BSC	13
1.3.5 Design for current limiting resistor	13
1.3.6 Note for designing the bootstrap circuit.....	15
1.4 Circuit currents in the case of other control methods	16

-End part-

Important Notice

Keep safety first in your circuit designs

Notes regarding these materials

Bootstrap Circuit Design Manual

CHAPTER 1 Bootstrap Circuit Design

1.1 Bootstrap Circuit Operation

For three phase inverter circuit driving, normally four isolated control supplies (three for P-side driving and one for N-side driving) are necessary. But using floating control supply with bootstrap circuit can reduce the number of isolated control supplies from four to one (N-side control supply).

Bootstrap circuit consists of a bootstrap diode(BSD), a bootstrap capacitor(BSC) and a current limiting resistor. (Fig.1-1) It uses the BSC as a control supply for driving P-side device such as IGBT and MOSFET. The BSC supplies gate charge when P-side device turning ON and circuit current of logic circuit on P-side driving IC. (Fig.1-2) Since a capacitor is used as substitute for isolated supply, its supply capability is limited. This floating supply driving with bootstrap circuit is suitable for small supply current products like DIIPM.

Charge consumed by driving circuit is re-charged from N-side 15V control supply to BSC via current limiting resistor and BSD when voltage of output terminal (U, V or W) goes down to GND potential in inverter operation. But there is the possibility that enough charge doesn't perform due to the conditions such as switching sequence, capacitance of BSC, current limiting resistance and so on. Deficient charge leads to low voltage of BSC and might work under voltage protection (UV). This situation makes the loss of P-side device increase by low gate voltage or stop switching. So it is necessary to consider and evaluate enough for designing bootstrap circuit.




Fig.1-1 Bootstrap Circuit Diagram




Fig.1-2 Bootstrap Circuit Diagram

Voltage of V_F that is reference voltage of BSC swings between V_{CC} and GND level. If voltage of BSC is lower than 15V when V_F becomes to GND potential, BSC is charged from 15V N-side control supply.

1.2 Initial charging

1.2.1 Initial charging procedure

In the case of applying bootstrap circuit, it is necessary to charge to the BSC initially because voltage of BSC is 0V at initial state or it may go down to the trip level of under voltage protection after long suspending period (even 1s). BSC charging is performed by turning on all N-side IGBT normally.(Fig. 1-3) When outer load (e.g. motor) is connected to DIIPM, BSC charging may be performed by turning on only one phase N-side IGBT since potential of all output terminals will go down to GND level through the wiring in the motor. But its charging efficiency might become lower due to some reason. (e.g. wiring resistance of motor) (Fig. 1-4)

There are mainly two procedures for BSC charging. One is performed by one long pulse, and another is conducted by multiple short pulses. Multi pulse method is used when there are some restriction like control supply capability, forward surge current of BSD, power rating of current limiting resistor and so on. Enough long pulse is needed for initial charge.

Bootstrap Circuit Design Manual




Fig.1-3 Initial charging root




Fig.1-4 Charging root at turning on one phase




Fig.1-5 Example of waveform by one charging pulse




Fig.1-6 Example of waveform by multiple charging pulses

1.2.2 Initial charging time

Time required for initial charge depends on capacitance of BSC, forward voltage of BSD and limiting resistance. Charge is performed with time constant that is roughly calculated from capacitance of BSC and limiting resistance.

Example of calculated charging waveform is described in Fig.1-7. Sample: Super mini DIIPM Ver.5 PS219B2 (5A/600V, BSD and limiting resistor(100Ω) are integrated), Condition: BSC=22μF or 100μF, V_D=15V




Fig.1-7 Example of initial charging

As above figure, voltage of BSC doesn't saturate (about 60%) by charging up to time constant (e.g. $\tau=C \times R=22\mu\text{F} \times 100\Omega=2.2\text{ms}$). For saturated charge, about sixfold period of time constant will be needed. Saturated voltage doesn't reach to the control voltage V_D. It will become about 1.2V lower than control supply voltage (typ. 15V) due to voltage drops of N-side IGBT (V_{CE(sat)}) and BSD (V_F) which are in charging path. Refer Fig.1-3

Bootstrap Circuit Design Manual

Initial charging needs to be performed until voltage of BSC exceeds recommended minimum supply voltage 13V. (It is recommended to charge as high as possible with consideration for voltage drop between the end of charging and start of inverter operation.)

After BSC was charged, it is recommended to input one ON pulse to the P-side input for reset of internal IC state before starting system. Necessary width is allowable minimum input pulse width PWIN(on) or more. (e.g. 0.7μs or more for Super mini DIP Ver.5 PS219B2. Refer the datasheet for each product.)

1.2.3 Voltage drop while suspending operation

Voltage of BSC also drops gradually due to circuit current of control IC while suspending operation. Its drop rate will be estimated by the calculation from capacitance C of BSC and steady circuit current I_{DB} of P-side control IC (e.g. maximum 0.1mA for Super mini DIP Ver.5 PS219B2. It is different by products. Refer the datasheet for each product.)

$$\text{Voltage drop } \Delta V = I_{DB} \times t / C \text{ (t: discharging time)}$$

When stopped state continues for long time and V_{DB} drops below 13V (=recommended minimum control voltage for V_{DB}), it is necessary to recharge to BSC before starting operation. Example of voltage drop calculation for Super mini DIP Ver.5 is shown in Fig.1-8. Conditions: Initial voltage of BSC=15V, Circuit current I_{DB}=0.1mA, BSC=22 and 100μF




Fig.1-8 Example of voltage drop of BSC in suspended time

When stopped state continues over 0.44s in the case of 22μF, recharging will be required before restart. If it continues over 0.7s, V_{DB} will drop below 12V and under voltage protection may work. This example is the calculation result. It is necessary to evaluate in the real system finally.

Bootstrap Circuit Design Manual

1.3 Charging in operation

1.3.1 Basic charging scheme

Charge of bootstrap capacitor (BSC), which was consumed by circuit current (e.g. gate charge for P-side IGBT) in the inverter operation by PWM signal like three phase modulation sine wave control, is recharged through bootstrap diode (BSD) when voltage potential V_{FB} of VFB terminal becomes lower than 15V control supply due to the output terminal (e.g. U,V,W) drops to about GND level in the case of N-side IGBT turning on period or free whiling period after P-side IGBT turning off.

But practically the charge current starts flowing when voltage potential V_{FB} is about 0.6V lower than N-side control supply 15V because BSD needs to turn on. (Fig. 1-9, 10)




Fig.1-9 Charging situation




Fig.1-10 Charge current with limiting resistor

Because potential of output terminal varies depending on the direction of motor current flow or the device IGBT or FWDi of N-side into which the current flows, voltage potential V_{FB} also varies. So BSC is not always charged when IGBT or FWDi of N-side turns on. Charging situation is explained below.

There are below two modes of charging situation in inverter operation.

- Mode 1: Free wheeling situation of N-side FWDi after P-side turning off
- Mode 2: Current flowing situation into N-side IGBT

Current flows chart at both modes is illustrated in Fig.1-11. Charge mode is decided by output current direction. (Fig.1-12)

Bootstrap Circuit Design Manual




Fig.1-11 Charging mode in the case that currents flows from U to V phase





Fig.1-12 Relation between output current waveform and charging mode

The potential voltage of output terminal (i.e. reference voltage of BSC) depends on forward voltage $V_{EC}(i)$ at mode1 or saturation voltage of IGBT $V_{CEsat}(i)$ and voltage drop by shunt resistor $R \times i$ at mode2 as below.

- Mode 1: Voltage of output terminal=GND potential (0V) - $V_{EC}(i)$ <0V
- Mode 2: Voltage of output terminal=GND potential (0V) + $V_{CEsat}(i)$ + $R \times i$ >0V

Because V_{DB} (voltage by charge stored in BSC) goes by voltage of output terminal, voltage potential V_{BSC} of BSC becomes as below. (Refer Fig. 1-13 too.)

- Mode 1 : $V_{FB} = V_{DB} - V_{EC}(i)$
- Mode 2 : $V_{FB} = V_{DB} + V_{CEsat}(i) + R \times i$



V_{FB} : Voltage potential of VFB terminal based on GND level V_{DB} : Charged voltage in BSC

Fig.1-13 Difference of potential V_{BSC} due to charging modes

Bootstrap Circuit Design Manual

When voltage difference between control supply voltage 15V and V_{FB} becomes to about 0.6V or larger, BSD turns on and charge currents starts flowing. So V_{DB} voltage, at which BSC can start to be charged, is calculated by below.

$$\begin{aligned} \text{Mode 1 : } & 15 - V_{FB} \geq 0.6 \\ & 15 + V_{EC(i)} - 0.6 \geq V_{DB} \\ \text{Mode 2 : } & 15 - V_{FB} \geq 0.6 \\ & 15 - V_{CEsat(i)} - R \times i - 0.6 \geq V_{DB} \end{aligned}$$

For example, in the case of Super mini DIIPM Ver.5 PS219B2 (5A/600V) at about 0A and 5A current, maximum V_{DB} (voltage by charge stored in BSC), at which BSC can start to be charged, is roughly estimated at each modes as below.


Conditions: At $i=5A$, $V_{EC}=1.7V$, $V_{CE(sat)}=1.5V$ and Shunt resistance= $50m\Omega$
 At $i\approx 0A$, $V_{EC}=0.6V$, $V_{CE(sat)}=0.6V$ and Shunt resistance= $50m\Omega$
 (But voltage drop by shunt resistor can be ignored because current is almost 0.)

Table 1-1 Estimated maximum V_{DB} (Charge starts when V_{DB} drops to this value.)

	$i=5A$	$i\approx 0A$
Mode 1	16.1V	15.0V
Mode 2	12.65V	13.8V

It is recognized from this table that charging at mode 1 condition can start at higher V_{DB} than one at mode 2. (i.e. It is necessary to drop V_{DB} more for starting charge at mode 2 condition.) Since BSC can start to be charged under this maximum voltage, it also means the maximum charged voltage by bootstrap circuit depends on output current and characteristics of power chips like IGBT, MOSFET and FWDi.

Calculated charge starting voltage is described in Fig. 1-14 on the condition of AC currents (peak current 5A and 0.5A, frequency 60Hz) and PS219B2. It can be confirmed that the voltage depends on output current.



$I_o=5A$ peak

$I_o=0.5A$ peak

Fig.1-14 Estimated charge starting voltage ($f_o=60Hz$)

1.3.2 Charging scheme in the three phase modulation sine wave control operation

This section explains the detail of charging scheme in the case of three phase modulation sine wave control.

Fig. 1-15 is V_{DB} and output current waveforms of Super mini DIIPM Ver.5 PS219B2 (5A/600V) on the real operation with below conditions.

Conditions: $V_D=15V$, $f_c=15kHz$, $I_o=5A$ (peak), $f_o=60Hz$, $BSC=4.7\mu F$, integrated BSD and current limiting resistor (100 Ω), three phase modulation sine wave PWM control

At this example, BSC takes smaller value purposely for easy confirmation of voltage drop behavior of BSC in real operation.

From this figure, it can be confirmed that charging was only performed at mode1 period (current is positive) and discharging continued for mode2 period (current is negative).

Fig.1-16 is that V_{DB} (voltage of BSC) waveform was overlapped on the Fig.1-14 at 5A.

Bootstrap Circuit Design Manual




Fig.1-15 Example waveform in charging




Fig.1-16 Charging situation

Fig. 1-16 suggests that BSC can be charged at positive current period (Mode 1) but for negative current period, it cannot be charged because voltage of BSC V_{DB} is higher than charge starting voltage. So **BSC will be almost charged in Mode 1 region (Positive current and free wheeling to N-side FWDi)** except for particular condition like quite small BSC capacitance. Here there are the not-charged periods despite V_{DB} is lower than charge starting voltage. (part A & B in Fig.1-16) The reasons are estimated as below.

At part A, the voltage difference between voltage of BSC V_{DB} and charge starting voltage becomes smaller (i.e. the voltage applied to BSD becomes small), hence charging current that flows into BSC also decreases. It leads to V_{DB} drop because discharge amount exceeds charge amount.

At part B, the voltage difference between voltage of BSC V_{DB} and charge starting voltage is enough large, so charging current that flows into BSC enough large. But charging time is quit short because ON duty of N-side FWDi (=OFF duty of P-side IGBT) is almost 0 in this moment. It leads to small charge amount per one switching operation.

So efficiency of charge is also **affected by duty of PWM control signal (i.e. power factor (phase delay between current and voltage) and modulation rate)**. (Fig.1-17)




Fig.1-17 Effect on charging due to the phase difference between PWM signal and current

Charging to BSC is also affected by other inverter driving conditions. From here effects on charging situation due to driving condition by three phase modulation sine wave control are explained with simulation waveforms.

Bootstrap Circuit Design Manual

1.3.3 Effects on charging situation due to driving conditions

To consider effects on charging situation by driving conditions, the results of simulation of V_{DB} with various conditions are described as below. Those conditions are

[Common conditions]

IPM: Super mini DIIPM Ver.5 PS219B2 (5A/600V), BSC=4.7 μ F, I_o =5A(peak), f_c =15kHz, f_o =20Hz, P.F=0.8, Modulation rate=0.7, V_D =15V, Shunt resistance 50m Ω , three phase modulation sine wave control

[Comparative conditions] (Common conditions are used if not otherwise noted.)

- (1) Output frequency : f_o =20Hz, 60Hz and 120Hz
- (2) Carrier frequency : f_c =15kHz and 5kHz
- (3) Capacitance of BSC : BSC=1 μ F, 4.7 μ F and 22 μ F
- (4) Output current : I_o =5A peak and 2A peak (f_o =60Hz and 20Hz)

(1) Comparison of output frequency: f_o =20Hz, 60Hz and 120Hz

The results of simulation with three conditions of output frequency are charted in Fig.1-18, 19 and 20. At 20Hz, time of one cycle becomes long and the period of Mode 2, at which charging is not performed easily, becomes long too. Then voltage V_{DB} drops to under 13V: recommended minimum control voltage for V_{DB} of DIIPM. (In this case charging at Mode 2 is performed partly because V_{DB} drops excessively. part A in Fig.1-19)

On the other hand at 120Hz, time of one cycle is short, so V_{DB} drop becomes small. But charging time at Mode 1 becomes short in parallel. Then maximum charged voltage is lower than one at 20Hz. But the ripple of voltage becomes smaller than one at 20Hz.

If there is the low output frequency operation in your system and capacitance of BSC isn't suitable value, there is the possibility of increasing loss or system stop by working under voltage protection due to excessive drop of V_{DB} . It is necessary to evaluate well when designing circuit.




Fig.1-18 f_o =60Hz




Fig.1-19 f_o =20Hz




Fig.1-20 f_o =120Hz

Bootstrap Circuit Design Manual

(2) Comparison of carrier frequency: $f_c=15\text{kHz}$ and 5kHz

The results of simulation with two conditions of carrier frequency are charted in Fig.1-21 and 22. When carrier frequency increases, amount of gate charge (circuit current) increases according to frequency. Then voltage drop of BSC also increases depending on carrier frequency f_c . So **it is necessary to increase the capacitance of BSC generally in the case of high frequency operation.**




Fig.1-21 $f_c=15\text{kHz}$




Fig.1-22 $f_c=5\text{kHz}$

Typical circuit current vs. carrier frequency characteristics of Super mini DIIPM Ver.5 PS219B2 (5A/600V), which is used to above simulations, is charted in Fig.1-23. It indicates circuit current is large at high frequency.

Since circuit current increases according to amount of gate charge, the high current rating products (i.e. they have large gate capacitance) generally consume larger circuit current and it is necessary to consider the capacitance of BSC.

This circuit current vs. carrier frequency characteristics is prepared for all DIIPM series. Please refer the application note for each product.

Conditions: $V_D=V_{DB}=15\text{V}$, $T_j=125^\circ\text{C}$, IGBT ON Duty=10, 30, 50, 70, 90%




Fig.1-23 Circuit current I_{DB} vs. carrier frequency characteristics for PS219B2 (Typical data)

Bootstrap Circuit Design Manual

(3) Comparison of capacitance of BSC: BSC=1 μ F, 4.7 μ F and 22 μ F

The results of simulation with three conditions of capacitance of BSC are charted in Fig.1-24~1-26. When capacitance of BSC is quite small, voltage drop of BSC increases considerably. Then the lower limit voltage of V_{DB} drops extremely and its ripple voltage becomes larger. For DIIPM recommended value of V_{DB} ripple is within 2Vp-p.




Fig.1-24 BSC=4.7 μ F




Fig.1-25 BSC=1.0 μ F




Fig.1-26 BSC=22 μ F

Bootstrap Circuit Design Manual

(4) Comparison of output current: $I_o=5A$ peak and $2A$ peak ($f_o=60Hz$ and $20Hz$)

The results of simulation with four conditions of output current are charted in Fig.1-27~1-30. As described above section 1.3.1, charge starting voltage changes depending on output current. When output current is small, charge starting voltage drops at Mode 1 region (positive current area) and rise at Mode 2 region (negative current area). So upper and lower limit of voltage of BSC change according to it. At low current condition, maximum charged voltage will drop. (Fig.1-27 and 1-28) In the case of the condition, on which there is charging at Mode 2, minimum voltage will rise since charge starting voltage rises and charging becomes easily. (Fig.1-29 and 1-30)




Fig.1-27 $I_o=5A$ peak, $f_o=60Hz$




Fig.1-28 $I_o=2A$ peak, $f_o=60Hz$




Fig.1-29 $I_o=5A$ peak, $f_o=20Hz$




Fig.1-30 $I_o=2A$ peak, $f_o=20Hz$

As mentioned above (1)~(4), charging state of BSC changes according to ever-changing condition. Except for capacitance of BSC, the conditions on which charging state is affected especially are

- Output frequency f_o
- Carrier frequency f_c

It is necessary to conduct enough confirmation and evaluation at system design stage since charging state is also affected by other conditions such as PWM control method (e.g. two phase modulation sine wave control), power factor, modulation, characteristics of BSC (e.g. tolerance of capacitance, temperature, DC bias and life time) and IGBT.

Above all simulations are performed with condition of control supply $V_D=15V$. **If V_D varies and drops to 14V, it leads to one voltage down of all above results of V_{DB} directly.** So the consideration of variation of control supply V_D is also important.

Bootstrap Circuit Design Manual

1.3.4 Estimation method of capacitance of BSC

Because charging state of BSC changes according to ever-changing condition, it is uneasy to estimate absolute value of V_{DB} (voltage of BSC). But the variation (ripple) of V_{DB} can be roughly estimated under the conditions without charging at Mode 2. In this section, the estimation method of ripple voltage of V_{DB} under the condition in Fig.1-16 is explained.

Conditions: $V_D=15V$, $f_c=15kHz$, $I_o=5A$ (peak), $f_o=60Hz$, $BSC=4.7\mu F$, three phase modulation sine wave control

The waveform on the conditions is charted in Fig.1-31. As mentioned above, charge is performed for period of positive current basically. Its voltage drop time is about 60% of output current cycle. The voltage drop for this period equals to the ripple voltage on this condition.

The ripple voltage can be estimated from circuit current for the dropping time and capacitance of BSC.

$$\text{Voltage drop } \Delta V = \frac{\text{Consumed charge for the dropping period}}{\text{Capacitance of BSC}}$$




Fig.1-31 Charging waveform

Consumed charge is calculated as below.

$$\text{Consumed charge} = \text{Circuit current} \times \text{output current cycle} \times 60\%$$

Circuit current can be obtained from above circuit current I_{DB} vs. carrier frequency characteristics. (Fig.1-23) So the ripple voltage under the conditions is estimated from

$$\text{Voltage drop } \Delta V = 610\mu A \times 16.6ms \times 60\% / 4.7\mu F = 1.3V$$

Recommended value of V_{DB} ripple is within 2Vp-p for DIIPM. When designing capacitance of BSC, it is necessary to consider various conditions such as using condition, tolerance of capacitance, change of capacitance due to temperature characteristics, DC bias and life time, tolerance of circuit current and so on. And also minimum voltage of BSC in the operation should keep above 13V that is recommended minimum control supply voltage for V_{DB} . For example, two or three times of capacitance that makes 1V voltage drop under the typical conditions will become rough standard. In the above case when typ. $5.6\mu F$ capacitor is used, its typical ripple voltage becomes 1V. So above $10\mu F \sim 15\mu F$, which is two or three times of $5.6\mu F$, will be target value.

This estimation is rough method only as guide in the case of three phase modulation sine wave control. There is a possibility that drop time (60%) may be extended more. And it may be necessary to increase the capacitance due to the characteristics of BSC. So enough evaluation in real system is needed finally.

1.3.5 Design for current limiting resistor

It is necessary to design current limiting resistor depending on current supply capability of 15V control supply, forward surge current of BSD, power rating of current limiting resistor in the initial charging state. This resistor also affects charge efficiency in inverter operation.

Since charge current depends on the voltage difference between control supply 15V and V_{DB} (voltage of BSC) as described in I-V curve of forward voltage of BSD + voltage drop by limiting resistor (Fig.1-32), V_{DB} should rise and fall in response to voltage drop by limiting resistor for getting same charge current when limiting resistance is changed.

When limiting resistance is increased, it will lead to voltage drop of BSC and it is important to evaluate well under the assumed worst-case condition for confirming excessive voltage drop doesn't occur.

Estimated comparison result of V_{DB} between typical limiting resistance (100Ω) integrated in Super mini DIIPM Ver.5 PS219B2 and the case that it is changed to 50Ω temporarily are described in Fig.1-33 and 1-34. It indicates V_{DB} at 50Ω is higher than one at 100Ω . (Limiting resistance cannot be changed in practice in the case of DIIPM that integrates BSD.)

Bootstrap Circuit Design Manual





Fig.1-32 Difference of charge current characteristics due to limiting resistance



[Conditions] BSC=4.7 μ F, I_o =5A(peak), f_c =15kHz, f_o =20Hz, P.F=0.8, Modulation rate=0.7, V_D =15V, Shunt resistance=50m Ω , three phase modulation sine wave control, Limiting resistance 100 Ω and 50 Ω

Fig.1-33 limiting resistance 100 Ω




Fig.1-34 limiting resistance 50 Ω

When charge current increases more due to limiting resistance, the impact to voltage of BSC becomes bigger. So larger current rating product is further affected since it has larger gate charge (circuit current) generally. (Especially It is necessary to pay attention in the case of development of series with same PCB.)

As mentioned above section, it is necessary to consider and evaluate under the various operating conditions and design to keep minimum voltage of BSC in the operation above recommended minimum control supply voltage 13V for V_{DB} .

Bootstrap Circuit Design Manual

1.3.6 Note for designing the bootstrap circuit

When each device for bootstrap circuit is designed, it is necessary to consider various conditions such as temperature characteristics, change by lifetime, variation and so on. Note for designing these devices are listed as below.

(1) Bootstrap capacitor

Electrolytic capacitors are used for BSC generally. And recently ceramic capacitors with large capacitance are also applied. But DC bias characteristic of the ceramic capacitor when applying DC voltage is considerably different from that of electrolytic capacitor. (Especially large capacitance type) **In the case of some ceramic capacitor its capacitance drops to about 30% of rating capacitance when applying DC 15V.**

Some differences of capacitance characteristics between electrolytic and ceramic capacitors are listed in Table 1-2.

Table 1-2 Differences of capacitance characteristics between electrolytic and ceramic capacitors

	Electrolytic capacitor	Ceramic capacitor (large capacitance type)
Temperature characteristics (Ta:-20~ 85°C)	<ul style="list-style-type: none"> Aluminum type: Low temp.: -10% High temp: +10% Conductive polymer aluminum solid type: Low temp.: -5% High temp: +10% 	Different due to temp. characteristics rank Low temp.: -5%~0% High temp.: -5%~-10% (in the case of B,X5R,X7R ranks)
DC bias characteristics (Applying DC15V)	Nothing within rating voltage	Different due to temp. characteristics, rating voltage, package size and so on -70%~-15%

DC bias characteristic of electrolytic capacitor is not matter. But it is necessary to note ripple capability by repetitive charge and discharge, life time which is greatly affected by ambient temperature and so on. Above characteristics are just example data which are obtained from the WEB, please refer to the capacitor manufacturers about detailed characteristics.

(2) Bootstrap diode

It is recommended for BSD to have same or higher blocking voltage with collector-emitter voltage V_{CES} of IGBT in DIIPM. (i.e. 600V or more is needed in the case of 600V DIIPM.) And its recovery time t_{rr} should be less than 100ns. (Fast recovery type)

Also **it is highly recommended to apply the high quality product such as small variations of blocking voltage.** If BSD broke by impressed overvoltage and shorted, it leads to the control ICs over voltage destruction because DC-link voltage (V_{cc}) is impressed upon low voltage area of control ICs. Then DIIPM will lose various functions like protection and gate driving and it may lead to serious system destruction.

(3) Current limiting resistor

When designing limiting resistor, it is important to note its power rating, surge withstand capability (there is the possibility that surge may be impressed on the resistor when switching ON or OFF timing) and so on. Especially if small chip type resistor is applied, it is recommended to select anti-surge designed type. For detailed information, please refer to the resistor manufacturer.

Bootstrap Circuit Design Manual

1.4 Circuit currents in the case of other control methods

P-side driving circuit current that applies bootstrap circuit varies according to the control method. Above Fig.1-23 described the circuit current in the case of three phase modulation sine wave control (always switching). In this section approximation method of circuit current in the case of two phase modulation sine wave control and 120 degree conduction square wave control will be explained.

Circuit current I_{DB} vs. carrier frequency characteristics for PS219B2 (Typical data) described in Fig.1-23 is re-described in Fig.1-35. (Condition: ON duty 50% only, Frequency range is outspread from 1kHz to 0Hz.)




Fig.1-35 Circuit current I_{DB} vs. carrier frequency characteristics for PS219B2 (Typical data)

Circuit current at each frequency consists of the steady current and the current due to gate charge operation. Circuit current at 0 Hz is the steady consumption current which is consumed at IC regardless whether with or without switching. At over 0Hz, sum of steady consumption current at 0Hz and consumption current due to gate charge operation by switching becomes total circuit current. To estimate circuit current in the case of two phase modulation sine wave control, which has each 60 degree period of continuous ON and OFF state and 120 degree conduction square wave control (P-side chopping), the difference between three phase modulation control and these two control method is described in Fig.1-36.




Fig.1-36 Difference of switching state due to control method

As indicated by this figure, the difference of circuit current between these three methods equals to the difference of switching times. Switching times at the case of two phase modulation becomes two-thirds times at three phase modulation and switching times at 120 degree conduction becomes one-thirds at three phase modulation. So each circuit current is sum of steady consumption current and two-thirds or one thirds of switching current respectively in Fig.1-35. The calculated result of circuit currents at each control method is charted in Fig.1-37.




Fig.1-37 Circuit current I_{DB} vs. carrier frequency characteristics at each control method (Estimated data)

Bootstrap Circuit Design Manual

Example of calculated results of charging state at three phase modulation and two phase modulation are described in Fig.1-38~41.

Conditions:

IPM: Super mini DIIPM Ver.5 PS219B2, BSC=4.7μF, $I_o=5A(\text{peak})$, $f_c=15\text{kHz}$ and 5kHz , $f_o=60\text{Hz}$, P.F=0.8, Modulation rate=0.7, $V_D=15\text{V}$, Shunt resistance $50\text{m}\Omega$, three phase or two phase modulation sine wave control




Fig.1-38 Three phase modulation $f_c=15\text{kHz}$




Fig.1-39 Three phase modulation $f_c=5\text{kHz}$




Fig.1-40 Two phase modulation $f_c=15\text{kHz}$




Fig.1-41 Two phase modulation $f_c=5\text{kHz}$

In the case of two phase modulation control, since gate charging isn't performed and voltage drop depends on steady consumption current for continuous OFF period, voltage drop rate becomes low. On the other hand, charging isn't performed for continuous ON period in the positive current region which charging will be normally performed well in. (Charging efficiency will go down.) But in this result, since total circuit current in the case of two phase modulation control was smaller than one at three phase modulation, absolute and ripple voltage became little better.

Important Notice

The information contained in this datasheet shall in no event be regarded as a guarantee of conditions or characteristics. This product has to be used within its specified maximum ratings, and is subject to customer's compliance with any applicable legal requirement, norms and standards.

Except as otherwise explicitly approved by Mitsubishi Electric Corporation in a written document signed by authorized representatives of Mitsubishi Electric Corporation, our products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

In usage of power semiconductor, there is always the possibility that trouble may occur with them by the reliability lifetime such as Power Cycle, Thermal Cycle or others, or when used under special circumstances (e.g. condensation, high humidity, dusty, salty, highlands, environment with lots of organic matter / corrosive gas / explosive gas, or situations which terminals of semiconductor products receive strong mechanical stress). Therefore, please pay sufficient attention to such circumstances. Further, depending on the technical requirements, our semiconductor products may contain environmental regulation substances, etc. If there is necessity of detailed confirmation, please contact our nearest sales branch or distributor.

The contents or data contained in this datasheet are exclusively intended for technically trained staff. Customer's technical departments should take responsibility to evaluate the suitability of Mitsubishi Electric Corporation product for the intended application and the completeness of the product data with respect to such application. In the customer's research and development, please evaluate it not only with a single semiconductor product but also in the entire system, and judge whether it's applicable. As required, pay close attention to the safety design by installing appropriate fuse or circuit breaker between a power supply and semiconductor products to prevent secondary damage. Please also pay attention to the application note and the related technical information.

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi Electric Semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Electric Semiconductor home page (<http://www.MitsubishiElectric.com/semiconductors/>).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or re-export contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Semiconductor product distributor for further details on these materials or the products contained therein.

The company names and the product names described herein are the trademarks or registered trademarks of the respective companies.

© MITSUBISHI ELECTRIC CORPORATION. ALL RIGHTS RESERVED.
DIIPM and CSTBT are trademarks of MITSUBISHI ELECTRIC CORPORATION.