# SGS-THOMSON MK48S74(N,X)-20/22/25 MICROELECTRONICS MK48S75(N)-20/22/25

# 64K (8K x 8-BIT) FAST CMOS TAGRAM<sup>™</sup>


ADVANCE DATA

- 8K x 8 CMOS SRAM WITH ONBOARD COM-PARATOR
- ADDRESS TO COMPARE ACCESS 20/22/25ns
- FAST CHIP SELECT TO COMPARE ACCESS 15ns
- MATCH OUTPUT WITH FAST TAG DATA TO COMPARE ACCESS OF 12/15ns (max.)
- STATIC OPERATION NO CLOCKS OR TIMING STROBES REQUIRED
- ALL INPUTS AND OUTPUTS ARE FULLY TTL COMPATIBLE
- FULL CMOS FOR LOW POWER OPERATION
- OPEN DRAIN MATCH OUTPUT
- THREE-STATE OUTPUT
- 28 PIN 300/600 MIL DIP (MK48S74N/75N)
- 28 PIN 330 MIL SOJ (MK48X74S)
- HIGH SPEED ASYNCHRONOUS RAM CLEAR

#### DESCRIPTION

The MK48S74/75 are a 65,636-bit fast static cache TAGRAM organized as 8K x 8 bits. It is fabricated using SGS-THOMSON Microelectronics low power, high performance, CMOS technology. The MK48S74/75 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. The device requires a single + 5V  $\pm$  10 percent supply, and is fully TTL compatible.

The MK48S74/75 has a fast Chip Select control for high speed operation to Match Compare valid, and device select/deselect operations. Additionally, the MK48S74/75 provides a Reset Clear, and Match compare pin. The Reset Clear input provides an asynchronous RAM clear control which clears all internal RAM bits to zero in only two cycles. The MATCH output features an open-drain for wired OR operation. During a match compare cycle, an onboard 8-bit comparator compares the Data Inputs (8-bit TAG) at the specified address index (A<sub>0</sub>-A<sub>12</sub>) to the internal RAM data. If a match exists, the MATCH output issues a HIGH match valid signal. If a miss condition exists, where at least one bit of TAG data does not match the internal RAM, then the MATCH output issues a LOW miss signal.





			Plastic DIP SOJ			
RS	1	C		]_	28	Voc
A 12	5	Ε		þ	27	W
A 7	3	Γ		þ	26	MATCH
A 6	4	C		þ	25	AB
A <sub>5</sub>	5	C		Þ	24	Ag
A.4	6	С		þ	23	A 11
Α3	7	С	MK48S74	þ	22	G
A 2	8	Γ	MK48S75	þ	21	A 10
A 1	9	Γ			20	S
A o	10	С		Þ	19	DQ7
DOO	11	С		Þ	18	DQ <sub>6</sub>
DQ1	12	С		þ	17	DQ5
DQ2	13	C		Þ	16	DQ4
Ves	14	Γ		Þ	15	DQ3
				_		

#### **PIN NAMES**

A0 - A12	- Address Inputs
DQ0 - DQ7	- Data Input/output
Ŝ	- Chip Select
W	- Write Enable
G	- Output Enable
Vcc	– + 5V
Vss	- Ground
RS	Reset Flash Clear
MATCH	Match Output

#### October 1989

# **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Value	Unit
Voltage on any Pin Relative to GND	- 1.0 to 7.0	V
Ambient Operating Temperature (T <sub>A</sub> )	0 to + 70	°C
Ambient Storage Temperature (plastic)	- 55 to + 125	°C
Ambient Storage Temperature (ceramic)	- 65 to + 150	°C
Total Device Power Dissipation	1	Watt
Output Current per Pin	50	mA

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

#### TRUTH TABLE (MK48SH74/75)

W	S	G	RS	Mode	DQ	Match
Х	Х	Х	L	Reset Clear	High-Z	High-Z
Х	н	Х	н	Deselect	High-Z	High-Z
н	L	Н	н	Miss-NOmatch	D <sub>IN</sub>	Low
н	L	Н	н	Match	D <sub>IN</sub>	High-Z
Н	L	L	н	Read	Q <sub>OUT</sub>	High-Z
L	L	Х	н	Write	D <sub>IN</sub>	High-Z

# **RECOMMENDED DC OPERATING CONDITIONS** ( $0^{\circ}C \le T_A \le + 70^{\circ}C$ )

Symbol	Parameter		Unit	Notes		
Symbol	r brameter	Min.	Тур.	Max.	onne	Hores
Vcc	Supply Voltage	4.5	5.0	5.5	V	4
Vss	Supply Voltage	0	0	0	V	4
VIH	Logic 1 Voltage, all Inputs	2.2		V <sub>CC</sub> + 0.3	V	4
VIL	Logic 0 Voltage, all Inputs	- 0.3		0.8	V	4

# DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_A \le + 70^{\circ}C) (V_{CC} = 5.0 \pm 10 \text{ percent})$ 

Symbol	Parameter		Value	Unit	Notes	
Symbol	Falameter	Min.	Тур.	Max.	Onit	Notes
I <sub>CC1</sub>	Average Power Supply Current f = min Cycle			150	mA	5
l <sub>CC2</sub>	Average Power Supply Current f = 0			110	mA	6
I <sub>IL</sub>	Input Leakage Current (any input pin)	- 1		+ 1	μA	7
lo.	Output Leakage Current (any Q output pin)	- 5		+ 5	μA	8
V <sub>OH</sub>	Output Logic 1 Voltage (I <sub>OUT</sub> = - 4mA)	2.4			V	4
VOL	Output Logic 0 Voltage (I <sub>OUT</sub> = + 8mA)			0.4	V	4
VOL	Match Output Logic 0 Voltage (I <sub>OUT</sub> = 18mA)			0.4	V	4



# **CAPACITANCE** ( $T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$ )

Symbol	Parameter		Unit	Notes		
	r arameter	Min.	Тур.	Max.	Jint	notes
C <sub>1</sub>	Capacitance on Input Pins	4		5	pF	9
C <sub>2</sub>	Capacitance on DQ Pins	8		10	ρF	9

Notes : 1. Measured with load shown in figure 2(A).

2. Measured with load shown in figure 2(B).

3. Measured with load shown in figure 2(C).

4. All voltages referenced to GND.

5. Icct is measured as the average AC current with Vcc = Vcc (max) and with the outputs open circuit. tavav = tavav (min) duty cycle 100%.

6. Icc2 is measured with outputs open circuit.


7. Input leakage current specifications are valid for all V<sub>IN</sub> such that  $0V < V_{IN} < V_{CC}$ . Measured at  $V_{CC} = V_{CC}$  (max). 8. Output leakage current specifications are valid for all  $V_{OUT}$  such that  $0V < V_{OUT} < V_{CC}$ , S = V<sub>IN</sub>, and V<sub>CC</sub> in valid

operating range.

# AC TEST CONDITIONS

Input Levels	GND to 3.0V
Transition Times	5ns
Input and Output Signal Timing Reference Level	1.5V
Ambient Temperature	0°C to 70°C
V <sub>CC</sub>	5.0V ± 10 percent

#### Figure 2 : Output Load Circuits.



# OPERATIONS

#### READ MODE

The MK48S74/75 are in the read mode whenever Write Enable ( $\overline{W}$ ) is HIGH with Output Enable ( $\overline{G}$ ) LOW, and Chip Select ( $\overline{S}$ ) is active. This provides access to data from eight of 65,536 locations in the static memory array. The unique address specified by the 13 Address Inputs defines which one of the 8192 8-bit bytes is to be accessed.

Figure 3a : Read Timing N°1 (address access).

Valid data will be available at the eight Output pins within t<sub>AVQV</sub> after the last stable address, providing  $\overline{G}$  is LOW, and  $\overline{S}$  is LOW. If Chip Select or Output Enable access times are not met, data access will be measured from the limiting parameter (t<sub>SLQV</sub> or t<sub>GLQV</sub>) rather than the address. The state of the DQ pins is controlled by the  $\overline{S}$ ,  $\overline{G}$ , and  $\overline{W}$  control signals. Data out may be indeterminate at t<sub>SLQX</sub> and t<sub>GLQX</sub>, but data lines will always be valid at t<sub>AVQV</sub>.





Figure 3b : Read Timing N°2 ( $\overline{W} = V_{IH}$ ).





# AC ELECTRICAL CHARACTERISTICS (read cycle timing)

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) (V_{CC} = 5.0 \pm 10\%)$ 

Sym	bols	Parameter	-	20	-	22	-	25	Unit	Notes
ALT.	STD.	Falameter	Min.	Max.	Min.	Max.	Min.	Max.	Onn	Notes
t <sub>RC</sub>	t <sub>AVAV</sub>	Read Cycle Time	20		25		25		ns	
t <sub>AA</sub>	tavov	Address Access Time		20		25		25	ns	1
1 <sub>CSA</sub>	tSLQV	Chip Select Access Time		15		15		15	ns	
t <sub>OEA</sub>	tGLQV	Output Enable Access Time		10		12		15	ns	1
1 <sub>CSL</sub>	<sup>1</sup> SLOX	Chip Select to Output Low-Z	0		0		0		ns	
t <sub>OEL</sub>	t <sub>GLQX</sub>	Output Enable to Low-Z	0		0		0		ns	
lcsz	t <sub>SHQZ</sub>	Chip Select to High-Z	0	10	0	10	0	10	ns	
t <sub>OEZ</sub>	IGHQZ	Output Enable to High-Z		10		12		15	ns	2
tон	taxox	Output Hold from Address Change	3		3		3		ns	1

# MK48S74/75-(N,X)-20/22/25


# WRITE MODE

The MK48S74/75 is in the Write mode whenever the  $\overline{W}$  and  $\overline{S}$  pins are LOW. Chip Select or  $\overline{W}$  must be inactive during Address transitions. The Write begins with the concurrence of Chip Select being active with  $\overline{W}$  LOW. Therefore address setup times are referenced to Write Enable and Chip Select as tavwel, and tavsel, and is determined to the latter occurring


edge. The Write cycle can be terminated by the earlier rising edge of  $\overline{S}$  or  $\overline{W}$ .

If the Output is enabled ( $\overline{S} = LOW$ ,  $\overline{G} = LOW$ ), then  $\overline{W}$  will return the outputs to high impedance within  $t_{WLOZ}$  of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data-in must be valid for  $t_{DVWH}$  to the rising edge of Write Enable, or to the rising edge of  $\overline{S}$ , whichever occurs first, and remain valid  $t_{WHOX}$  after the rising edge of  $\overline{S}$  or  $\overline{W}$ .





# Figure 4b : Write Timing N°2 (S control).



# AC ELECTRICAL CHARACTERISTICS (write cycle timing)

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) (V_{CC} = 5.0 \pm 10\%)$ 

Sym	bols	Parameter	-	20	-	22	-	25	Unit	Notes
ALT.	STD.	Falanteter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	notes
<sup>t</sup> wc	<b>t</b> AVAV	Write Cycle Time	20		25		25		ns	
tas	t <sub>avwl</sub>	Address Set-up Time to Write Enable Low	0		0		0		ns	
tas	<b>L</b> AVSL	Address Set-up Time to Chip Select	0		0		0		ns	
t <sub>AW</sub>	LAVWH	Address Valid to End of Write	15		20		20		ns	
<b>WEW</b>	<b>L</b> WLWH	Write Pulse Width	15		20		20		ns	
t <sub>AH</sub>	\$WHAX	Address Hold Time after End of Write	0		0		0		ns	
l <sub>csw</sub>	1 <sub>SLSH</sub>	Chip Select to End of Write	15		20		20		ns	
twn	ISHAX	Write Recovery Time to Chip Deselect	0		0		0		ns	
tow	LOVWH	Data Valid to End of Write	10		13		30		ns	
t <sub>DH</sub>	t <sub>WHDX</sub>	Data Hold Time	0		0		0		ns	
t <sub>WEL</sub>	lwHax	Write High to Output Low-Z (active)	0		0		0		ns	2
<b>I</b> WEZ	twLQZ	Write Enable to Output High-Z		5		7		7	ns	2



#### COMPARE MODE

The MK48S74/75 are in the Compare mode whenever W and G are HIGH provided Chip Select ( $\overline{S}$ ) is active LOW. The 13 index address inputs (A<sub>0</sub>-A<sub>12</sub>) define a unique location in the static RAM array. The data presented on the Data Inputs (DQ<sub>0</sub>-DQ<sub>7</sub>) as Tag Data is compared to the internal RAM data as specified by the index. If all bits are equal (match) then a hit condition occurs (MATCH = HIGH). When at least one bit is not equal, then MATCH will go LOW signifying a miss condition.


The MATCH output will be valid t<sub>AVMV</sub> from stable address, or t<sub>TVMV</sub> from valid Tag Data when S is LOW. Should the address be stable with valid Tag Data, and the device is deselected (S = HIGH), then MATCH will be valid t<sub>SLMV</sub> from the falling edge of Chip Select (S). When executing a write-to-compare cycle (W = LOW, and G = LOW or HIGH), MATCH will be valid t<sub>WHMV</sub> or t<sub>GHMV</sub> from the latter rising edge of W or G respectively.

# AC ELECTRICAL CHARACTERISTICS (match compare cycle timing)

Sym	bols	Parameter	-	20	-	22	-	25	Unit	Notes
ALT.	STD.	r al allieter	Min.	Max.	Min.	Max.	Min.	Max.	Onit	
t <sub>AMA</sub>	t <sub>AVMV</sub>	Address to MATCH Valid	-	20	-	22	-	25	ns	2
1 <sub>CSM</sub>	t <sub>SLMV</sub>	Chip Select to MATCH Valid	-	15	-	15	-	15	ns	2
t <sub>CSMH</sub>	t <sub>sнмн</sub>	Chip Deselect to MATCH High	-	10	-	12	-	12	ns	2
t <sub>dma</sub>	t <sub>TVMV</sub>	Tag Data to MATCH Valid	-	12	-	15	-	15	ns	2
toem	t <sub>GHMV</sub>	G High to MATCH Valid	-	15	-	15	-	15	ns	3
toemн	1 <sub>GLMH</sub>	G Low to MATCH High	-	10	-	12	_	12	ns	3
twem	1 <sub>₩HMV</sub>	W High to MATCH Valid	-	15	-	15	-	20	ns	3
t <sub>WEMH</sub>	twlmh	W Low to MATCH High	-	12	-	12	-	15	ns	3
t <sub>MHA</sub>	t <sub>AHMV</sub>	MATCH Hold from Address	3	-	3	-	3	_	ns	3
t <sub>MHD</sub>	tohmv	MATCH Hold from Tag Data	0	-	0	-	0	-	ns	3

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) (V_{CC} = 5.0 \pm 10\%)$ 

#### Figure 5 : Match Compare Timing.



# RESET MODE

The MK48S74/75 allows an asynchronous reset clear whenever RS is LOW regardless of the logic state on the other input pins. Reset clears all internal RAM bits (65536 bits) to a logic zero as long as t<sub>RSL-RSH</sub> is satisfied. The state of the outputs is determi-


ned by the control logic input pins  $\overline{S}$ ,  $\overline{W}$ , and  $\overline{G}$  during reset (see truth table). The MATCH output will go HIGH t<sub>RSL-MH</sub> from the falling edge of  $\overline{RS}$ , and all inputs will not be recognized until t<sub>RSH-AV</sub> from the rising edge of reset ( $\overline{RS}$ ).

# AC ELECTRICAL CHARACTERISTICS (reset clear cycle timing)

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) (V_{CC} = 5.0 \pm 10\%)$ 

Symbols		Parameter	- 20		- 22		- 25		Unit	Notes
ALT.	STD.	ratameter	Min.	Max.	Min.	Max.	Min.	Max.		Notes
t <sub>RC</sub>	t <sub>ASC</sub>	Flash Clear Cycle Time	40		0		50		ns	
t <sub>RSX</sub>	tRSL-AX	Reset Clear (RS) to Inputs Don't Care	0		0		0		ns	
tesv	LASH-AV	RS to Inputs Valid	5		5		5		ns	
TASP	t <sub>ASL-ASH</sub>	Reset (RS) Pulse Width	35		40		40		ns	
1 <sub>RSM</sub>	t <sub>ASL-MH</sub>	Reset (RS) to MATCH High		15		15		15	ns	

#### Figure 6 : Reset Timing.






#### APPLICATION

The MK48S74/75 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. A pull-up resistor is also recommended for the RS input. This will ensure that any low going system noise, coupled onto the input, does not drive RS below VIH minimum specifications. This will enhance proper device operation. and avoid possible partial flash clear cycles. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the MK48S74/75 can also interface to 5 volt CMOS on all inputs and outputs. The MK48S74/75 provides the system designer with 64K fast static memory, a MATCH output, and a BYTEWIDE<sup>™</sup> on-board comparator - all in one chip. The MK48S74/75 compares contents of addressed RAM locations to the current data inputs. A logic one (1) output on the MATCH pin indicates that the input data and the RAM contents match. Conversely, a logic zero (0) on the MATCH pin indicates at least one bit difference between the RAM contents and input TAG data generating a miss. The MATCH output is constructed with an open drain arrangement. This provides easy wired-OR implementation when generating a composite MATCH signal.

In a cache subsystem, the MATCH signal provides the processor or CPU with the necessary information concerning wait state conditions. The purpose of a cache subsystem is to maintain a duplicate copy of a portion of the main memory. When a valid match occurs, the system processor uses data from the fast cache memory, and avoids longer cycles to the main memory. Therefore, implementing cache subsystems with the MK48S74/75. and providing good hit or match ratio designs will enhance overall system performance.

Because high frequency current transients will be associated with the operation of the MK48S74/75, power lines inductance must be minimized on the circuit board power distribution network. Power and ground trace gridding or separate power planes can be employed to reduce line inductance. Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

# MK48S74/75-(N,X)-20/22/25



#### **ORDER CODES**

Part No.	Match Access Time	Cycle Time	Package Type	Temperature
MK48S74N20	20ns	20ns	28 pin 300 mil DIP	0°C to 70°C
MK48S74N22	22ns	25ns	28 pin 300 mil DIP	0°C to 70°C
MK48S74N25	25ns	25ns	28 pin 300 mil DIP	0°C to 70°C
MK48X74X20	20ns	20ns	28 pin 330 mil SOJ	0°C to 70°C
MK48X74X22	22ns	25ns	28 pin 330 mil SOJ	0°C to 70°C
MK48X74X25	25ns	25ns	28 pin 330 mil SOJ	0°C to 70°C
MK48S75N20	20ns	20ns	28 pin 600 mil DIP	0°C to 70°C
MK48S75N22	22ns	25ns	28 pin 600 mil DIP	0°C to 70°C
MK48S75N25	25ns	25ns	28 pin 600 mil DIP	0°C to 70°C



# MECHANICAL DATA

Figure 7 : MK48S75 28 Pin Plastic DIP (N) 600 MIL.




Figure 8 : MK48S74 28 Pin Plastic DIP (N) 300 MIL.

