

A large, light blue decorative graphic is centered on the page. It features a thick, curved line that forms a partial circle, with a small, solid light blue circle positioned at the top of the curve.

# TLE986x BF-Step

## **BootROM User Manual**

Rev. 1.5, 2020-09-25

<b>1</b>	<b>Introduction</b>	<b>5</b>
1.1	Purpose	5
1.2	Scope	5
1.3	Abbreviations and special terms	5
<b>2</b>	<b>Overview</b>	<b>7</b>
2.1	Firmware architecture	7
2.2	Program structure	8
<b>3</b>	<b>Startup procedure</b>	<b>10</b>
3.1	Program structure	10
3.1.1	Test and initialization of RAM	10
3.1.2	NVM initialisation routine	11
3.1.3	NVM MapRAM initialisation	11
3.1.3.1	NVM MapRAM initialization at high prio reset	11
3.1.3.2	NVM MapRAM initialization at low prio reset	12
3.1.4	Oscillator trimming and system clock selection	12
3.1.5	Analog module trimming	13
3.1.6	User configuration data initialization	13
3.1.7	Debug support mode entry	14
3.1.8	User mode and BSL mode entry	14
3.1.8.1	NAC definition	14
3.1.9	Node Address for Diagnostic (NAD)	17
<b>4</b>	<b>FastLIN and UART BSL Mode</b>	<b>19</b>
4.1	FastLIN and UART BSL protocol	19
4.2	Phase I for UART BSL: Automatic serial synchronization to the host	20
4.2.1	General description	20
4.2.2	Calculation of BR_VALUE and PRE values	22
4.3	Phase I for FastLIN BSL: FastLIN BSL entry sequence	23
4.4	Phase II: Serial communication protocol and the working modes	23
4.4.1	Serial communication protocol	23
4.4.1.1	Transfer block structure	24
4.4.1.2	Transfer block type	24
4.4.1.3	Response codes to the host	25
4.4.1.4	Block response delay	28
4.4.2	UART BSL Modes	30
4.4.2.1	Header Block	30
4.4.2.2	Mode 0 - Code/Data download to RAM/100TP	30
4.4.2.3	Mode 1 - Code Execution inside RAM	33
4.4.2.4	Mode 2 - Code/Data download to NVM	33
4.4.2.5	Mode 3 - Code Execution inside NVM	38
4.4.2.6	Mode 4 - NVM Erase	38
4.4.2.7	Mode 6 - NVM Protection	40

4.4.2.8	Mode A - NVM Readout, Chip ID, Checksum, FastLIN BSL entry command 41	
4.4.3	16 bits inverted XOR checksum	47
4.5	WDT1 refreshing	47
<b>5</b>	<b>NVM</b>	<b>48</b>
5.1	NVM overview	48
5.1.1	NVM organisation	48
5.2	NVM configuration sectors organisation	51
5.2.1	Chip ID definition	51
5.2.2	100 Time Programmable data	54
5.3	NVM user routines organisation	60
5.3.1	Opening assembly buffer routine	63
5.3.2	NVM programming routine	66
5.3.3	Page Verify Routine	70
5.3.4	NVM page erasing routine	72
5.3.5	Erase Page Verify Routine	74
5.3.6	Sector Erasing Routine	75
5.3.7	Erase Sector Verify Routine	76
5.3.8	Abort NVM programming routine	78
5.3.9	MapRAM initialization	78
5.3.10	Read NVM status routine	80
5.3.11	Read 100 Time Programmable parameter data routine	80
5.3.12	Program 100 Time Programmable routine	81
5.3.13	NVM ECC check routines	83
5.3.14	Read NVM ECC2 address routine	85
5.3.15	RAM MBIST starting routine	85
5.3.16	NVM protection status change routines	86
5.3.17	Read NVM config status routine	91
5.3.18	Read user calibration data	92
5.3.19	NVMCLKFAC setting routine	93
5.4	NVM user applications	94
5.4.1	NVM Data sector handling	94
5.4.2	Supporting Background NVM Operation	101
5.4.3	Emergency operation handling	104
5.4.3.1	Emergency operation handling - Type 1 routines	104
5.4.3.2	Emergency operation handling - Type 2 routines	105
5.4.3.3	Emergency operation handling timing	105
5.4.4	NVM user routines operation	107
5.4.4.1	NVM user programming operation	107
5.4.4.2	Tearing-safe Programming	109
5.4.4.3	NVM user erase operation	110
5.4.4.4	NVM user programming abort operation	111

5.4.5	NVM protection mechanism .....	111
<b>6</b>	<b>Revision History</b> .....	<b>112</b>

# 1 Introduction

This document specifies the BootROM firmware behavior for the TLE986x family. The specification contains the following major sections:

- BootROM Overview
- Startup Procedure
- BSL features
- NVM structure and user routines description.

## 1.1 Purpose

The document describes the functionality of the BootROM firmware.

## 1.2 Scope

The BootROM firmware for the TLE986x family provides the following features:

- Startup procedure for stable operation of TLE986x chip
- Debugger connection for proper code debug
- BSL mode for users to download and run code from NVM and RAM
- NVM operation handling, e.g. program and erase

## 1.3 Abbreviations and special terms

**Table 1-1 Abbreviations and Terms**

BSL	BootStrap Loader
CS	Configuration Sector
EOT	End of Transmission
EVR	Embedded Voltage Regulator
NAC	No Activity Count
NAD	Node address for diagnostic
NEA	NVM End Address
NLS	NVM Linear Size
NSA	NVM Starting Address
NVM	Non Volatile Memory
OCDS	On-Chip Debug Support
OSC	Oscillator
PEM	Program Execution Mode

**Table 1-1 Abbreviations and Terms (cont'd)**

PLL	Phase-Locked Loop
SA	Service Algorithm
SCU	System Control Unit
SWD	Serial Wire Debug
VTOR	Vector Table Offset Register
WDT	WatchDog Timer

## 2 Overview

This specification describes all firmware features including the operations and tasks defined to support the general startup behaviour and various boot options.

### 2.1 Firmware architecture

TLE986x on-chip BootROM consists of:

- startup procedure, see [Chapter 3](#)
- bootstrap loader via UART, see [Chapter 4](#)
- NVM user routines and NVM integrity handling routines, see [Chapter 5](#)

The BootROM in TLE986x is located at 00000000<sub>H</sub> and so represents the standard reset handler routine.

The startup procedure includes:

- EVR calibration
- MapRAM initialisation
- on-chip oscillator configurations
- NVM protection enabling
- branching to different modes

The latched values of TMS, P0.0 and P0.2 at the rising edge of RESET determine the mode of operation to be entered.

BootROM operation modes:

- User / BSL mode
- Debug Support mode

In user mode BootROM performs the following steps: execute the startup procedure, set the vector table position at the beginning of the NVM in user accessible space (by proper setting of the VTOR register) and jump to the user defined reset handler routine (jump to the location pointed by the address 11000004<sub>H</sub>-11000007<sub>H</sub>) to execute the user program.

*Note: The firmware will only set the VTOR to point at the beginning of the user accessible NVM region but will not write any vector table. This is the responsibility of the user to download a correct vector table.*

[Table 2-1](#) lists the boot options available in the TLE986x.

**Table 2-1 TLE986x Boot options**

TMS/DAP1	P0.0 /DAP0	P0.2	Mode / Comment
0	X	X	User mode / BSL mode <sup>1)2)</sup>
1	0	X	Device test mode <sup>3)</sup>
1	1	0	Debug Support mode with SWD port
1	1	1	Device test mode <sup>3)</sup>

<sup>1)</sup> On-chip OSC is selected as PLL input. System is running on LP\_CLK until firmware switches to PLL output before jumping to user code. Exception is with hardware reset where user settings are retained.

<sup>2)</sup> Boot in user mode or BSL mode depends on the NAC word in user memory (NVM).

<sup>3)</sup> Power up with special internal settings. At completion, device runs in endless loop. No NVM code execution is performed.

The device test mode is not intended to be selected by the user. The user shall ensure by external configuration of the pins (TMS, P0.0 and P0.2) that no device test mode is entered.

## 2.2 Program structure

The different sections of the BootROM provide the following basic functionality.

### Startup procedure

The startup procedure is the main control program in the BootROM. It is the first software controlled operation that is executed after any reset.

The startup procedure will perform configuration sector verification, EVR calibration, on-chip oscillator trimming, MapRAM initialisation, BootROM protection, NVM protection and decode the pin-latched values of the TMS, P0.0 and P0.2 to determine which mode it will jump to.

### User mode

User mode supports user code execution in the NVM address space. However, if NVM is not protected and the Bytes at address 11000004<sub>H</sub>-11000007<sub>H</sub> are erased (FF<sub>H</sub>), then device enters sleep mode. If a valid user reset vector is found at 11000004<sub>H</sub> (values at 11000004<sub>H</sub> - 11000007<sub>H</sub> not equal to FFFFFFFF<sub>H</sub>) and a proper NAC value is found then the BootROM proceeds into user mode. In case an invalid NAC value is found, the device waits forever for a FastLIN BSL communication.



**FastLIN and UART BSL mode**

It is used to support BSL via UART protocol. Downloading of code/data to RAM and NVM related programming is supported in this mode.

### 3 Startup procedure

This chapter describes the BootROM startup procedure in TLE986x.

The startup procedure is the first software-controlled operation in the BootROM that is automatically started after every reset. Certain operations are skipped depending on the type of reset. Refer to next section for further details.

#### 3.1 Program structure

The first task executed by the startup firmware is the check of the reset source.

For power on, brown-out reset or wake-up from sleep mode reset, RAM test and initialization are executed according to user settings, while they are skipped for other reset types.

*Firmware code uses part of the RAM for variable storage, literal pools and stack pointer. The startup code only uses a specific RAM region (the first 1 kB mapped from address 18000000<sub>H</sub> to 180003FF<sub>H</sub>), subset of the total available RAM address range. In the remaining region, which is not used by the firmware, the user can store values to be valid across reset for all reset sources different from power on reset, brown out reset and wakeup reset. For these three reset sources, either a RAM test or a RAM clear might be executed thus destroying the previously stored values.*

After that, depending on the reset source, the firmware will do NVM protection, NVM MapRAM initialisation, on-chip oscillator trimming, PLL setting and analog module trimming. It will decode the pin-latched values of the TMS, P0.0 and P0.2 to determine which mode it will jump to.

If bootup mode is Debug Support mode, the WDT1 is disabled. For entry to user mode, the WDT1 remains active. Next, the firmware will wait for NVM module to be ready.

For software, or internal watchdog reset (triggered by the WDT in the SCU), the following steps are skipped:

- RAM test and initialisation
- NVM MapRAM initialisation and service algorithm
- Setting of oscillator and PLL and switching system clock input to PLL output
- Loading of analog modules trimming parameters from first 100TP page
- Loading of user configuration data from 100TP page into the RAM
- Clearing of NMI status before exit to user mode or Debug support mode

##### 3.1.1 Test and initialization of RAM

A functional test sequence is executed on the entire RAM after power on reset and brown out reset and can be executed optionally after a wakeup reset. The test consists of a linear write/read algorithm using alternating data. Once it is started, the firmware

waits until the test is completed, before checking the result and continuing accordingly the start up sequence.

The execution of the RAM test after a wake up reset is controlled by the MBIST\_EN bit in the PMU->SystemStartConfig register. The user can freely set the value of this bit and its value is kept over wake up reset. If the bit is set to 0, the RAM test is not performed on wake up. If the bit is set to 1 then the RAM test is performed even for wake up resets.

If an error is detected the device is set to loop endlessly with WDT1 enabled.

In case of power-on reset, brown-out reset or wake-up reset from sleep mode the start up procedure will continue with a complete RAM initialization by writing all the RAM to zero with proper ECC status. This is needed to prevent an ECC error during user code execution due to a write operation to an un-initialised location (with invalid ECC code). Afterwards the Firmware proceeds checking the NVM status.

*Note: Via MBIST EN bit user can only disable the RAM test sequence while the RAM initialization to 00<sub>H</sub> is still executed.*

*Note: The test sequence on the entire RAM takes 500  $\mu$ s while the initialization of the complete RAM takes 150  $\mu$ s.*

### 3.1.2 NVM initialisation routine

This routine will set the NVM protection according to the password in the configuration sector (refer to [Section 5.4.5](#) for further details on NVM protection and protection password).

### 3.1.3 NVM MapRAM initialisation

The MapRAM is being used for the EEPROM emulation which is described in [Chapter 5.4.1](#). After every reset the system performs the MapRAM initialisation. This operation is triggered to restore the MapRAM content.

The operation is executed with different flows depending on the type of reset. These two flows are described in the following chapters.

#### 3.1.3.1 NVM MapRAM initialization at high prio reset

During power on reset, brown out reset, pin reset or wakeup reset, the MapRAM content is cleared. For this reason, during the following startup sequence the system performs a complete MapRAM initialization. In case during the initialisation at least one error is detected, the service algorithm routine is called to do the repair.

In case of mapping errors, the repair mechanism consists of erasing the wrong pages (either faulty or double mapped pages). The repair step then requires the right of

modifying the NVM Data sector content, which can be in contrast to the NVM protection settings user has provided. To avoid any risk of data loss, the user can control via dedicated 100TP page parameter whether the SA is allowed to proceed to the repair step in case NVM password protection for NVM Data sector is installed.

Detailed description of the MapRAM initialization and repair step can be found at [Section 5.4.1](#)

### 3.1.3.2 NVM MapRAM initialization at low prio reset

During low prio reset (soft reset, internal WDT reset and lockup reset) the content of the MapRAM is not cleared and so a MapRAM initialization is not mandatory. Any of these reset types might occur during an NVM operation on a non-linearly mapped data sector and might result in an inconsistent state of the MapRAM. In order to check MapRAM for consistency, MapRAM initialization is performed for these reset types too. In case of mapping errors no repair step is triggered, so that worst case startup time is not increased.

***The result of the NVM Data sector initialization executed during the startup flow is reported to the user via the bit 1 of the SYS\_STARTUP\_STS register (MRMINITSTS). If this bit is set to 1 then the last initialization failed and the mapping info might be corrupted. In this case, a reset (power on reset, brown out reset, pin reset, WDT1 reset or wakeup reset) can be issued in order to start the Service Algorithm to try to fix the integrity issue inside the Data NVM. If the MRAMINITSTS is still flagged afterwards, the Data NVM sector has to be re-initialized by performing a sector erase.***

### 3.1.4 Oscillator trimming and system clock selection

After every power on reset, brown out reset, pin reset or wakeup from sleep reset the system runs with an internal low precision clock (nominally 18 MHz). During the start up procedure, the internal oscillator is trimmed and the PLL is programmed to  $f_{SYS\ max}$  for the device. In order to reduce the boot time, the start up procedure continues to run with the low precision clock while the PLL is locking. System clock will be switched to PLL output before jumping to user or BSL mode in case of successful lock. In case the PLL does not lock the startup sequence proceeds further using the low precision clock as system clock.

Once user mode is entered, user is allowed to set the final desired frequency by proper register setting.

**Note:** After every power on reset, brown out reset, pin reset or wakeup reset the user shall check whether the system is running on the low precision clock or on the PLL output reading the SYSCON0 register.

### 3.1.5 Analog module trimming

In this routine, the trimming values of voltage regulators, LIN module, temperature sensor, bridge driver and other analog modules are read from the configuration sector and written into the respective SFR. For user mode or Debug Support mode, checksum on 100TP page is evaluated. In case of error, default values are used. Refer to [Table 5-11](#) for a list of user parameters in 100TP page.

### 3.1.6 User configuration data initialization

The firmware provides a routine to download data stored in user accessible configuration sector pages (100TP) during the startup flow. In particular, the routine copies a specified number of Bytes from a selected 100TP page (starting always from first Byte in the page) into the RAM (starting at a given address). The routine is by default disabled and can be enabled and controlled by proper programming of the Bytes stored in first 100TP page as described in the [Table 5-11](#). This routine is not performed after a software or watchdog reset.

Relevant routine control parameters stored in the first 100TP page are:

- CS\_USER\_CAL\_STARTUP\_EN (offset=79<sub>H</sub>): When set to C3<sub>H</sub> it enables the user data download from a 100TP page into the RAM during startup flow. All other values will be ignored and the routine will not be executed at startup.
- CS\_USER\_CAL\_XADDH: (offset=7A<sub>H</sub>): It defines the high Byte of the RAM starting address where to copy data downloaded from 100TP page. This Byte is ignored if the routine is not enabled.
- CS\_USER\_CAL\_XADDL: (offset=7B<sub>H</sub>): It defines the low Byte of the RAM starting address where to copy data downloaded from 100TP page. This Byte is ignored if the routine is not enabled.
- CS\_USER\_CAL\_100TP\_PAGE: (offset=7C<sub>H</sub>): It defines the 100TP page where data has to be downloaded from (refer to [Figure 5-8](#)). This Byte is ignored if the routine is not enabled.
- CS\_USER\_CAL\_NUM: (offset=7D<sub>H</sub>): It defines the number of Bytes to be downloaded starting from the first Byte of the selected 100TP page. This Byte is ignored if the routine is not enabled.

*The RAM address where the user configuration data has to be copied to is stored as a 16-bit offset to the RAM start address (18000000<sub>H</sub>). This offset is defined by the CS\_USER\_CAL\_XADDL and CS\_USER\_CAL\_XADDH parameters.*

The routine has been developed to support downloading of the Customer\_ID and the ADC calibration parameters stored at the beginning of the first 100TP page (see [Table 5-11](#)) into the RAM for an easy access but can be more generally used for all other CS user parameters. If the routine is enabled, firmware will copy the data from the

selected 100TP page into the RAM. Moreover, independent of startup setting, a similar routine is provided as NVM user routine (refer to [Section 5.3.18](#)).

### 3.1.7 Debug support mode entry

Entry to Debug support mode is determined by pin setting at power up (see [Table 2-1](#)).

In case NVM address  $11000004_H$ - $11000007_H$  is not  $FFFFFFF_H$ , the firmware code clears the RAM, waits for debugger to be connected, moves the VTOR to  $11000000_H$  and jumps to user code.

### 3.1.8 User mode and BSL mode entry

Entry to user mode is determined by the No Activity Count (NAC) value which is defined in the user code (refer to [Section 3.1.8.1](#)). After waiting the time defined by the current NAC value, the startup procedure sets the VTOR register to point to the beginning of the NVM ( $11000000_H$ ) and jumps to the reset handler.

If NVM double Bit error occurs when reading the NAC value, the system goes into endless loop.

Before entering user mode, the system clock frequency is switched to PLL output previously set to the max.  $f_{SYS}$  of the device. In case PLL has not locked within 1 ms, the CPU clock source LP\_CLK (low precision clock running nominally at 18 MHz) will be used.

*Note: User mode is entered jumping to the reset handler. This can happen directly from startup routine, after a waiting time for possible BSL communication, or as a result of BSL commands. In all these cases, jump to user mode will only occur either (1) when NVM is not protected and NVM content at  $11000004_H$ - $11000007_H$  is not  $FFFFFFF_H$  or (2) when NVM is protected. In all other cases, firmware will put the device in sleep mode.*

#### 3.1.8.1 NAC definition

The NAC value defines the time window after reset release in which the firmware is able to receive BSL connection messages. The bits 5 to 0 define the duration of the time window while bit 7 of the NAC defines, which BSL interface is selected. Bit 6 is reserved and not used. If no BSL messages are received on the selected BSL interface during the NAC window and NAC time has expired, the firmware code proceeds to user mode.

There are 2 different BSL interfaces supported, FastLIN and UART.

The FastLIN BSL is an enhanced feature in TLE986x device, supporting a fixed baud rate of 115.2 kBaud. To support this faster baudrate the protocol used will be the same as UART BSL but on the integrated LIN transceiver (Refer to [Chapter 4](#) for protocol description).

After ending the start up procedure, the program will detect any activities on the LIN/UART for a period of time, determined by  $((NAC \& 3F_H) - 1_H) * 5$  ms reduced by the time already spent to perform the start up procedure. When nothing is detected on the LIN/UART and  $((NAC \& 3F_H) - 1_H) * 5$  ms is passed from reset going high, the microcontroller will jump to user mode. If NAC(5:0) is  $1_H$ , the BSL window is closed, no BSL connection is possible and user mode is entered without delay.

The maximum NAC value is restricted to  $C_H$  as the first open WDT1 window is worst case 65 ms. In case a valid BSL command is detected during the BSL window the firmware suspends the counting of the WDT1 in order to avoid that requested BSL communication is broken by a WDT1 reset. The firmware will then re-enable the WDT1 before jumping to user code. If NAC is not valid, BootROM code will switch off the WDT1 and wait for a FastLIN entry sequence infinitely.

**Table 3-1** gives an overview of the action of the microcontroller with respect to No Activity Count (NAC) values and the **Table 3-2** shows the selection of the BSL interface depending on the NAC bit 7.

**Table 3-1 Type of action w.r.t. No Activity Count (NAC) values**

<b>NAC Value (5:0)</b>	<b>Action</b>
01 <sub>H</sub>	0 ms delay. Jump to user mode immediately
02 <sub>H</sub>	5 ms delay before jumping to user mode <sup>1)</sup>
03 <sub>H</sub>	10 ms delay before jumping to user mode <sup>1)</sup>
04 <sub>H</sub>	15 ms delay before jumping to user mode <sup>1)</sup>
05 <sub>H</sub>	20 ms delay before jumping to user mode <sup>1)</sup>
06 <sub>H</sub>	25 ms delay before jumping to user mode <sup>1)</sup>
07 <sub>H</sub>	30 ms delay before jumping to user mode <sup>1)</sup>
08 <sub>H</sub>	35 ms delay before jumping to user mode <sup>1)</sup>
09 <sub>H</sub>	40 ms delay before jumping to user mode <sup>1)</sup>
0A <sub>H</sub>	45 ms delay before jumping to user mode <sup>1)</sup>
0B <sub>H</sub>	50 ms delay before jumping to user mode <sup>1)</sup>
0C <sub>H</sub>	55 ms delay before jumping to user mode <sup>1)</sup>
0DH - 3FH, 00H, Invalid	Wait forever for the first frame

<sup>1)</sup> If a FastLIN frame/UART frame is received within the delay period, the following actions occur; (1) the remaining delay is ignored, (2) it will not enter user mode anymore (3) it will process the FastLIN / UART frame accordingly



**Table 3-2 BSL Interface selection via NAC**

NAC(7)	Action
0	FastLIN BSL
1	UART BSL

For each derivative, the NAC value is stored, together with the NAD value, in the last 4 Bytes of the linearly mapped NVM region. To ensure the parameter validity, the 2 parameters' actual values and their inverted values are checked. In case the stored value and inverted value are not consistent (value + inverted value + 1 not equal to 0) the parameter is considered to be invalid and the default value is used: The BSL window will be open indefinitely and FastLIN is selected as BSL interface.

The [Table 3-3](#) shows the addresses for all the available family devices. In the table NSA stands for NVM Starting Address whose value is 11000000<sub>H</sub> for all derivatives and NLS stands for NVM Linear Size, in Bytes, whose value is derivative dependent.

**Table 3-3 NAC and NAD parameters details**

Address	User Defined Value	Criteria / Range	Default
NSA+(NLS-4) <sub>H</sub>	NAC	01 <sub>H</sub> - 0C <sub>H</sub> for FastLIN BSL 81 <sub>H</sub> - 8C <sub>H</sub> for UART BSL	7F <sub>H</sub>
NSA+(NLS-3) <sub>H</sub>	$\overline{\text{NAC}}$	1's complement	-
NSA+(NLS-2) <sub>H</sub>	NAD (for FastLIN BSL only)	01 <sub>H</sub> - FF <sub>H</sub> (00 <sub>H</sub> is reserved)	7F <sub>H</sub>
NSA+(NLS-1) <sub>H</sub>	$\overline{\text{NAD}}$ (for FastLIN BSL only)	1's complement	-

For NSA and NLS values refer to [Table 5-2](#).

### 3.1.9 Node Address for Diagnostic (NAD)

The NAD value is stored similar to the NAC value in NVM. This field specifies the address of the active slave node. Only slave nodes have an address. The NAD address range supported in TLE986x is listed in [Table 3-4](#).

**Table 3-4 NAD address range**

NAD Value	Description
00 <sub>H</sub>	Invalid Slave Address
01 <sub>H</sub> to FE <sub>H</sub>	Valid Slave Address

**Table 3-4 NAD address range (cont'd)**

NAD Value	Description
7F <sub>H</sub>	Default Address (NAD value is invalid or it is not programmed in NVM linear area)
FF <sub>H</sub>	Broadcast Address (The actual NAD value stored in the NVM is not checked. Communication is granted)

*If the NAD value is not programmed in the NVM linear region or in case its value is invalid (value and inverted value not consistent), the NAD is assumed to be 7F<sub>H</sub>.*

## 4 FastLIN and UART BSL Mode

This chapter describes the protocol used for the FastLIN and UART BSL.

Both FastLIN and UART BSL share the same protocol. FastLIN BSL communication is performed via the integrated LIN transceiver while UART BSL is performed via the full duplex UART interface (UART1, UART send P0.1, UART receive P1.4).

**Note: UART BSL expects a full duplex communication. A connection of an external LIN transceiver to P0.1/P1.4 is not supported by UART BSL.**

Although FastLIN BSL uses the same protocol as UART BSL, the connection sequence is different. To protect the FastLIN BSL from unwanted entries, a special entry sequence must be executed before FastLIN BSL is fully enabled. In addition, the FastLIN BSL is always executed at a fixed baud rate of 115.2 kBaud.

All information regarding connection and protocol for both UART and FastLIN are reported following.

The protocol is based on the phases described following.

### 4.1 FastLIN and UART BSL protocol

The FastLIN and UART BSL protocol is based on the following two phases:

- **Phase I:** Establish a serial connection
  - For FastLIN BSL the device automatically sets a baud rate of 115.2 kBaud and waits for a specific command entry sequence before enabling all FastLIN BSL supported features (refer to [Chapter 4.3](#)).
  - For UART BSL the device automatically synchronizes transfer speed (baud rate) with the serial communication partner (host) for UART. (refer to [Chapter 4.2](#))
- **Phase II:** Perform the serial communication with the host. The host controls communication by sending header information which selects one of the working modes (refer to [Chapter 4.4](#)) These modes are:
  - **Mode 0 (00H):** Transfer a user program from the host to RAM or write 100TP pages<sup>1)</sup>
  - **Mode 1 (01H):** Execute a user program in the RAM<sup>2)</sup>
  - **Mode 2 (02H):** Transfer a user program from the host to NVM<sup>1)</sup>
  - **Mode 3 (03H):** Execute a user program in the NVM<sup>2)</sup>
  - **Mode 4 (04H):** Erase NVM<sup>1)</sup>
  - **Mode 6 (06H):** NVM protection mode enabling/disabling Scheme<sup>2)</sup>

1) The microcontroller returns to the beginning of phase II and waits for the next command from the host

2) UART BSL and serial communication are terminated.

- **Mode A (0AH):** Get Info (based on Option Byte)<sup>1)</sup>

Except **mode 1**, **mode 3** and **mode 6**, the microcontroller returns to the beginning of Phase II and waits for the next command from the host after executing all other modes.

All serial communication is performed via the integrated LIN transceiver for FastLIN and via the full duplex serial interface (UART1) of the TLE986x for UART BSL.

The serial transfer works in asynchronous mode with the serial parameters 8N1 (eight data Bits, no parity and one stop Bit).

The following section provides detailed information on these two phases.

## 4.2 Phase I for UART BSL: Automatic serial synchronization to the host

Upon entering UART BSL mode, a serial connection is established and the transfer speed (baud rate) of the serial communication partner (host) is automatically synchronized in the following steps, a simplified entry flow is depicted in [Figure 4-1](#):

- STEP 1: Initialize serial interface for reception and timer for baud rate measurement
- STEP 2: Wait for test Byte (80<sub>H</sub>) from host
- STEP 3: Synchronize the baud rate to the host
- STEP 4: Send Acknowledge Byte (55<sub>H</sub>) to the host
- STEP 5: Enter Phase II

### 4.2.1 General description

The microcontroller will set the serial port of the UART1 to mode 1 (8-bit UART, variable baud rate) for communication. Timer 2 will be set in auto-reload mode (16-bit timer) for baud rate measurement. In the process of waiting for the test Byte (80<sub>H</sub>), microcontroller will start the timer on reception of the start Bit (0) and stop it on reception of the last Bit of the test Byte (1). Then the UART BSL routine calculates the actual baud rate, sets the PRE and BR\_VALUE values and activates baud rate generator. When the synchronization is done, the microcontroller sends back the Acknowledge Byte (55<sub>H</sub>) to the host. If the synchronization fails, the baud rates for the microcontroller and the host are different, and the Acknowledge code from the microcontroller cannot be received properly by the host. In this case, on the host side, the host software may give a message to the user, e.g. asking the user to repeat the synchronization procedure. On the microcontroller side, the UART BSL routine cannot judge whether the synchronization is correct or not. It always enters phase II after sending the Acknowledge Byte. Therefore, if synchronization fails, a reset of the microcontroller has to be invoked, to restart it for a new synchronization attempt.




Figure 4-1 BSL Entry flow (simplified)

#### 4.2.2 Calculation of BR\_VALUE and PRE values

For the baud rate synchronization of the microcontroller to the fixed baud rate of the host, the UART BSL routine waits for a test Byte (80<sub>H</sub>), which has to be sent by the host. By polling the receive port of the serial interface (P1\_DATA.4/RxD Pin), the Timer 2 is started on the reception of the start Bit (0) and stopped on the reception of the last Bit of the test Byte (1). Hence the time recorded is the receiving time of 8 Bits (1 start Bit plus 7 least significant Bits of the test Byte). The resulting timer value is 16-bit (T2). This value is used to calculate the 11-bit auto-reload value (BR\_VALUE stored in the BGH and BGL SFRs), the fractional divider FDSEL and PRE, with T2PRE predefined as 011. This calculation needs two formulas.

First, the correlation between the baud rate (baud) and the reload value (BG) depends on the internal peripheral frequency ( $f_{PCLK}$ )

$$\text{baud} = \frac{f_{PCLK}}{16 \times \text{PRE} \times \left( \text{BR\_VALUE} + \frac{\text{FDSEL}}{32} \right)} \quad [4.1]$$

Second, the relation between the baud rate (baud) and the recording value of Timer 2 (T2) depends on the T2 peripheral frequency ( $f_{T2}$ ) and the number of received Bits ( $f_{T2}N_b$ )

$$\text{baud} = \frac{f_{T2} \times N_b}{T2} \quad [4.2]$$

Combining [Equation \[4.1\]](#) and [Equation \[4.2\]](#) with  $N_b=8$ ,  $f_{T2}=f_{PCLK}/8$  (T2PRE=011),

$$\frac{f_{PCLK}}{16 \times \text{PRE} \times \left( \text{BR\_VALUE} + \frac{\text{FDSEL}}{32} \right)} = \frac{\frac{f_{PCLK}}{8} \times 8}{T2} \quad [4.3]$$

Simplifying [Equation \[4.3\]](#), we get

$$\text{PRE} \times \left( \text{BR\_VALUE} + \frac{\text{FDSEL}}{32} \right) = \frac{T2}{16} \quad [4.4]$$

After setting BR\_VALUE, FDSEL and PRE, the baud rate generator will then be enabled, and the UART BSL routine sends an Acknowledge Byte (55<sub>H</sub>) to the host. If this Byte is received correctly, it will be guaranteed that both serial interfaces are working with the same baud rate.

### 4.3 Phase I for FastLIN BSL: FastLIN BSL entry sequence

Upon entering FastLIN BSL mode, there is no automatic synchronization to the host transfer speed. The device sets the baud rate to 115.2 kBaud. Please also refer to the simplified entry flow in [Figure 4-1](#).

In addition, the FastLIN mode is protected against unwanted entries, i.e. because of noise on the communication line. In order to establish a FastLIN connection, the following sequence must be sent to the device during the active BSL connection window (NAC).

- STEP 1: Host to send the “Get Chip ID for FastLIN BSL entry” command
- STEP 2: Device to answer with Acknowledge (55<sub>H</sub>)
- STEP 3: Device to answer with the Chip ID

Get Chip ID for FastLIN BSL entry is described in [Chapter 4.4.2.8](#).

If the sequence has been passed to the device during the BSL active window and the device has acknowledged the commands and answered with the Chip ID then the FastLIN BSL connection is established, the NAC and the WDT1 will be disabled and the device will wait for further FastLIN BSL commands.

### 4.4 Phase II: Serial communication protocol and the working modes

Once the BSL communication is established, the FastLIN or UART BSL enters Phase II, during which it communicates with the host to select the desired working modes. The detailed communication protocol is explained as follows: From now on, both FastLIN and UART BSL modes share the same UART BSL protocol.

#### 4.4.1 Serial communication protocol

The communication between the host and the UART BSL routine is done by a simple transfer protocol. The information is sent from the host to the microcontroller in blocks. All the blocks follow the specified block structure. The host is sending several transfer blocks and the UART BSL routine is just confirming them by sending back single Acknowledge or error Bytes. The microcontroller itself does not send any transfer blocks.

However, the above rule does not apply to some modes where the microcontroller might need to send the required data to the host besides the Acknowledge or error Byte (e.g. mode A).

#### 4.4.1.1 Transfer block structure

A transfer block consists of three parts:

Block Type (1 byte)	Data Area (X bytes)	Checksum (1 byte)
------------------------	------------------------	----------------------

- **Block Type:** the type of block, which determines how the Bytes in the data area are interpreted. Implemented block types are:
  - 00<sub>H</sub> type “Header”
  - 01<sub>H</sub> type “Data”
  - 02<sub>H</sub> type “End of Transmission” (EOT)
- **Data area:** A list of Bytes, which represents the data of the block. The length of data area cannot exceed 128 Bytes for mode 0 and 2. For mode 2, the length of data area must always be 128 Bytes. This is due to the fact that NVM is written page-wise.
- **Checksum:** the XOR checksum of the Block Type and data area.

The host will decide the number of transfer blocks and their respective lengths during one serial communication process. For safety purpose, the last Byte of each transfer block is a simple checksum of the Block Type and data area. The host generates the checksum by XOR-ing all the Bytes of the Block Type and data area. Every time the UART BSL routine receives a transfer block, it recalculates the checksum of the received Bytes (Block Type and data area) and compares it with the attached checksum.

*Note: If there is less than one page to be programmed to NVM, the PC host will have to fill up the vacancies with 00<sub>H</sub>, and transfer data in the length of 128 Bytes.*

#### 4.4.1.2 Transfer block type

There are three types of transfer blocks depending on the value of the Block Type. [Table 4-1](#) provides the general information on these block types. More details will be described in the corresponding sections later.



**Table 4-1 Type of transfer block**

Block Name	Block Type	Description
Header block	00 <sub>H</sub>	This block has a fixed length of 8 Bytes. Special information is contained in the data area of the block, which is used to select different working modes.
Data block	01 <sub>H</sub>	This block length depends on the special information given in the previous header block. This block is used in working mode 0 and 2 to transfer a portion of program code. The program code is contained in the data area of the block.
EOT block	02 <sub>H</sub>	This block length depends on the special information given in the previous header block. This block is the last block in data transmission in working mode 0 and 2. The last program code to be transferred is in the data area of the block.

#### 4.4.1.3 Response codes to the host

The microcontroller communicates to the host whether a block has been successfully received by sending out a response code. If a block is received correctly, an Acknowledge Code (55<sub>H</sub>) is sent. In case of failure, an error code is returned. There are two possible error codes, FF<sub>H</sub> or FE<sub>H</sub>, reflecting the two possible types of fail, Block Type or Checksum Error. A Block Type Error occurs when either a not implemented Block Type or transfer blocks in wrong sequence are received. For example, if in working mode 0 two consecutive header blocks are received a Block Type Error is detected and a Block Type Error (FF<sub>H</sub>) indication is returned. A Checksum Error occurs when the checksum comparison on a received block fails. In such a case, the transfer is rejected and a Checksum Error (FE<sub>H</sub>) indication is returned. In both error cases the UART BSL routine awaits the actual block from the host again.

When program and erase operation of NVM is restricted due to enabled NVM protection, only modes 1, 3 and some options of mode A are allowed. All other modes are blocked and a Protection Error code (FD<sub>H</sub>) will be sent to host. This will indicate that NVM is protected and no programming and erasing are allowed. In this error case, the UART BSL routine will wait for the next header block from the host again.

**Table 4-2** gives a summary of the response codes to be sent back to the host by the microcontroller after it receives a transfer block.

**Table 4-2 Type of response codes**

Communication status	Response code to the host
Acknowledge (Success)	55 <sub>H</sub>
Block Type Error	FF <sub>H</sub>
Checksum Error	FE <sub>H</sub>
Protection Error	FD <sub>H</sub>
Combined Offset Error (COMBOFFSETFAULT)	0FB <sub>H</sub> only valid for Mode 0 option F0 <sub>H</sub>
ID Offset Error (IDOFFSETFAULT)	0FA <sub>H</sub> only valid for Mode 0 option F0 <sub>H</sub>
In Page Offset Error (INPAGEOFFSETFAULT)	0F9 <sub>H</sub> only valid for Mode 0 option F0 <sub>H</sub>

**Table 4-3** shows a tabulated summary of the possible responses the device may transmit following the reception of a header, data or EOT block.

**Table 4-3 Possible responses for various block types**

Mode	Header block	Data block	EOT block
0	Acknowledge, Block Type Error, Checksum Error, Protection Error	Acknowledge, Block Type Error, Checksum Error	Acknowledge, Block Type Error, Checksum Error, Combined/ID/InPage offset error
1	Acknowledge, Block Type Error, Checksum Error		
2	Acknowledge, Block Type Error, Checksum Error, Protection Error	Acknowledge, Block Type Error, Checksum Error	Acknowledge, Block Type Error, Checksum Error
3	Acknowledge, Block Type Error, Checksum Error		
4	Acknowledge, Block Type Error, Checksum Error, Protection Error		

**Table 4-3 Possible responses for various block types (cont'd)**

Mode	Header block	Data block	EOT block
6	Acknowledge, Block Type Error, Checksum Error, Protection Error		
A	Acknowledge, Block Type Error, Checksum Error, Protection Error		

The responses are defined in [Table 4-4](#), which lists the possible reasons and/or implications for error and suggests the possible corrective actions that the host can take upon notification of the error.

**Table 4-4 Definitions of responses**

Response	Value	Description			
		Block Type	BSL Mode	Reasons / Implications	Corrective Action
Acknowledge	55 <sub>H</sub>	Header	1, 3	The requested operation will be performed once the response is sent.	
			A	The requested operation has been performed and was successful. Requested data transmission follows.	
			6	The requested operation has been performed and was successful.	
		EOT	0, 2, 4	The requested operation has been performed and was successful.	
		All other combinations		Reception of the block was successful. Ready to receive the next block.	
BlockType Error	FF <sub>H</sub>	Header	2, 4, A	Start Address in Mode Data is not within NVM address range or invalid 100TP Page.	Retransmit a valid header block.
		All other combinations		Either the Block Type is undefined or option is invalid or the flow is invalid.	Retransmit a valid block
Checksum Error	FE <sub>H</sub>	All combinations		There is a mismatch between the calculated and the received Checksum.	Retransmit a valid block

**Table 4-4 Definitions of responses (cont'd)**

Response	Value	Description			
		Block Type	BSL Mode	Reasons / Implications	Corrective Action
Protection Error	FD <sub>H</sub>	Header	0, 2, 4, 6, A	Protection against external access enabled, i.e. user-password is valid.	Disable protection
Combined Offset Error Code	FB <sub>H</sub>	EOT	0	The operation is targeting 100-TP page 1 and there is at least 1 Byte with a not in page offset and 1 byte pointing to the Customer_ID reserved region.	Check the Byte offset.
ID Offset Error Code	FA <sub>H</sub>	EOT	0	The operation is targeting 100-TP page 1 and there is at least 1 Byte pointing to the Customer_ID reserved region.	Check the Byte offset.
Combined Offset Error Code	F9 <sub>H</sub>	EOT	0	There is at least 1 Byte with a not in page offset.	Check the Byte offset.

#### 4.4.1.4 Block response delay

As described in [Section 4.4.1.3](#), after receiving any block the microcontroller communicates to the host whether the block was successfully received by sending out a response code. If a block is received correctly, an Acknowledge Code (55H) is sent. In case of failure, an error code is returned.

The response is transmitted with a delay that depends on the selected mode and on the type of the block received.

The following [Table 4-5](#) reports the maximum response delay for each mode and block type.

**Table 4-5 Maximum Response Delay**

Max Response Delay Table					
Mode	Option	Description	Block Type		
			Header	Data	EoT
Mode 0	0x00	Download Code/ Data to RAM	250 $\mu$ s	1 $\mu$ s per Byte	1 $\mu$ s per Byte
	0xF0	Download data to 100TP pages	250 $\mu$ s	1 $\mu$ s per Byte	10 ms <sup>1)</sup>
Mode 1	--	RAM code execution	250 $\mu$ s	--	--
Mode 2	--	Download Code/ Data to NVM	250 $\mu$ s	10 ms <sup>1)</sup>	10 ms <sup>1)</sup>
Mode 3	--	NVM code execution	250 $\mu$ s	--	--
Mode 4	0x00	NVM page erase	4.5 ms	--	--
	0x40	NVM sector erase	4.5 ms	--	--
	0xC0	NVM mass erase	4.5 ms per sector	--	--
Mode 6	--	NVM Protection set	10 ms <sup>1)</sup>	--	--
	--	NVM Protection reset	4.5 ms + 4.5 ms per sector	--	--
Mode A	0x00	Get Chip ID	250 $\mu$ s	--	--
	0x10	NVM Page Checksum Check	250 $\mu$ s	--	--
	0x18	NVM Mass checksum check	100 ms	--	--
	0x50	100TP page Checksum Check	250 $\mu$ s	--	--
	0xC0	NVM Page	250 $\mu$ s	--	--
	0xF0	100TP page	250 $\mu$ s	--	--

<sup>1)</sup> Time needed for data collection, OpenAB, erasing old data (if required) and programming the data given

#### 4.4.2 UART BSL Modes

When the UART BSL routine enters Phase II, it first waits for an 8-byte long header block from the host. The header block contains the information for the selection of the working modes. Depending on this information, the UART BSL routine selects and activates the desired working mode. If the microcontroller receives an incorrect header block, the UART BSL routine sends, instead of an Acknowledge code, a Checksum or Block Type Error code to the host and awaits the header block again. In this case the host may react by re-sending the header block or by releasing a message to the user.

##### 4.4.2.1 Header Block

The header block is always the first transfer block to be sent by the host during one data communication process. It contains the working mode number and special information on the related mode (referred to as "Mode Data"). The general structure of a header block is shown below.

Block Type <b>00<sub>H</sub></b> (Header Block)	Data Area		Checksum (1 byte)
	Mode (1 byte)	Mode Data (5 bytes)	

Description:

- **Block Type 00<sub>H</sub>**: The Block Type, which marks the block as a **header block**
- **Mode**: The mode to be selected. The implemented modes are covered in [Section 4](#)
- **Mode Data**: Five Bytes of special information, which are necessary to activate corresponding working mode.
- **Checksum**: The checksum of the header block.

##### 4.4.2.2 Mode 0 - Code/Data download to RAM/100TP

Mode 0 is used to transfer a user program or data from the host to the RAM of the microcontroller via serial interface. Selecting the proper mode option, this mode can be used to transfer data into the user configuration sector pages. In this case, user has to transfer data to the RAM in accordance with the format reported in the [Table 5-12](#) and after EOT block has been received, data is automatically copied with proper offset in the target page. If NVM protection is installed, programming to RAM is not allowed.

Different options supported are:

- Option 00<sub>H</sub>: RAM download
- Option F0<sub>H</sub>: RAM download and Configuration sector page programming

The header block for this working mode has the following structure:

**The header block for RAM download (Option = 00<sub>H</sub>)**

00 <sub>H</sub> (Header Block)	00 <sub>H</sub> (Mode 0)	Mode Data ( 5 bytes)					Checksum (1 byte)
		StartAddr High (1 byte)	StartAddr Low (1 byte)	Block Length (1 byte)	Not Used ( 1 byte)	Option = 00 <sub>H</sub> (1 byte)	

**Mode Data Description:**

**Start Addr High, Low:** 16-bit Start Address, which determines where to copy the received program codes into the RAM.

**Block Length:** The length (number of Bytes) of the following data blocks or EOT block.

**Not Used:** this Byte is not used and will be ignored.

**Option:** Set to 00<sub>H</sub> for RAM download.

*Note: RAM Address provided as input in mode 0 has to be considered as an offset to be added to the standard RAM starting address of the TLE986x.*

In option 00H start address can be each valid RAM offset address. Data sent in the following data/ EOT blocks will be copied into the RAM at the specified address (18000000<sub>H</sub> + StartAddr).

**The header block for RAM download and 100TP page programming (Option = F0<sub>H</sub>)**

00 <sub>H</sub> (Header Block)	00 <sub>H</sub> (Mode 0)	Mode Data ( 5 bytes)					Checksum (1 byte)
		StartAddr High (1 byte)	StartAddr Low (1 byte)	Block Length (1 byte)	100TP Page ( 1 byte)	Option (1 Byte)	

**Mode Data Description:**

**Start Addr High, Low:** 16-bit Start Address, which determines where to copy the received data in the RAM.

**Block Length:** The length of the following data blocks or EOT block.

**100TP Page:** This Byte is used to select the desired 100TP page to be programmed. This Byte is relevant only in case option F0<sub>H</sub> is used. The 100TP page is selected according to the addressing scheme reported in [Figure 5-8](#).

**Option:** Set to F0<sub>H</sub> for RAM download and 100TP page programming

Using this option, user can write data into the 100TP pages. In this case, data has to be sent to the RAM according to the [Table 5-12](#) and therefore start address has to be equal to 18000400<sub>H</sub>. In case a different starting address is provided, the operation will result in a Block Type Error indication. When this option is selected a proper 100TP page has to be provided.

*Note: RAM Address provided as input in mode 0 has to be considered as an offset to be added to the standard RAM starting address of the TLE986x. So, for option F0<sub>H</sub>, the Start Addr parameter has to be set to 0400<sub>H</sub>.*

All other options will be treated as option 00<sub>H</sub>.

*Note: The **Block Length** refers to the whole length (Block Type, data area and checksum) of the following transfer block (data block or EOT block).*

After successfully receiving the header block, the microcontroller enters mode 0, during which the program codes are transmitted from the host to the microcontroller by data block and EOT block, which are described as below.

### The data block

<b>01<sub>H</sub></b> (Data Block)	<b>Program Code</b> (((Block Length) - 2) bytes)	<b>Checksum</b> (1 byte)
---------------------------------------	---	-----------------------------

Description:

**Program Code:** The program code has a length of ((**Block Length**) - 2) Byte, where the **Block Length** is provided in the previous header block.

### The EOT block

<b>02<sub>H</sub></b> (EOT Block)	<b>Last Codelength</b> (1 byte)	<b>Program Code</b> (Last Codelength bytes)	<b>Not Used</b> (((Block Length) - 3 - (Last Codelength)) bytes)	<b>Checksum</b> (1 byte)
--------------------------------------	------------------------------------	--	---	-----------------------------

Description:

**Last Codelength:** This Byte indicates the length of the program code in this EOT block.

**Program Code:** The last program code to be sent to the microcontroller

**Not used:** The length is ((**Block Length**) - 3 - (**Last Codelength**)) Bytes.



When trying to program 100TP page, some special error handling is provided.

In particular, in addition to the generic error code, the UART BSL Mode 0 option F0<sub>H</sub> may return:

- BLOCKFAULT indication (FF<sub>H</sub>) in case of wrong config sector page selection
- INPAGEOFFSETFAULT indication (F9<sub>H</sub>) in case at least one byte has an offset > 7E<sub>H</sub>, i.e. has a not in page offset or is targeting the page counter (refer to [Table 5-12](#)). In this case, the program for the valid Bytes is still performed.
- IDOFFSETFAULT indication (FA<sub>H</sub>) in case at least one byte is targeting the Customer\_ID reserved region when programming 100TP page 1. In this case, the program for the valid Bytes is still performed.
- COMBOFFSETFAULT indication (FB<sub>H</sub>) in case at least one byte is targeting the Customer\_ID reserved region when programming 100TP page 1 and at least 1 Byte has a not in page offset or is targeting the page counter. In this case, the program for the valid Bytes is still performed.

#### 4.4.2.3 Mode 1 - Code Execution inside RAM

Mode 1 is used to execute a user program in the RAM of the microcontroller at the address pointed by the RAM location 18000404<sub>H</sub>. The header block for this working mode has the following structure:

##### The header block

<b>00<sub>H</sub></b> (Header Block)	<b>01<sub>H</sub></b> (Mode 1 )	<b>Mode Data ( 5 bytes)</b>	<b>Checksum</b> (1 byte)
		Not Used	

**Mode Data** Description:

**Not used:** The five Bytes are not used and will be ignored in mode 1.

In working mode 1, the header block is the only transfer block to be sent by the host, no further serial communication is necessary. The microcontroller will exit the UART BSL mode, set the vector table in RAM at address 18000400<sub>H</sub> and branch to the address pointed by the standard reset handler (18000404<sub>H</sub>).

#### 4.4.2.4 Mode 2 - Code/Data download to NVM

Mode 2 is used to transfer a user program from the host to the NVM of the microcontroller via serial interface. This mode is not accessible if NVM protection is installed.

The header block for this working mode has the following structure:

**The header block**

00 <sub>H</sub> (Header Block)	02 <sub>H</sub> (Mode 2 )	Mode Data ( 5 bytes)					Checksum (1 byte)
		StartAddr 4 (MSB)	StartAddr 3	StartAddr 2	StartAddr 1 (LSB)	Block Length (1 byte)	

**Mode Data Description:**

**Start Addr 4, 3, 2, and 1:** 32-bit Start Address, which determines where to copy the received program codes in the NVM. This address must be aligned to the page address (Bit[6:0] = 0).

**Block Length:** The length of the following data blocks or EOT block. If data blocks are to be sent, the block length has to be 130 (128+2) Bytes. If only EOT block is sent, the block length has to be 131 (128+3) Bytes. Other block length values than 130 (data block) or 131 (EOT block) are not allowed.

*Note: If the data starts in a non-page address, PC host must fill up the beginning vacancies with 00<sub>H</sub> and provide the start address of that page. For e.g., if data starts in 11000F82<sub>H</sub>, the PC host will fill up the addresses 11000F80<sub>H</sub> and 11000F81<sub>H</sub> with 00<sub>H</sub> and provide the **Start Address** 11000F80<sub>H</sub> to microcontroller. Moreover, if data is only 8 Bytes, the PC host will also fill up the remaining addresses with 00<sub>H</sub> and transfer 128 data Bytes. The **Block Length** refers to the whole length (Block Type, data area and Checksum) of the following transfer block (data block or EOT block).*

After successfully receiving the header block, the microcontroller enters mode 2, during which the program codes are transmitted from the host to the microcontroller by data block and EOT block, which are described as below.

**The data block**

01 <sub>H</sub> (Data Block)	Program Codes (((Block Length) - 2) bytes)	Checksum (1 byte)
---------------------------------	---	----------------------

**Description:**

**Program Codes:** The program codes have a length of ((**Block Length**) - 2) Bytes, where **Block Length** is provided in the previous header block.

The EOT block

<b>02<sub>H</sub></b> (EOT Block)	<b>Last          Codelength</b> (1 byte)	<b>Program Code</b> (Last Codelength bytes)	<b>Not Used</b> (((Block Length) – 3 – (Last Codelength)) bytes)	<b>Checksum</b> (1 byte)
---	---	---	--	-----------------------------


Description:

**Last Codelength:** This Byte indicates the number of program code bytes in this EOT block.

**Program Code:** The last program code bytes to be sent to the microcontroller

**Not used:** The length is ((**Block Length**) - 3 - (**Last Codelength**)) Bytes.

The following Figures show examples of how to program one or several NVM pages using working mode 2.



**Figure 4-2 Single NVM Page program via working mode 2**




Figure 4-3 Multiple NVM Page program via working mode 2

#### 4.4.2.5 Mode 3 - Code Execution inside NVM

Mode 3 is used to execute a user program in the NVM of the microcontroller at the address pointed by the NVM location 11000004<sub>H</sub>. The header block for this working mode has the following structure:

##### The header block

<b>00<sub>H</sub></b> (Header Block)	<b>03<sub>H</sub></b> (Mode 3 )	<b>Mode Data ( 5 bytes)</b>	<b>Checksum</b> (1 byte)
		Not Used	

##### Mode Data Description:

**Not used:** The five Bytes are not used and will be ignored in mode 3.

In working mode 3, the header block is the only transfer block to be sent by the host, no further serial communication is necessary. The microcontroller will exit the UART BSL mode, set the vector table in NVM at the address 11000000<sub>H</sub> and jump to the address pointed by the NVM location 11000004<sub>H</sub>.

*Note: Jump to NVM will only occur when either (1) NVM is not protected and NVM content at 11000004<sub>H</sub> is not FF<sub>H</sub> or (2) when NVM is protected. In all other cases, firmware will put the device in sleep mode.*

#### 4.4.2.6 Mode 4 - NVM Erase

Mode 4 is used to erase different areas of the NVM. It supports mass erase of all the NVM sectors, individual erase of the sectors for linear area or for non-linear area and single page erase. This is determined by the Option Byte. This mode is not accessible if the NVM protection is enabled.

Different options supported are:

- Option 00<sub>H</sub> : NVM page erase
- Option 40<sub>H</sub> : NVM sector erase
- Option C0<sub>H</sub> : NVM Mass erase

**The header block for NVM page erase (with Option = 00<sub>H</sub>)**

00 <sub>H</sub> (Header Block)	04 <sub>H</sub> (Mode 4 )	Mode Data ( 5 bytes)					Checksum (1 byte)
		StartAddr 4 (MSB)	StartAddr 3	StartAddr 2	StartAddr 1 (LSB)	Option =00 <sub>H</sub> (1 byte)	

**Mode Data Description:**

**Start Addr High, Low:** 32-bit Start Address, which determines which NVM page to be erased. Address should be page aligned (Bit[6:0]=0).

**Option:** Set to 00<sub>H</sub> for page erase

When the Option Byte = 00<sub>H</sub>, this mode performs an erase of the NVM page specified by the provided address.

**The header block for NVM sector erase: (with Option = 40<sub>H</sub>)**

00 <sub>H</sub> (Header Block)	04 <sub>H</sub> (Mode 4 )	Mode Data ( 5 bytes)					Checksum (1 byte)
		StartAddr 4 (MSB)	StartAddr 3	StartAddr 2	StartAddr 1 (LSB)	Option =40 <sub>H</sub> (1 byte)	

**Mode Data Description:**

**Start Addr High, Low:** 32-bit Start Address, which determines which NVM sector to be erased. Address should be sector aligned (Bit[11:0]=0).

**Option:** Set to 40<sub>H</sub> for sector erase

When the Option Byte = 40<sub>H</sub>, this mode performs an erase of the NVM sector specified by the provided address. The time taken to erase a sector is max 4.5 ms.

**The header block for NVM mass erase: (with Option = C0<sub>H</sub>)**

00 <sub>H</sub> (Header Block)	04 <sub>H</sub> (Mode 4 )	Mode Data ( 5 bytes)			Option =C0 <sub>H</sub> (1 byte)	Checksum (1 byte)
		Not Used (4 bytes)				

**Mode Data Description:**

**Not used:** The four Bytes are not used and will be ignored in option C0<sub>H</sub>.

**Option:** Set to C0<sub>H</sub> for mass erase

When the Option Byte = C0<sub>H</sub>, this mode performs a mass erase of all the NVM sectors. The time taken will be max. 4.5 ms \* number of sectors, as the erase operation is done sequentially.

*Note:*

1. *In mode 4, a Block Type Error will be sent, if an invalid option Byte is received. Once password is set, no access to mode 4 is allowed and Protection Error will be sent.*
2. *NAC and NAD values will also be erased and the device will no longer be accessible in UART BSL, because NAC is invalid and default NAC will be used.*

#### 4.4.2.7 Mode 6 - NVM Protection

Mode 6 is used to enable or disable the NVM Protection Mode by the given user-password. The header block for this working mode has the following structure:

##### The header block

<b>00<sub>H</sub></b> (Header Block)	<b>06<sub>H</sub></b> (Mode 6 )	<b>Mode Data ( 5 bytes)</b>		<b>Checksum</b> (1 byte)
		<b>User-password</b> (1 byte)	<b>Not Used</b> (4 bytes)	

##### Mode Data Description

**User-password:** This Byte is given by user to enable or disable NVM protection mode.

**Not used:** The four Bytes are not used and will be ignored in mode 6.

In mode 6, the header block is the only transfer block to be sent by the host. If device is unprotected, the provided user-password will be set as NVM\_PASSWORD and internally stored. No further commands will be accepted until a power up or hardware reset. Afterwards, protection mode will be enabled.

However, if the NVM is already protected, the microcontroller will deactivate the Protection and erase the NVM if the user-password Byte matches the stored NVM\_PASSWORD Byte. If MSB of the NVM\_PASSWORD is 0, only NVM Linearly mapped sectors are erased. If the Bit is 1, both NVM Linearly and Non-linearly mapped regions are erased. No further commands will be accepted until a power up or hardware reset. Afterwards, protection mode will be disabled.



In case NVM is protected and the given user-password does not match the stored NVM\_PASSWORD, no actions will be triggered and a Protection Error (FD<sub>H</sub>) will be returned instead of Acknowledge.

*Note:*

1. Password value has to be different from 00<sub>H</sub> and FF<sub>H</sub>. If NVM\_PASSWORD is set to either 00<sub>H</sub> or FF<sub>H</sub> on an unprotected device, the protection will not be set and a protection error (FD<sub>H</sub>) will be returned.
2. When disabling NVM protection, together with NVM, the NAC and NAD values are erased too. As a result, after next reset, default NAD will be used and chip waits forever for the first FastLIN BSL frame.

**Table 4-6 Erase NVM during unprotection**

NVM_PASSWORD Bit 7	Description
0	Only linearly mapped NVM is erased.
1	Both linearly and non-linearly mapped NVM are erased.

#### 4.4.2.8 Mode A - NVM Readout, Chip ID, Checksum, FastLIN BSL entry command

Mode A is used to get 4 Bytes Chip ID data, NVM or 100TP page read, NVM or 100TP page or NVM mass checksum check depending on the Option Byte value in the header block.

In addition, the get Chip ID command is used as entry command for the FastLIN BSL mode.

Different options are supported:

- Option 00<sub>H</sub>: Get 4 Bytes Chip ID
- Option 10<sub>H</sub>: NVM page checksum check
- Option 18<sub>H</sub>: Mass NVM checksum check
- Option 50<sub>H</sub>: 100TP page checksum check
- Option C0<sub>H</sub>: NVM page read
- Option F0<sub>H</sub>: 100TP page read

#### The header block for Get 4 Byte Chip ID (Option = 00<sub>H</sub>)

00 <sub>H</sub> (Header Block)	0A <sub>H</sub> (Mode A)	Mode Data ( 5 bytes)		Checksum (1 byte)
		Not Used (4 bytes)	Option =00 <sub>H</sub> (1 byte)	

**Mode Data** Description:

**Not Used:** These Bytes are not used and will be ignored for Option 00<sub>H</sub>.

**Option:** Set to 00<sub>H</sub> for Get 4 Byte Chip ID.

If this command is successfully received, microcontroller will return an Acknowledge followed by 4 data Bytes and a single byte checksum. The order of the 4 Bytes of data are SFR ID, CHIP\_ID2, CHIP\_ID1 and CHIP\_ID0. Refer to [Chapter 5.2.1](#) for CHIP\_ID definition.

*Note: The checksum is calculated on the acknowledge and the 4 data bytes.*

**The header block for Get 4 Byte Chip ID as FastLIN entry (Option = 00<sub>H</sub>)**

In order to avoid unwanted entries, the FastLIN connection is established only if this command is successfully received during the active BSL connection window defined by the NAC. This command must then be the first FastLIN BSL command to be sent by the Host.

00 <sub>H</sub> (Header Block)	0A <sub>H</sub> (Mode A )	Mode Data ( 5 bytes)					Checksum (1 byte)
		NAD (1 byte)	BSL Entry Key			Option =00 <sub>H</sub> (1 byte)	
				'B' =42 <sub>H</sub> (1 byte)	'S' =53 <sub>H</sub> (1 byte)		'L' =4C <sub>H</sub> (1 byte)

**Mode Data** Description:

**NAD:** Node Address for Diagnostic, specifies the address of the active slave node. See [Chapter 3.1.9](#).

**BSL Entry Key:** "BSL" in ASCII.

**Option:** Set to 00<sub>H</sub> for Get 4 Byte Chip ID.

If this command is successfully received, the microcontroller returns an Acknowledge followed by 4 data Bytes and a single byte checksum. The order of the 4 Bytes of data are SFR ID, CHIP\_ID2, CHIP\_ID1 and CHIP\_ID0. Refer to [Chapter 5.2.1](#) for CHIP\_ID definition.

On successful completion of the sequence, FastLIN BSL is fully entered and all other commands can be executed.

*Note: The checksum is calculated on the acknowledge and the 4 data bytes.*

**The header block for NVM page checksum check (Option = 10<sub>H</sub>)**

00 <sub>H</sub> (Header Block)	0A <sub>H</sub> (Mode A)	Data Area					Checksum (1 byte)
		StartAddr High (1 byte)	StartAddr Low (1 byte)	Expected CHKSum High (1 byte)	Expected CHKSum Low (1 byte)	Option =10 <sub>H</sub> (1 byte)	

**Mode Data Description:**

**Start Addr High, Low:** Address of the NVM page for checksum check. (Address should be page aligned, Bit[6:0]=0).

**Expected CHKSum High, Low:** Expected checksum High/Low Byte.

**Option:** set to 10<sub>H</sub> to enable NVM page checksum check.

*Note: The start address provided with the header block must be shifted by 7 bits to the left and then added to the NVM start address to build the actual address, i.e. it is calculated as follows in Mode A Option C0<sub>H</sub>: Actual address = 11000000<sub>H</sub> + (StartAddrHigh << 15) + (StartAddrLow << 7).*

This option will trigger a checksum calculation (16 bits inverted XOR, refer to [Chapter 4.4.3](#)) over the whole page pointed by the address given in the header block and the result will then be compared with the expected checksum (provided as well by the user in the header frame). If the given address is a valid NVM address, the microcontroller will return an Acknowledge followed by four data Bytes and a single byte checksum. The Bytes are, in sequential order, pass/fail indication (00<sub>H</sub> if the calculated and expected checksum match, 80<sub>H</sub> if they differ), calculated checksum High Byte, calculated checksum Low Byte, and a final Byte equal to 00<sub>H</sub>.

*Note: The checksum is calculated on the acknowledge and the 4 data bytes.*

The input address should always be page aligned. In case it is not aligned, the address will be internally changed to point to the beginning of the addressed page so that checksum is always evaluated on a complete page.

In case the provided address is not a valid NVM address, the microcontroller will return a Block Type Error (FF<sub>H</sub>) instead of an Acknowledge (55<sub>H</sub>) followed by no further Bytes.

*Note: In case the address is pointing to an erased non linearly mapped page, the address is considered invalid and a Block Type Error (FF<sub>H</sub>) is returned.*

**The header block for Mass checksum check (Option = 18<sub>H</sub>)**

00 <sub>H</sub> (Header Block)	0A <sub>H</sub> (Mode A)	Mode Data ( 5 bytes)					Checksum (1 byte)
		Not Used (1 byte)	Not Used (1 byte)	Expected CHKSum High (1 byte)	Expected CHKSum Low (1 byte)	Option =18 <sub>H</sub> (1 byte)	

**Mode Data Description:**

**Not Used:** These Bytes are not used and will be ignored for Option 18<sub>H</sub>.

**Expected CHKSum High, Low:** Expected checksum High/Low Byte.

**Option:** set to 18<sub>H</sub> to enable mass checksum check.

This option will trigger a checksum calculation (16 bits inverted XOR, refer to [Chapter 4.4.3](#)) over all the linearly mapped sectors (including erased pages and sectors). The not linearly mapped sectors and 100TP pages are not included. The result will then be compared with the expected checksum (provided by the user in the header frame). The microcontroller will return an Acknowledge followed by four data Bytes and a single byte checksum. The Bytes are, in sequential order, pass/fail indication (00<sub>H</sub> if the calculated and expected checksum match, 80<sub>H</sub> if they differ), calculated checksum High Byte, calculated checksum Low Byte, and a final Byte equal to 00<sub>H</sub>.

*Note: The checksum is calculated on the acknowledge and the 4 data bytes.*

**The header block for 100TP page checksum check (Option = 50<sub>H</sub>)**

00 <sub>H</sub> (Header Block)	0A <sub>H</sub> (Mode A)	Data Area					Checksum (1 byte)
		100TP Page (1 byte)	Not Used (1 byte)	Expected CHKSum High (1 byte)	Expected CHKSum Low (1 byte)	Option =50 <sub>H</sub> (1 byte)	

**Mode Data Description:**

**100TP Page:** Selection of the 100TP Page to be checked (refer to [Figure 5-8](#)).

**Not Used:** This Byte is not used and will be ignored for Option 50<sub>H</sub>.

**Expected CHKSum High, Low:** Expected checksum High/Low Byte.

**Option:** set to 50<sub>H</sub> to enable 100TP page checksum check.

This option will trigger a checksum calculation (16 bits inverted XOR, refer to [Chapter 4.4.3](#)) over the whole 100TP page pointed by the address given in the header block and the result will then be compared with the expected checksum (provided as well by the user in the header frame). The 100TP page address has to be in accordance with the configuration sector address scheme described in the [Figure 5-8](#). If the given address is valid, the microcontroller will return an Acknowledge followed by four data Bytes and a single byte checksum. The Bytes are, in sequential order, pass/fail indication (00<sub>H</sub> if the calculated and expected checksum match, 80<sub>H</sub> if they differ), calculated checksum High Byte, calculated checksum Low Byte, and a final Byte equal to 00<sub>H</sub>.

In case the provided address is not valid, the microcontroller will return a Block Type Error (FF<sub>H</sub>) instead of an Acknowledge (55<sub>H</sub>) followed by no further Bytes.

*Note: The checksum is calculated on the acknowledge and the 4 data bytes.*

### The header block for NVM page read (Option C0<sub>H</sub>)

00 <sub>H</sub> (Header Block)	0A <sub>H</sub> (Mode A)	Mode Data ( 5 bytes)					Checksum (1 byte)
		StartAddr High (1 byte)	StartAddr Low (1 byte)	Not Used (1 byte)	Not Used (1 byte)	Option =C0 <sub>H</sub> (1 byte)	

#### Mode Data Description:

**Start Addr High, Low:** Address of the NVM page to be read (Address should be page aligned, Bit[6:0]=0).

**Not Used:** These Bytes are not used and will be ignored for Option C0<sub>H</sub>.

**Option:** set to C0<sub>H</sub> to enable NVM page read.

*Note: The start address provided with the header block has to be shifted by 7 bits to the left and then added to the NVM start address to build the actual address, i.e. it is calculated as follows in Mode A Option C0<sub>H</sub>: Actual address = 11000000<sub>H</sub> + (StartAddrHigh << 15) + (StartAddrLow << 7).*

This option will trigger a read of the addressed NVM page. Microcontroller will return an Acknowledge (55<sub>H</sub>) followed by the 128 NVM page data Bytes (starting from the least significant Byte of the page).

The input address should always be aligned with a page. In case it is not aligned, the address will be internally changed to point to the beginning of the addressed page so that the page Bytes are always returned ordered from the least to the most significant Byte.

In case the provided address is not a valid NVM address, the microcontroller will return a Block Type Error (FF<sub>H</sub>) instead of an Acknowledge (55<sub>H</sub>) followed by no further Bytes. To prevent user code to be read, this option is disabled if NVM is protected and only a Protection Error Byte (FD<sub>H</sub>) will be returned.

*Note: In case the address is pointing to an erased non linearly mapped page, the address is considered invalid and a Block Type Error (FF<sub>H</sub>) is returned.*

### The header block for 100TP page read (Option = F0<sub>H</sub>)

00 <sub>H</sub> (Header Block)	0A <sub>H</sub> (Mode A)	Mode Data ( 5 bytes)					Checksum (1 byte)
		Not Used (1 byte)	Not Used (1 byte)	Not Used (1 byte)	100TP Page (1 byte)	Option =F0 <sub>H</sub> (1 byte)	

#### Mode Data Description:

**Not Used:** These Bytes are not used and will be ignored for Option F0<sub>H</sub>.

**100TP Page:** Selection of the 100TP Page to be checked (refer to [Figure 5-8](#)).

**Option:** set to F0<sub>H</sub> to enable 100TP page read.

This option will trigger a read of the addressed 100TP page. Microcontroller will return an Acknowledge (55<sub>H</sub>) followed by the 128 100TP page data Bytes (starting from the least significant Byte of the page).

The 100TP page is selected by the CS Page Byte according to the scheme shown in [Figure 5-8](#).

In case an invalid 100TP page is selected the microcontroller will return a Block Type Error (FF<sub>H</sub>) instead of an Acknowledge (55<sub>H</sub>) followed by no further Bytes.

To prevent user code to be read, this option is disabled if NVM is protected (NVM password installed) and only a Protection Error Byte (FD<sub>H</sub>) will be returned.

#### All other values for option Byte

Block Type Error indication (FF<sub>H</sub>) is sent back.


In mode A, the header block is the only transfer block to be sent by the host. The microcontroller will return an Acknowledge followed by data Bytes if the header block is received successfully. If an invalid option is received, the microcontroller will return a Block Type Error indication (FF<sub>H</sub>) and no further Bytes.

#### 4.4.3 16 bits inverted XOR checksum

This checksum structure is used in BSL Mode A options 10<sub>H</sub>, 18<sub>H</sub>, 50<sub>H</sub> as a fast data integrity check. These modes will read the specified NVM range, calculate the checksum and compare it against the expected one provided as command parameter.

To calculate this checksum, all Half-Words (16 bits) of the selected NVM region are xored. The resulting value is then logically complemented (1's complement).

The following figure shows the calculation algorithm.



**Figure 4-4 16 bits inverted XOR checksum calculation**

#### 4.5 WDT1 refreshing

After a reset the WDT1 is starting with a long open window. WDT1 keeps on running while waiting for first UART frame. In case during the UART BSL waiting time, defined by NAC, a UART communication is detected, WTD1 is disabled and its status frozen.

Subsequently, before exiting to RAM or NVM in UART BSL modes 1 and 3 the watchdog is re-enabled and starts from the previously frozen state. The WDT1 is then still in long open window and the remaining valid time is equal to long open window minus the time between reset release and first UART communication. User program needs to trigger the WDT1 refresh accordingly.

## 5 NVM

Non Volatile Memory (NVM) is the flash module of the TLE986x which partly supports EEPROM emulation.

### 5.1 NVM overview

The NVM is a single block of NVM memory of up to 256 kBytes separated into Code and Data space. The following table shows the NVM address range.

**Table 5-1 NVM address range**

Address	Address Range
NSA to NEA	NVM memory

NSA and NEA values are shown in [Table 5-2](#):

**Table 5-2 NVM Size and Address Range**

NVM Size (kB)	NVM Starting Address (NSA)	NVM Linear Size, NVM CFLASH Size (NLS)	NVM DFLASH Starting Address	NVM DFLASH Size	NVM DFLASH End Address, NVM FLASH End Address (NEA)
36	11000000 <sub>H</sub>	8000 <sub>H</sub>	11008000 <sub>H</sub>	1000 <sub>H</sub>	11008FFF <sub>H</sub>
64	11000000 <sub>H</sub>	F000 <sub>H</sub>	1100F000 <sub>H</sub>	1000 <sub>H</sub>	1100FFFF <sub>H</sub>
128	11000000 <sub>H</sub>	1F000 <sub>H</sub>	1101F000 <sub>H</sub>	1000 <sub>H</sub>	1101FFFF <sub>H</sub>
256	11000000 <sub>H</sub>	3F000 <sub>H</sub>	1103F000 <sub>H</sub>	1000 <sub>H</sub>	1103FFFF <sub>H</sub>

*Note: An erased page is ECC-Clean and will not generate an ECC error.*

*Note: Reading an erased page in the Code space will return FF<sub>H</sub> and will not trigger any error.*

*Note: Reading an erased page in the Data space will return 00<sub>H</sub> and will also create an NVM Map Error NMI, if enabled in NMICON. As a consequence, an erased page in the Data space has to be written before it can be read without triggering an error.*

#### 5.1.1 NVM organisation

The NVM has 2 types of memory configuration, Code and Data. It is organised in sectors. Each NVM Sector is a block of 4 kBytes organised into blocks of 128 Bytes called Page. The page is the minimum data granularity for NVM (code and data) write and erase so, with this NVM structure, any NVM update, even when targeting only one byte, actually



involves 128 bytes. **Table 5-3** shows the sector address organisation of the first and last 4 sectors of the 256 kBytes NVM. The other sector organization can be simply derived per extension of the reported scheme. **Table 5-4** shows the page address organisation of NVM Sector 1 and it can be used as a reference for page organization of any NVM Sector.

**Table 5-3 NVM memory sector organisation**

Address	NVM Sector Number
11000000H to 11000FFFH	1
11001000H to 11001FFFH	2
11002000H to 11002FFFH	3
11003000H to 11003FFFH	4
1103C000H to 1103CFFFH	61
1103D000H to 1103DFFFH	62
1103E000H to 1103EFFFH	63
1103F000H to 1103FFFFH	64

**Table 5-4 NVM memory sector 1 page organisation**

Address	Page Number of NVM Sector
11000000H to 1100007FH	0
11000080H to 110000FFH	1
11000100H to 1100017FH	2
11000180H to 110001FFH	3
11000200H to 1100027FH	4

**Table 5-4 NVM memory sector 1 page organisation (cont'd)**

<b>Address</b>	<b>Page Number of NVM Sector</b>
11000280H to 110002FFH	5
11000300H to 1100037FH	6
11000380H to 110003FFH	7
11000400H to 1100047FH	8
11000480H to 110004FFH	9
11000500H to 1100057FH	10
11000580H to 110005FFH	11
11000600H to 1100067FH	12
11000680H to 110006FFH	13
11000700H to 1100077FH	14
11000780H to 110007FFH	15
11000800H to 1100087FH	16
11000880H to 110008FFH	17
11000900H to 1100097FH	18
11000980H to 110009FFH	19
11000A00H to 11000A7FH	20
11000A80H to 11000AFFH	21

**Table 5-4 NVM memory sector 1 page organisation (cont'd)**

<b>Address</b>	<b>Page Number of NVM Sector</b>
11000B00H to 11000B7FH	22
11000B80H to 11000BFFH	23
11000C00H to 11000C7FH	24
11000C80H to 11000CFFH	25
11000D00H to 11000D7FH	26
11000D80H to 11000DFFH	27
11000E00H to 11000E7FH	28
11000E80H to 11000EFFH	29
11000F00H to 11000F7FH	30
11000F80H to 11000FFFH	31

## 5.2 NVM configuration sectors organisation

The configuration sector contains important user data needed for proper system initialization.

### 5.2.1 Chip ID definition

The specific characteristics of the different variants of the product family are captured in the definition of the CHIP\_ID Bytes.

The Chip\_ID bytes can be read via BSL mode A. When triggered, this mode replies providing the 3 CHIP\_ID Bytes plus the content of the Identification Register (ID).

Please refer to the following tables for CHIP\_ID details. This is a variant specific identification number. The unique device specific identification number is described in [Table 5-11](#).

**Table 5-5 Chip ID Byte 0**

Res	MAX_FREQ	OP_AMP	Phases	DMA	PKG Type
-----	----------	--------	--------	-----	----------

**Table 5-6 Chip ID Byte 0 Bits Description**

Field	Bits	Description
PKG_Type	[1:0]	Package Type 00 VQFN-48 01 TQFP-48 10 Reserved 11 Reserved
DMA	2	DMA 0 with DMA 1 without DMA
Phases	3	Bridge driver number of phases 0 2 phases 1 3 phases
OP_AMP	4	Op Amp 0 with Op Amp 1 without Op Amp
Max Freq	[6:5]	Maximum Frequency 00 reserved 01 20 MHz 10 24MHz 11 40 MHz
Res	7	Reserved

**Table 5-7 Chip ID Byte 1**

NVM_SIZE	EEPROM_SIZE
----------	-------------

**Table 5-8 Chip ID Byte 1 Bits Description**

Field	Bits	Description
EEPROM_SIZE	[3:0]	EEPROM (non-linearly mapped NVM) Size 0000 0 Kbyte 0001 4 Kbyte 0010 8 Kbyte 0011 12 Kbyte 0100 16 Kbyte 0101 20 Kbyte 0110 24 Kbyte 0111 28 Kbyte 1000 32 Kbyte 1001 36 kByte 1010 40 Kbyte 1011 44 Kbyte 1100 48 Kbyte 1101 52 Kbyte 1110 56 Kbyte 1111 60 Kbyte
NVM_SIZE	[7:4]	total NVM Size 0000 Res 0001 256 Kbyte 0010 Res 0011 36 Kbyte 0100 Res 0101 Res 0110 Res 0111 64 Kbyte 1000 Res 1001 Res 1010 Res 1011 Res 1100 Res 1101 Res 1110 Res 1111 128 Kbyte

**Table 5-9 Chip ID Byte 2**

Res	VARIANT_ID
-----	------------

**Table 5-10 Chip ID Byte 2 Bits Description**

Field	Bits	Description
VARIANT_ID	[3:0]	Variant ID
Res	[7:4]	Reserved

### 5.2.2 100 Time Programmable data

User has eight 100 time programmable pages. The first one is used to store user configuration parameters for measurement interface and sense amplifier as well as ADC1 calibration parameters. These parameters are usually determined in the user application and might require several iterations before the best fit is found.

The values of the first page, from offset  $10_H$  to  $63_H$ , are automatically copied into the dedicated SFR registers after every power on reset, brown out reset or wake-up reset from sleep mode thus replacing the registers default reset values. The user can check them by reading the dedicated SFRs or by reading directly the content of the page.

The first 4 Bytes of the first 100TP page are used to store a device ID that can be read by the user. The content of these 4 bytes are preloaded prior to shipment and cannot be modified by the user. In case the user tries to write these values via the 100TP page writing features offered in BSL or via NVM user routine, an error is reported and the original content of the bytes is preserved. The Customer\_ID definition is described in [Figure 5-1](#).

The data stored in this first 100 time programmable page can be found in [Table 5-11](#).

To read data stored in the 100TP pages, refer to [Section 5.3.11](#).

To perform the programming of these pages, the user is required to preload the contents to be programmed into the RAM as listed in [Table 5-12](#). The offset entered for the programming does not need to be in sequential order. Once a page has been programmed 100 times, no further programming on that page is allowed. In the last Byte of each 100TP page a program counter is stored (not changeable by user).

Since part of the data stored in the first 100TP page are used as trim or configuration data at reset, the content is protected by an in-page checksum (XOR of the first 126 bytes of the page) stored at one before last byte of the page (in-page offset  $7E_H$ , refer to [Table 5-11](#)). User is required to properly calculate and update the checksum when re-programming the 100TP page 1.

**Note: At power on reset, brown out reset or wake-up reset from sleep mode, the firmware checks the checksum of the first 100TP page. In case the checksum is not correct, The data stored from offset  $10_H$  to  $63_H$  are not downloaded into the SFRs and backup values are used instead.**

For further information regarding 100TP page program, refer to [Section 5.3.12](#).

**Table 5-11 100-Time Programmable Page 1**

<b>Data Offset</b>	<b>SFR / Variable Name</b>	<b>Description</b>	<b>Default Value</b>	<b>Back-up Value<sup>1)</sup></b>
00 <sub>H</sub> to 03 <sub>H</sub>	CUSTOMER_ID	Device ID for user	Device ID dependent	N.A.
04 <sub>H</sub>	GAIN_VS_10B	Calibration gain for supply voltage measurement	Chip Individual	N.A.
05 <sub>H</sub>	OFFSET_VS_10B	Calibration offset for supply voltage measurement	Chip Individual	N.A.
06 <sub>H</sub>	GAIN_VBAT_SENS E_10B	Calibration gain for battery voltage measurement	Chip Individual	N.A.
07 <sub>H</sub>	OFFSET_VBAT_SE NSE_10B	Calibration offset for battery voltage measurement	Chip Individual	N.A.
08 <sub>H</sub>	GAIN_VMON_ATT_1_5	Calibration gain for high voltage monitoring input voltage measurement	Chip Individual	N.A.
09 <sub>H</sub>	OFFSET_VMON_A TT_1_5	Calibration offset for high voltage monitoring input voltage measurement	Chip Individual	N.A.
0A <sub>H</sub>	CONFIG_VERS	Configuration Sector version	02 <sub>H</sub>	N.A.
0B <sub>H</sub>	Reserved	Reserved	00 <sub>H</sub>	N.A.
0C <sub>H</sub> to 0D <sub>H</sub>	CFLASH_PW	Linearly mapped region protection removal password	0000 <sub>H</sub>	N.A.
0E <sub>H</sub> to 0F <sub>H</sub>	DFLASH_PW	Non-Linearly mapped region protection removal password	0000 <sub>H</sub>	N.A.
10 <sub>H</sub> to 13 <sub>H</sub>	MEAS_ADC2_CTRL 1	Measurement unit: Control register 1	00000000 H	00000000 H
14 <sub>H</sub> to 17 <sub>H</sub>	MEAS_ADC2_CTRL 2	Measurement unit: Control register 2	00000703 H	00000703 H
18 <sub>H</sub> to 1B <sub>H</sub>	MEAS_ADC2_SQ1_4	Channel controller: Measurement channel enable Bits of cycle 1 to 4	29362837 H	29362837 H
1C <sub>H</sub> to 1F <sub>H</sub>	MEAS_ADC2_SQ5_8	Channel controller: Measurement channel enable Bits of cycle 5 to 8	28372836 H	28372836 H

**Table 5-11 100-Time Programmable Page 1 (cont'd)**

<b>Data Offset</b>	<b>SFR / Variable Name</b>	<b>Description</b>	<b>Default Value</b>	<b>Back-up Value<sup>1)</sup></b>
20 <sub>H</sub> to 23 <sub>H</sub>	MEAS_ADC2_SQ9_10	Channel controller: Measurement channel enable Bits of cycle 9 to 10	00002936 H	00002936 H
24 <sub>H</sub> to 27 <sub>H</sub>	ADC2_CAL_CH0_1	Calibration unit: Calibration of channel 0 and 1	Chip Individual	Chip Individual
28 <sub>H</sub> to 2B <sub>H</sub>	ADC2_CAL_CH2_3	Calibration unit: Calibration of channel 2 and 3	Chip Individual	Chip Individual
2C <sub>H</sub> to 2F <sub>H</sub>	ADC2_CAL_CH4_5	Calibration unit: Calibration of channel 4 and 5	Chip Individual	Chip Individual
30 <sub>H</sub> to 33 <sub>H</sub>	ADC2_FILT_COEFF0_5	IIR filter: Filter coefficients of ADC channels 0 to 5	00000AAA H	00000AAA H
34 <sub>H</sub> to 37 <sub>H</sub>	ADC2_FILT_UP_CTRL	Postprocessing: Upper threshold filter enable	00000F3F H	00000F3F H
38 <sub>H</sub> to 3B <sub>H</sub>	ADC2_FILT_LOW_CTRL	Postprocessing: Lower threshold filter enable	00000F3F H	00000F3F H
3C <sub>H</sub> to 3F <sub>H</sub>	ADC2_TH0_3_LOWER	Postprocessing: Lower comparator trigger level of channels 0 to 3	182F423A H	182F423A H
40 <sub>H</sub> to 43 <sub>H</sub>	ADC2_TH4_5_LOWER	Postprocessing: Lower comparator trigger level of channels 4 to 5	00009A00 H	00009A00 H
44 <sub>H</sub> to 47 <sub>H</sub>	ADC2_TH6_9_LOWER	Postprocessing: Lower comparator trigger level of channels 6 to 9	C6D39EC D <sub>H</sub>	C6D39EC D <sub>H</sub>
48 <sub>H</sub> to 4B <sub>H</sub>	ADC2_TH0_3_UPPER	Postprocessing: Upper comparator trigger level of channels 0 to 3	ABBDC5C 0 <sub>H</sub>	ABBDC5C 0 <sub>H</sub>
4C <sub>H</sub> to 4F <sub>H</sub>	ADC2_TH4_5_UPPER	Postprocessing: Upper comparator trigger level of channels 4 to 5	0000BC00 H	0000BC00 H



**Table 5-11 100-Time Programmable Page 1 (cont'd)**

<b>Data Offset</b>	<b>SFR / Variable Name</b>	<b>Description</b>	<b>Default Value</b>	<b>Back-up Value<sup>1)</sup></b>
50 <sub>H</sub> to 53 <sub>H</sub>	ADC2_CNT0_3_LO WER	Postprocessing: Lower counter trigger level of channels 0 to 3	12131312 H	12131312 H
54 <sub>H</sub> to 57 <sub>H</sub>	ADC2_CNT4_5_LO WER	Postprocessing: Lower counter trigger level of channels 4 to 5	0000A0A H	0000A0A H
58 <sub>H</sub> to 5B <sub>H</sub>	ADC2_CNT0_3_UP PER	Postprocessing: Upper counter trigger level of channels 0 to 3	12131B1A H	12131B1A H
5C <sub>H</sub> to 5F <sub>H</sub>	ADC2_CNT4_5_UP PER	Postprocessing: Upper counter trigger level of channels 4 to 5	00001212 H	00001212 H
60 <sub>H</sub> to 63 <sub>H</sub>	ADC2_MMODE0_5	Postprocessing: Overvoltage measurement mode of channels 0 to 5	00000000 H	00000000 H
64 <sub>H</sub> to 6B <sub>H</sub>	Reserved	Reserved	00 <sub>H</sub>	N.A.
6C <sub>H</sub>	CHIP_ID_BYTE_00	Chip Id Byte 00 <sup>2)</sup>	Chip Individual	N.A.
6D <sub>H</sub>	CHIP_ID_BYTE_01	Chip Id Byte 01 <sup>2)</sup>	Chip Individual	N.A.
6E <sub>H</sub>	CHIP_ID_BYTE_02	Chip Id Byte 02 <sup>2)</sup>	Chip Individual	N.A.
6F <sub>H</sub>	CHIP_ID_BYTE_03	Chip Id Byte 03 <sup>2)</sup>	Chip Individual	N.A.
70 <sub>H</sub>	CHIP_ID_BYTE_04	Chip Id Byte 04 <sup>2)</sup>	Chip Individual	N.A.
71 <sub>H</sub>	CHIP_ID_BYTE_05	Chip Id Byte 05 <sup>2)</sup>	Chip Individual	N.A.
72 <sub>H</sub>	CHIP_ID_BYTE_06	Chip Id Byte 06 <sup>2)</sup>	Chip Individual	N.A.
73 <sub>H</sub>	CHIP_ID_BYTE_07	Chip Id Byte 07 <sup>2)</sup>	Chip Individual	N.A.

**Table 5-11 100-Time Programmable Page 1 (cont'd)**

<b>Data Offset</b>	<b>SFR / Variable Name</b>	<b>Description</b>	<b>Default Value</b>	<b>Back-up Value<sup>1)</sup></b>
74 <sub>H</sub>	CHIP_ID_BYTE_08	Chip Id Byte 08 <sup>2)</sup>	Chip Individual	N.A.
75 <sub>H</sub>	CHIP_ID_BYTE_09	Chip Id Byte 09 <sup>2)</sup>	Chip Individual	N.A.
76 <sub>H</sub>	CHIP_ID_BYTE_10	Chip Id Byte 10 <sup>2)</sup>	Chip Individual	N.A.
77 <sub>H</sub>	CHIP_ID_BYTE_11	Chip Id Byte 11 <sup>2)</sup>	Chip Individual	N.A.
78 <sub>H</sub>	CS_SA_WITH_PROT_EN	When set to A5 <sub>H</sub> , enables Service Algorithm even on protected NVM Data Sector.	00 <sub>H</sub>	N.A.
79 <sub>H</sub>	CS_USER_CAL_STARTUP_EN	Enable Byte for user calibration data download during startup. If value=0xC3 then the download is enabled	00 <sub>H</sub>	N.A.
7A <sub>H</sub>	CS_USER_CAL_XADDH	High Byte of the RAM starting address where downloaded data has to be stored(0xF0 for RAM initial address)	00 <sub>H</sub>	N.A.
7B <sub>H</sub>	CS_USER_CAL_XADDL	LOW Byte of the RAM starting address where downloaded data has to be stored(0x00 for RAM initial address)	00 <sub>H</sub>	N.A.
7C <sub>H</sub>	CS_USER_CAL_100TP_PAGE	100TP page where calibration data has to be downloaded from. By default 100TP page1 should be used (Value=0x11)	00 <sub>H</sub>	N.A.
7D <sub>H</sub>	CS_USER_CAL_NUM	Number of Bytes to be downloaded starting from the first Byte of the selected 100TP page.	00 <sub>H</sub>	N.A.

**Table 5-11 100-Time Programmable Page 1 (cont'd)**

Data Offset	SFR / Variable Name	Description	Default Value	Back-up Value <sup>1)</sup>
7E <sub>H</sub>	CHECKSUM_100TP_P1	XOR of the first 126 Bytes of 100TP page 1.	Chip Individual	N.A.
7F <sub>H</sub>	PROG_TIMES_100TP_P1	This reflects the number of times that this page has been programmed. (Up to a maximum of 100 times.)	00 <sub>H</sub>	N.A.

1) Values used during startup for analog module trimming in case a checksum error on 100TP page 1 is detected. Refer to [Chapter 3.1.5](#).

2) This is a unique device specific identification number. The variant specific identification number is described in [Chapter 5.2.1](#).

**Table 5-12 RAM preloading for 100 Time Programmable page programming**

RAM Address	Function
18000400 <sub>H</sub>	Number of Bytes to be programmed (i.e. <b>N</b> , up to a maximum of 127 <sup>1)</sup> Bytes)
18000401 <sub>H</sub>	100TP offset 1
18000402 <sub>H</sub>	100TP data 1 to be programmed
18000403 <sub>H</sub>	100TP offset 2
18000404 <sub>H</sub>	100TP data 2 to be programmed
.....	....
18000401 <sub>H</sub> + ((N-1) x 2)	100TP offset N
18000402 <sub>H</sub> + ((N-1) x 2)	100TP data N to be programmed

1) The maximum number of bytes that the user can load into the 100TP pages is limited to 127 since last byte is used as a program operation counter. To ensure that the page are not programmed more than 100 times, even not by accident, the counter byte (last byte in the page) can be read but not overwritten by the user.




Figure 5-1 Customer\_ID definition

### 5.3 NVM user routines organisation

The NVM user routines are BootROM routines called by user and placed from the address 0000383D<sub>H</sub> to 00003925<sub>H</sub>. The complete list of NVM user routines can be found in [Table 5-13](#).

**Table 5-13 NVM user routines list**

Address	Routine	Description
00003925 <sub>H</sub>	USER_CFLASH_WR_PROT_EN	To enable write protection on the linearly mapped NVM sectors.
0000391D <sub>H</sub>	USER_CFLASH_WR_PROT_DIS	To disable write protection on the linearly mapped NVM sectors.
00003915 <sub>H</sub>	USER_CFLASH_RD_PROT_EN	To enable read protection on the linearly mapped NVM sectors.
0000390D <sub>H</sub>	USER_CFLASH_RD_PROT_DIS	To disable read protection on the linearly mapped NVM sectors.
00003905 <sub>H</sub>	USER_DFLASH_WR_PROT_EN	To enable write protection on the non linearly mapped NVM sectors.
000038FD <sub>H</sub>	USER_DFLASH_WR_PROT_DIS	To disable write protection on the non linearly mapped NVM sectors.
000038F5 <sub>H</sub>	USER_DFLASH_RD_PROT_EN	To enable read protection on the non linearly mapped NVM sectors.
000038ED <sub>H</sub>	USER_DFLASH_RD_PROT_DIS	To disable read protection on the non linearly mapped NVM sectors.
000038E5 <sub>H</sub>	USER_OPENAB	To open the assembly buffer for writing
000038DD <sub>H</sub>	USER_PROG	To program the NVM
000038D5 <sub>H</sub>	USER_ERASEPG	To erase an NVM page
000038CD <sub>H</sub>	USER_ABORTPROG	To abort the NVM programming by closing the assembly buffer
000038C5 <sub>H</sub>	USER_NVMRDY	To access if the NVM is in ready to read status
000038BD <sub>H</sub>	USER_READ_CAL	To read the NVM calibration data.
000038B5 <sub>H</sub>	USER_NVM_CONFIG	To read the NVM configuration status

**Table 5-13 NVM user routines list (cont'd)**

Address	Routine	Description
000038AD <sub>H</sub>	USER_NVM_ECC2ADDR	To read the NVM ECC2 address
0000389D <sub>H</sub>	USER_MAPRAM_INIT	To initialize MapRAM
00003895 <sub>H</sub>	USER_VERIFY_PAGE 1)	To perform a page verify
0000388D <sub>H</sub>	USER_ERASE_SECTOR_VERIFY 1)	To perform a sector erase verify
00003885 <sub>H</sub>	USER_ERASEPG_VERIFY 1)	To perform a page erase verify
00003875 <sub>H</sub>	USER_READ_100TP	To read the NVM 100TP parameter data
0000386D <sub>H</sub>	USER_100TP_PROG	To perform the 100TP program. (This can be used 100 times per 100TP page)
00003865 <sub>H</sub>	USER_ERASE_SECTOR	To erase an NVM Sector
00003855 <sub>H</sub>	USER_NVMCLKFAC_SET	To set NVMCLKFAC Bit in SYSCON0
0000384D <sub>H</sub>	USER_RAM_MBIST_START	To perform a sequential checkerboard and inverted checkerboard test on the RAM.
00003845 <sub>H</sub>	USER_NVM_ECC_CHECK	To trigger a complete NVM read and provide cumulated ECC single bit error indication.
0000383D <sub>H</sub>	USER_ECC_CHECK	To provide cumulated ECC single bit error indication since last call of the function.

1) This function is not available for variants with 256KB flash.

**Table 5-14 NVM User Routines Maximum Stack Usage**

Routine	Maximum Stack Usage
USER_CFLASH_WR_PROT_EN	0000 <sub>H</sub>
USER_CFLASH_WR_PROT_DIS	0000 <sub>H</sub>
USER_CFLASH_RD_PROT_EN	0000 <sub>H</sub>
USER_CFLASH_RD_PROT_DIS	0000 <sub>H</sub>

**Table 5-14 NVM User Routines Maximum Stack Usage (cont'd)**

<b>Routine</b>	<b>Maximum Stack Usage</b>
USER_DFLASH_WR_PROT_EN	0000 <sub>H</sub>
USER_DFLASH_WR_PROT_DIS	0000 <sub>H</sub>
USER_DFLASH_RD_PROT_EN	0000 <sub>H</sub>
USER_DFLASH_RD_PROT_DIS	0000 <sub>H</sub>
USER_OPENAB	0038 <sub>H</sub>
USER_PROG	00B0 <sub>H</sub>
USER_ERASEPG	0058 <sub>H</sub>
USER_ABORTPROG	0010 <sub>H</sub>
USER_NVMRDY	0000 <sub>H</sub>
USER_READ_CAL	0030 <sub>H</sub>
USER_NVM_CONFIG	000C <sub>H</sub>
USER_NVM_ECC2ADDR	000C <sub>H</sub>
USER_MAPRAM_INIT	0020 <sub>H</sub>
USER_VERIFY_PAGE <sup>1)</sup>	004C <sub>H</sub>
USER_ERASE_SECTOR_VERIFY <sup>1)</sup>	0058 <sub>H</sub>
USER_ERASEPG_VERIFY <sup>1)</sup>	0044 <sub>H</sub>
USER_READ_100TP	0030 <sub>H</sub>
USER_100TP_PROG	0084 <sub>H</sub>
USER_ERASE_SECTOR	0030 <sub>H</sub>
USER_NVMCLKFAC_SET	0008 <sub>H</sub>
USER_RAM_MBIST_START	01D0 <sub>H</sub>
USER_NVM_ECC_CHECK	0020 <sub>H</sub>
USER_ECC_CHECK	0020 <sub>H</sub>

<sup>1)</sup> This function is not available for variants with 256KB flash.

### 5.3.1 Opening assembly buffer routine

The NVM programming routine consists of two parts: The assembly buffer opening routine, and the programming and verification routine.

The Open Assembly buffer routine reads the content of the physical page into a NVM internal RAM memory block (Assembly Buffer). The address of the page to be read is provided with the OpenAB function call. Once the OpenAB call has been executed

successfully the user can update the content of the Assembly Buffer (128 bytes) by (over)writing the data starting from the address handed over to the OpenAB function.

In case the provided address targets the NVM non-linearly mapped data region, before copying the data, the OpenAB routine will check to which physical page the provided address is linked and make the data of this physical page available in the Assembly Buffer.

In order to prepare the data for the next program operation, the open assembly buffer routine then accesses the data stored in the MapRAM and NVM array (Data Block and MapBlock) related to the address provided as input. While accessing this data, the routine performs a consistency check of the read information and reports a proper warning or fail to the user by means of the bit 0, 1, 2 and 3 of the return values ([Table 5-16](#)). The performed check and related warnings/errors depend on the region to which the addressed page belongs, as described in [Table 5-15](#):

**Table 5-15 Open Assembly Buffer subroutine return value for ECC check**

NVM Region	ECC Fail in MapRAM	ECC Fail in MapBlock	ECC Fail in Data Block
Code Region	not applicable	Not applicable	bit 1 set, only warning, AB is opened
Data region	bits 0 and 3 set. Error, AB not opened	bit 2 set, only warning, AB is opened	bit 1 set, only warning, AB is opened

*Note: The assembly buffer opening routine needs to be executed successfully before the NVM programming routine can be called.*

**Table 5-16 Opening assembly buffer subroutine**

Subroutine	<b>000038E5H: USER_OPENAB</b> Prototype: unsigned char <b>USER_OPENAB</b> (int *Address)
------------	--



**Table 5-16 Opening assembly buffer subroutine (cont'd)**

<b>Input</b>	<b>*Address(int pointer):</b> pointer to the NVM address to be programmed.
<b>Output</b>	<p><b>Return value (unsigned char):</b></p> <p>Bit 0: Pass or fail              0 = Assembly Buffer is successfully opened              1 = Assembly Buffer cannot be opened.</p> <p>Bit 1: Data Block ECC Pass or fail              0 = Data Block has no ECC2 fail              1 = Data Block has at least one ECC2 fail</p> <p>Bit 2: Map Block ECC Pass or fail              0 = Map Block has no ECC2 fail              1 = Map Block has at least one ECC2 fail</p> <p>Bit 2 is used only for pages in Data sector</p> <p>Bit 3: MapRAM ECC Pass or fail              0 = MapRAM has no ECC2 fail              1 = MapRAM has at least one ECC2 fail</p> <p>Bit 3 is used only for pages in Data sector.</p> <p>Bit 7: Execution Pass/Fail status              0 = Pass: Routine was correctly executed.              1 = Fail: Routine was not executed</p> <p>Possible reasons of failure:</p> <ul style="list-style-type: none"> <li>- Corrupted NVM data sector.</li> <li>- The range of the address is protected.</li> <li>- The range of the address is incorrect.</li> </ul> <p>Possible reason for execution fail:</p> <ul style="list-style-type: none"> <li>- Routine called as nested call during the execution of another NVM routine (e.g. via RAM branching)</li> <li>- Assembly Buffer is already opened.</li> </ul>

The input address will be page aligned internally, bit[6:0] = don't care. Once assembly buffer is opened, user must either proceed with the standard program flow (refer to [Figure 0-4](#)) or close the assembly buffer using the dedicated abort programming user routine (refer to [Chapter 5.3.8](#)). All other sequences are not allowed and might lead to loss of data. Please check the flow diagram in [Figure 5-15](#), it depicts the usage of the USER\_OPENAB function.

### 5.3.2 NVM programming routine

There are 2 types of programming available, Type 1 or Type 2 (Type 1 without or Type 2 with RAM background activity during NVM operation).


For Type 1 programming, the flow control is always kept by the BootROM NVM programming routine. Consequently, no other operations can be run in parallel thus avoiding making use of the NVM operation waiting time. In Type 2 programming, the BootROM routine starts the write operation and then gives back control to the user software by branching to the RAM address 18000400<sub>H</sub>. In this scenario, the user software needs to reside in RAM because no access to the NVM is possible while internal program sequence is on-going. The user software needs to hand back the control to the NVM programming routine, which continues with polling the busy Bit.

A description of the BootROM programming routine is provided in the following [Table 5-17](#). More information on the support for background activity during NVM operation can be found in [Section 5.4.2](#).


The program operation is executed on the page selected by the previously called USER\_OPENAB. If the addressed page is already programmed, then an erase will be applied as well, see timing diagrams below. In case the target page belongs to the NVM Data region, at the end of a successful program operation, the USER\_PROG routine properly updates the MapRAM information mapping the page just written and randomly selects a proper spare page between the available (not written and not faulty) pages. In case, for any reason, a valid spare page cannot be found, the routine returns a proper error indication. In such case all data previously written, including the page just written is still accessible (no data loss). Please check the flow diagram in [Figure 5-15](#), it depicts the usage of the USER\_PROG function.

#### Timing diagrams


In the following the timing diagrams for various USER\_PROG usecases are displayed. The colored areas in the beginning and the end of a block represent the bootrom preamble and postamble code (these are not timing accurate).




**Figure 5-2 Programming an erased paged, applies to code flash as well as to data flash**




**Figure 5-3** Programming an erased paged with enabled retry (corrective action = 1), applies to code flash as well as to data flash




**Figure 5-4** Programming an used paged, applies to code flash only



**Figure 5-5** Programming an used paged with enabled retry (corrective action = 1), applies to code flash only



**Figure 5-6** Programming an used paged, applies to data flash only



**Figure 5-7 Programming an used paged with enabled retry (corrective action = 1), applies to data flash only**

**Table 5-17 Programming subroutine**

Subroutine	<p><b>000038DDH: USER_PROG</b></p> <p>Prototype:          unsigned char <b>USER_PROG</b>(char PROG_FLAG)</p>
------------	--

**Table 5-17 Programming subroutine (cont'd)**

<p><b>Input</b></p>	<p><b>PROG_FLAG (char):</b> Byte for controlling the programming routine.</p> <p>Bit 0: RAM branching control bit          0 = RAM branching disabled          1 = RAM branching enabled</p> <p>Bit 1: Corrective action (retry and disturb handling) control bit          0 = Corrective actions disabled          1 = Corrective actions enabled</p> <p>Bit 2: Failing page erase control bit when addressing non linearly mapped sector (refer to <a href="#">Chapter 5.4.4.2</a> for more details)          0 = Failing page erase enabled. The programmed data are erased in case of fail. If the page was already used, old data are kept.          1 = Failing page erase disabled. Programmed data are not erased in case of fail. If page was already used, old data are not kept and the new failing data are accessible by reading the target page.</p>
---------------------	--

**Table 5-17 Programming subroutine (cont'd)**

<b>Output</b>	<p><b>Return value (unsigned char):</b></p> <p>Bit 0 Pass or Fail. This bit is the OR of the bits 4, 5, 6 and 7</p> <ul style="list-style-type: none"> <li>0 = Programming completed successfully. No errors occurred</li> <li>1 = Programming failed. At least one error occurred</li> </ul> <p>Bit 1-3: Reserved</p> <p>Bit 4: Verify Pass/Fail</p> <ul style="list-style-type: none"> <li>0 = Pass: The verification of the programmed data passed</li> <li>1 = Fail: The verification of the programmed data failed</li> </ul> <p>Bit 5: Emergency Operation Pass/Fail</p> <ul style="list-style-type: none"> <li>0 = Pass: The normal flow of the program operation has not been interrupted by an emergency operation request.</li> <li>1 = Fail: The normal flow of the program operation has not been completed due to a request of an emergency operation</li> </ul> <p>Bit 6: Spare page selection Pass/Fail (Valid only for operation run on NVM Data pages)</p> <ul style="list-style-type: none"> <li>0 = Pass: A new random spare page has been properly selected</li> <li>1 = Fail: The random spare page selection failed. No random spare page selected</li> </ul> <p>Bit 7: Execution Pass/Fail status</p> <ul style="list-style-type: none"> <li>0 = Pass: Routine execution could be properly started</li> <li>1 = Fail: Routine execution could not be properly started due to missing required setting (Assembly Buffer not opened, target region write protected, nested call execution)</li> </ul> <p>Note: No NVM prog, erase or verify routine can be called until this NVM operation is completed.</p>
---------------	---

### 5.3.3 Page Verify Routine

**Note: This function is not available for variants with 256KB flash.**

This user routine performs a verify on the target page using the Hard Read Level Erased and Hard Read Level Programmed (refer to **Figure 5-10** for read level details). The address of the target page is provided as input parameter.

In case the target page belongs to the linear code flash region, the routine performs the check on the target page and returns the page status. The routine first reads the page at standard read level and then compares the data read with the content read with Hard Read levels. In case an ECC fail is found or data are not identical at all the three used

read levels, a fail is returned (03<sub>H</sub>, 05<sub>H</sub> or 07<sub>H</sub> depending on which read level the verify is failing).

In case the page belongs to the non-linearly mapped data flash, the routine first accesses the MapRAM to check that the target page is mapped. In case no valid mapping for the page is found (invalid physical page or ECC fail) a proper error is reported (41<sub>H</sub>). If a valid mapping is found, the routine performs the page verify on the related physical page and its status is returned.

The routine is not performed in case write protection is set on the target region. In this case, an error (81<sub>H</sub>) is returned and the verify is not executed. In such case, the user is required to (temporarily) disable write protection on the target region before calling the routine.

The routine cannot be executed during any other NVM operation (it cannot be called as nested call inside other NVM related user routines.)

**Note: A fail returned by this function does not mean the page is no longer readable, it means that at least some cells have reached the Hard Read levels, a refresh of the page is recommended.**

**Table 5-18 Page verify subroutine**

<b>Subroutine</b>	<b>00003895H: USER_VERIFY_PAGE</b> Prototype: unsigned char <b>USER_VERIFY_PAGE</b> (int NVMPageAddr)
-------------------	---

**Table 5-18 Page verify subroutine (cont'd)**

<b>Input</b>	<b>NVMPageAddr (int):</b> NVM page address to be checked, page aligned address
<b>Output</b>	<p><b>Return value (char):</b></p> <p>Bit 0: Pass or Fail. It is the OR of the bits 1, 2, 6 and 7          0 = Overall pass          1 = Overall fail</p> <p>Bit 1: Page verify on Hard Read Level Erased Pass or Fail.          0 = Page verify on Hard Read Level Erased pass          1 = Page verify on Hard Read Level Erased fail</p> <p>Bit 2: Page verify on Hard Read Level Programmed Pass or Fail.          0 = Page verify on Hard Read Level Programmed pass          1 = Page verify on Hard Read Level Programmed fail</p> <p>Bit 3 to 5: Reserved</p> <p>Bit 6: MapRAM check Pass or Fail (valid only when addressing the DFLASH)          0 = Pass: No MapRAM fail found          1 = Fail: MapRAM fail found (Invalid page)</p> <p>Bit 7: Execution Pass/Fail status          0 = Pass: Routine execution could be properly started          1 = Fail: Routine execution could not be properly started due to missing required setting (e.g.: Opened Assembly Buffer, nested call execution, invalid address, write protection set)</p> <p>Note: No NVM prog, erase or verify routine can be called until this NVM operation is completed.</p>

### 5.3.4 NVM page erasing routine

Similarly, there are 2 types of erasing available, Type 1 or Type 2 (Type 1 without or Type 2 with RAM background activity during NVM operation). Details in the following table. Please check the flow diagram in [Figure 5-15](#), it depicts the usage of the USER\_ERASEPG function.



**Table 5-19 Page erasing subroutine**

<p><b>Subroutine</b></p>	<p><b>000038D5H: USER_ERASEPG</b>          Prototype:          unsigned char <b>USER_ERASEPG</b>(int *NVMPPageAddr, char RAM_RTNE_BRNCHNG)</p>
<p><b>Input</b></p>	<p><b>*NVMPPageAddr (int pointer):</b> pointer to the NVM address (page aligned) to be erased  <b>RAM_RTNE_BRNCHNG (char):</b> To enable or disable background execution from RAM.          Bit 0: RAM branching control bit              0 = RAM branching disabled              1 = RAM branching enabled</p>
<p><b>Output</b></p>	<p><b>Return value (unsigned char):</b>          Bit 0: Pass or Fail              0 = Erasing completed successfully.              1 = Erasing failed.</p> <p>Bit 3: MapRAM ECC Pass or fail              0 = MapRAM has no ECC2 fail              1 = MapRAM has at least one ECC2 fail          Bit 3 is used only for pages in Data sector.          Bit 3 is set together with bit 0 and erase is not performed.</p> <p>Bit 7: Execution Pass/Fail status              0 = Pass: Routine was correctly executed.              1 = Fail: Routine was not executed</p> <p>Possible reasons of failure:          - The range of the address is incorrect.          - This is a protected range.</p> <p>Possible reason for execution fail:          - Routine called as nested call during the execution of another NVM routine (e.g. via RAM branching)</p> <p>Note: No NVM prog, erase or verify routine can be called until this NVM operation is completed.</p>

The input NVMPPageAddr should be page aligned, with bits[6:0] = 0.

### 5.3.5 Erase Page Verify Routine

**Note: This function is not available for variants with 256KB flash.**

This user routine performs an erase verify on the target page using the Hard Read Level Erased (refer to **Figure 5-10** for read level details). The address of the target page is provided as input parameter.

In case the target page belongs to the linear code flash region, the routine performs the check on the target page and returns the page status.

In case the page belongs to the non-linearly mapped data flash, the check is performed on the spare page regardless of the page address provided as input. In particular, the routine first accesses the MapRAM to check that a valid spare page link is present in the MapRAM (no ECC fail and valid link to an existing physical page). In case no valid spare page link is found, a proper error is reported (41<sub>H</sub>). In that case the user shall try to rebuild valid mapping info by calling the USER\_MAPRAM\_INIT routine. If a valid spare page selection is found, the routine performs an erase page verify on the physical page selected as spare page and its status is returned.

The routine is not performed in case write protection is set on the target region. In this case, an error (81<sub>H</sub>) is returned and the verify is not executed. In such case, the user is required to (temporarily) disable the write protection on the target region before calling the routine.

The routine cannot be executed during any other NVM operation (it cannot be called as nested call inside other NVM related user routines.)

**Note: A fail returned by this function does not mean the page is no longer usable, it means that at least some cells have reached the Hard Read levels. In case of lineare code flash retry the page erase, in case of mapped data flash rerun USER\_MAPRAM\_INIT<sup>1)</sup>.**

**Table 5-20 Erase page verify subroutine**

<b>Subroutine</b>	<b>00003885H: USER_ERASEPG_VERIFY</b> Prototype: unsigned char <b>USER_ERASEPG_VERIFY</b> (int NVMPPageAddr)
-------------------	--

<sup>1)</sup> USER\_MAPRAM\_INIT selects a new erased spare page. With the next restart of the device the Service Algorithm will attempt to erase the affected page again.

**Table 5-20 Erase page verify subroutine (cont'd)**

<b>Input</b>	<b>NVMPageAddr (int):</b> NVM page address to be checked, page aligned address
<b>Output</b>	<p><b>Return value (char):</b>            Bit 0: Pass or Fail. It is the OR of the bits 1, 6 and 7                0 = Overall pass                1 = Overall fail</p> <p>Bit 1: Erase verify on Hard Read Level Erased Pass or Fail.                0 = Erase page verify pass                1 = Erase page verify fail</p> <p>Bit 2 to 5: Reserved</p> <p>Bit 6: MapRAM check Pass or Fail (valid only when addressing the DFLASH)                0 = Pass: No MapRAM fail found                1 = Fail: MapRAM fail found (Invalid spare page)</p> <p>Bit 7: Execution Pass/Fail status                0 = Pass: Routine execution could be properly started                1 = Fail: Routine execution could not be properly started due to missing required setting (e.g.: Opened Assembly Buffer, nested call execution, invalid address, write protection set)</p> <p>Note: No NVM prog, erase or verify routine can be called until this NVM operation is completed.</p>

### 5.3.6 Sector Erasing Routine

This routine is used to perform an erase of a NVM data sector.

**Table 5-21 Sector Erasing Subroutine**

<b>Subroutine</b>	<p><b>00003865H: USER_ERASE_SECTOR</b>            Prototype:            unsigned char <b>USER_ERASE_SECTOR</b>(unsigned int sectorAddress)</p>
-------------------	--

**Table 5-21 Sector Erasing Subroutine**

<b>Input</b>	<b>SectorAddress (unsigned int):</b> NVM Sector address
<b>Output</b>	<b>Returned value (unsigned char):</b> Bit 0: Pass or Fail 0 = Erasing completed successfully. 1 = Erasing failed. Bit 7: Execution Pass/Fail status 0 = Pass: Routine was correctly executed. 1 = Fail: Routine was not executed  Possible reason for execution fail: - Routine called as nested call during the execution of another NVM routine (e.g. via RAM branching)  Note: No NVM prog, erase or verify routine can be called until this NVM operation is completed.

The input value sectorAddress should be sector aligned, with the bits[11:0] = 0.

### 5.3.7 Erase Sector Verify Routine

**Note: This function is not available for variants with 256KB flash.**

This user routine performs an erase verify on the target sector using the Hard Read Level Erased (refer to [Figure 5-10](#) for read level details). The address of the target sector is provided as input parameter.

The routine accepts a 32 bit address as input parameter. Since the routine works on a sector base, the last 12 bits of the provided address are not relevant and ignored.

In case the target sector belongs to the linear code flash region, the routine performs the check on the target sector and returns the sector status. The check is performed sequentially on all the pages of the sector one by one.

In case the target sector is the non-linearly mapped data flash, the routine performs a dedicated consistency check of the MapRAM. In case a invalid spare page mapping is found (not linked to any physical page) or any logical page is mapped or in case any MapRAM entry has a ECC fail a proper error is reported (41<sub>H</sub>). In that case the user shall try to rebuild valid mapping info by calling the USER\_MAPRAM\_INIT routine. If no issue in the MapRAM is found, the routine performs an erase sector verify on all the physical pages of the sectors and the sector status is returned.

The routine is not performed in case write protection is set on the target region. In this case, an error (81<sub>H</sub>) is returned and the verify is not executed. In such case, the user is

required to (temporarily) disable write protection on the target region before calling the routine.

The routine cannot be executed during any other NVM operation (it cannot be called as nested call inside other NVM related user routines.)

**Note: A fail returned by this function does not mean the sector is no longer usable, it means that at least some cells in at least one page have reached the Hard Read levels, it is recommended to perform a sector erase again.**

**Table 5-22 Erase sector verify subroutine**

<p><b>Subroutine</b></p>	<p><b>0000388DH: USER_ERASE_SECTOR_VERIFY</b>          Prototype:          unsigned char <b>USER_ERASE_SECTOR_VERIFY</b>(int NVMSectorAddr)</p>
<p><b>Input</b></p>	<p><b>NVMSectorAddr (int):</b> NVM Sector address to be checked, sector aligned address</p>
<p><b>Output</b></p>	<p><b>Return value (unsigned char):</b>          Bit 0: Pass or Fail. It is the OR of the bits 1, 6 and 7              0 = Overall pass              1 = Overall fail</p> <p>Bit 1: Erase verify on Hard Read Level Erased Pass or Fail.              0 = Erase verify for all pages of the target sector passes              1 = Erase page verify for at least one page of the sector fails</p> <p>Bit 2 to 5: Reserved</p> <p>Bit 6: MapRAM check Pass or Fail (valid only when addressing the DFLASH)              0 = Pass: No MapRAM fail found              1 = Fail: MapRAM fail found (Invalid spare page, mapped pages, ECC mapRAM fail)</p> <p>Bit 7: Execution Pass/Fail status              0 = Pass: Routine execution could be properly started              1 = Fail: Routine execution could not be properly started due to missing required setting (e.g.: Opened Assembly Buffer, nested call execution, invalid address, write protection set)</p> <p>Note: No NVM prog, erase or verify routine can be called until this NVM operation is completed.</p>

### 5.3.8 Abort NVM programming routine

This user routine aborts the NVM programming by closing an opened assembly buffer. Please check the flow diagram in [Figure 5-15](#), it depicts the usage of the USER\_ABORTPROG function.

**Table 5-23 Abort NVM programming subroutine**

<b>Subroutine</b>	<b>000038CDH: USER_ABORTPROG</b> Prototype: bool <b>USER_ABORTPROG</b> (void)
<b>Input</b>	--
<b>Output</b>	<b>Return value (bool): Pass or Fail</b> 0 = Abort successfully, assembly buffer closed. 1 = Abort failed as programming already started.  Possible reason of failure: - Programming already started. - Routine called as nested call during the execution of another NVM routine (e.g. via RAM branching)

### 5.3.9 MapRAM initialization

This routine is meant to be used to re-initialize the MapRAM of the DFLASH sector.

The routine performs a complete MapRAM initialization by triggering a dedicated function of the NVM internal Finite State Machine. When triggered, the state machine resets the whole MapRAM and rebuilds information by reading the current logical to physical address information stored directly in the NVM data sector. In case of mapping errors (double or multiple mapping or faulty pages) the initialization of the MapRAM is stopped on the first error found and the routine is exited reporting a proper error indication. In case of fail, the content of the MapRAM might be only partial and the mapping information might be corrupted.

The routine can be used to try to restore a clean MapRAM status in case a MapRAM error has been reported by the startup or by the program routine or in case some data sector pages have been lost. In addition, this routine can be used to check whether the mapped sector has a consistent status. Please check the flow diagram in [Figure 5-15](#), it depicts the usage of the USER\_MAPRAM\_INIT function.

**Note:** *In case an NVM operation on the Data region is interrupted (e.g. due to reset events), the mapped sector might have an inconsistent status depending on the moment in which the interruption occurred. In case of power-on reset, brown-out reset, pin reset or wake-up reset the system performs the MapRAM initialisation during the following startup and triggers the Service*

*Algorithm to try to repair mapping inconsistency, if required. In case of software reset (e.g. issued during a RAM branching) or internal watchdog reset, the following startup sequence performs a MapRAM initialization without triggering the repair step in case of errors. The user shall then check after every reset the status of the mapped region evaluating the information reported on the MEMSTAT and SYS\_STARTUP\_STS registers. Refer to [Chapter 3.1.3](#) for MapRAM initialization flow for different reset types. If a mapping error is found the user shall not try to program or erase any page in the Data sector but shall try to trigger a new repair step by issuing a proper reset or erasing the complete sector.*

**Table 5-24 MapRAM initialization subroutine**

<b>Subroutine</b>	<p><b>0000389DH: USER_MAPRAM_INIT</b>          Prototype:          unsigned char <b>USER_MAPRAM_INIT</b>(void)</p>
<b>Input</b>	--
<b>Output</b>	<p><b>Return value (unsigned char):</b>          Bit 0: Pass or Fail. It is the OR of the bits 5, 6 and 7              0 = MapRAM initialization pass              1 = MapRAM initialization fail          Bit 1 to 4: Reserved           Bit 5: Double mapping              0 = Pass: No double mapping found              1 = Fail: The initialization failed due to double mapping           Bit 6: Faulty page              0 = Pass: No faulty pages found              1 = Fail: The initialization failed due to faulty page           Bit 7: Execution Pass/Fail status              0 = Pass: Routine execution could be properly started              1 = Fail: Routine execution could not be properly started due to missing required setting (e.g.: Opened Assembly Buffer, nested call execution)</p> <p>Note: No NVM prog, erase or verify routine can be called until this NVM operation is completed.</p>

### 5.3.10 Read NVM status routine

This user routine checks for the NVM status.

**Table 5-25 Read NVM status subroutine**

<b>Subroutine</b>	<b>000038C5H: USER_NVMRDY</b> Prototype: bool <b>USER_NVMRDY</b> (void)
<b>Input</b>	--
<b>Output</b>	<b>Return value (bool): Pass or Fail</b> 0 = NVM is not busy. 1 = NVM is busy now.


### 5.3.11 Read 100 Time Programmable parameter data routine

This routine reads the 100TP page content. For the 100TP page 1, the data offset range is listed in [Table 5-11](#). Details in the following table.



**Table 5-26 Read 100 Time Programmable subroutine**

<b>Subroutine</b>	<p><b>00003875H: USER_READ_100TP</b></p> <p>Prototype:          bool <b>USER_READ_100TP</b>(char 100TP_Page_Sel, unsigned char DataOffset, int *HundredTPData)</p>
<b>Input</b>	<p><b>100TP_Page_Sel (char):</b> 100TP page selection Byte (CS_Byte, refer to <a href="#">Figure 5-8</a>)</p> <p><b>DataOffset (unsigned char):</b> Data Offset in page (00<sub>H</sub> to 7F<sub>H</sub>)</p>
<b>Output</b>	<p><b>Returned value (bool): Pass or Fail</b></p> <p>0 = Read is successful.          1 = Read is not successful due to invalid range selected.</p> <p><b>HundredTPData (int pointer) =</b> Pointer to the RAM location where 100TP Data is saved</p>



**Figure 5-8 User configuration sector pages address Byte description**

### 5.3.12 Program 100 Time Programmable routine

This routine programs data into the 100TP pages. The 100TP content to be programmed has to be preloaded into the RAM. The details can be found in [Section 5.2.2](#).

**Table 5-27 Program 100 Time Programmable subroutine**

<p><b>Subroutine</b></p>	<p><b>0000386DH: USER_100TP_PROG</b>          Prototype:          unsigned char <b>USER_100TP_PROG</b>(char 100TP_Page_Sel)</p>
<p><b>Input</b></p>	<p><b>100TP_Page_Sel (char):</b> 100TP page selection Byte (CS_Byte, refer to <b>Figure 5-8</b>)          RAM preloaded with the 100TP data to be programmed.</p>
<p><b>Output</b></p>	<p><b>Returned value (unsigned char):</b>          Bit 0: Program operation pass or fail flag              0 = Program completed successfully              1 = Program failed.</p> <p>Bit 1: In page offset error flag              0 = All bytes have in page offset              1 = At least one byte has a not in page offset.</p> <p>Note: not in page bytes are not programmed and do not result in a program error on bit 0.          Note: Counter position is already considered out of range</p> <p>Bit 2: ID protected region fail flag              0 = All bytes do not target the reserved Customer_ID region              1 = At least 1 Byte targets the reserved Customer_ID region          Note: Bytes targeting the Customer_ID region are not programmed and do not result in a program fail error on bit 0</p> <p>Bit 7: Execution Pass/Fail status              0 = Pass: Routine was correctly executed.              1 = Fail: Routine was not executed</p> <p>Possible reasons of failure:          - The NVM code area is protected against programming.          - The 100TP page is already programmed to a maximum of 100 times.</p> <p>Possible reason for execution fail:          - Routine called as nested call during the execution of another NVM routine (e.g. via RAM branching)</p> <p>Note: No NVM prog, erase or verify routine can be called until this NVM operation is completed.</p>

### 5.3.13 NVM ECC check routines

The firmware provides 2 different routines to enable the user to check and monitor the quality of the NVM cells upon shipment and/or over the lifetime of the device.

The first routine, `USER_NVM_ECC_CHECK`, provides an easy way for the user to perform a quick check of the status of the whole NVM array. The routine performs a read of the complete NVM returning the single and double bit ECC flags. This is meant to be used as a quick check of the programming quality of the NVM Code region and the mapped pages of the NVM Data region.

**Table 5-28 NVM ECC check subroutine**

<b>Subroutine</b>	<b>00003845H: USER_NVM_ECC_CHECK</b> Prototype: unsigned char <b>USER_NVM_ECC_CHECK</b> (void)
<b>Input</b>	--
<b>Output</b>	<b>Returned value (unsigned char): ECC error indication</b> Bit 0: ECC1READ 0 = No single bit ECC error on the whole NVM read. 1 = At least one single bit ECC error on the whole NVM read Bit 1: ECC2READ 0 = No double bit ECC error on the whole NVM read. 1 = At least one double bit ECC error on the whole NVM read Bit 7: Execution Pass/Fail status 0 = Pass: Routine was correctly executed. 1 = Fail: Routine was not executed  Possible reason for execution fail: - Routine called as nested call during the execution of another NVM routine (e.g. via test is running, no RAM access should be attempted on the whole RAM. branching)

**Note: The `USER_NVM_ECC_CHECK` routine performs a read of the entire NVM code region and of all the non-erased (mapped) pages of the Data region. All logical pages of the Data NVM region not yet programmed and consequently not mapped are not checked since there is no link to a physical address. In case the user needs to completely check the NVM Data region, a program of all the logical pages of the sector has to be performed before calling the `USER_NVM_ECC_CHECK`**

**Note: The `USER_NVM_ECC_CHECK` makes use of the RAM byte at `0x18000015`. Any data being stored there is overwritten.**

The second routine, `USER_ECC_CHECK`, provides a way to check whether during code execution any ECC error occurred. With its return value the routine indicates if a single or a double bit error ECC error flag was set since last power-off (incl. Sleep Mode) of the device, last call of this routine or since last call of a user routine for NVM operation, whatever happened last. This routine is meant to be used over device life time to monitor the occurrence of ECC errors. In addition, in case of EEC2 error, the routine will provide as an output the address of the last ECC2 error occurred.

The address is reported as an output in the RAM location passed as a pointer. The returned value always provides the starting address of the 8 Byte section where the ECC error happened.

**Table 5-29 ECC check subroutine**

<b>Subroutine</b>	<b>0000383DH: USER_ECC_CHECK</b> Prototype: unsigned char <b>USER_ECC_CHECK</b> (unsigned int *ECC2Addr)
<b>Input</b>	<b>ECC2Addr (unsigned int pointer):</b> Pointer to the RAM location where the last NVM address with ECC2 error shall be stored
<b>Output</b>	<b>Returned value (unsigned char): ECC error indication</b> Bit 0: ECC1READ 0 = No single bit ECC error on the whole NVM read. 1 = At least one single bit ECC error on the whole NVM read Bit 1: ECC2READ 0 = No double bit ECC error on the whole NVM read. 1 = At least one double bit ECC error on the whole NVM read Bit 7: Execution Pass/Fail status 0 = Pass: Routine was correctly executed. 1 = Fail: Routine was not executed  Possible reason for execution fail: - Routine called as nested call during the execution of another NVM routine (e.g. via test is running, no RAM access should be attempted on the whole RAM. branching)

*Note: The ECC error flags, provided as output of the NVM ECC check routines, are a copy of the ECC internal error flags registers. These registers are set when a read access to the NVM results in a single and/or double bit error and are cleared only in case of power-off (incl. Sleep Mode) or in the following cases:*

1. When programming or erasing a NVM page.

2. *When calling the USER\_NVM\_ECC\_CHECK routine before performing the NVM complete read.*
3. *When calling the USER ECC check routine before returning to user code.*

### 5.3.14 Read NVM ECC2 address routine

This routine returns the result of the last NVM address accessed resulting in a double ECC error. Details in the following table.

**Table 5-30 Read NVM ECC2 address subroutine**

<b>Subroutine</b>	<b>000038ADH: USER_NVM_ECC2ADDR</b> Prototype: unsigned char <b>USER_NVM_ECC2ADDR</b> (unsigned int *ECC2Addr)
<b>Input</b>	<b>ECC2Addr (unsigned int pointer):</b> Pointer to the RAM location where the last NVM address with ECC2 error shall be stored
<b>Output</b>	<b>Returned Value (unsigned char):</b> Bit 0: Pass or Fail 0 = ECC2Addr read out successful 1 = ECC2Addr read out failed Bit 4: ECC2 error detection 0 = No NVM ECC2 detected 1 = NVM ECC2 address detected Bit 7: Execution Pass/Fail status 0 = Pass: Routine was correctly executed. 1 = Fail: Routine was not executed  Possible reason for execution fail: - Null pointer passed to the routine, or invalid pointer, 0x81 is returned - Routine called as nested call during the execution of another NVM routine (e.g. via RAM branching)

The address reported as an output in the RAM location is passed as a pointer. The returned value always provides the starting address of the 8 Byte section where the ECC error happened.

### 5.3.15 RAM MBIST starting routine

This routine is used to perform a RAM test. A linear write/read algorithm using alternating data is executed on a RAM range specified by the start and stop addresses given as input parameters. When starting the MBIST test, standard RAM interface is disabled.

Therefore data stored into it will not be accessible and data stored in the memory range under test will be cleared to zero. The standard interface will be re-enabled after completion before the end of the routine execution.

*Note: The start and stop address passed as parameter are offsets to be added to the RAM start address (18000000<sub>H</sub>).*

**Table 5-31 RAM MBIST start subroutine**

<b>Subroutine</b>	<b>0000384DH: USER_RAM_MBIST_START</b> Prototype: unsigned char <b>USER_RAM_MBIST_START</b> (short RAM_MBIST_Stop_Addr, short RAM_MBIST_Start_addr)
<b>Input</b>	<b>RAM_MBIST_Stop_Addr (short):</b> RAM offset of the stop address of RAM range to be tested <b>RAM_MBIST_Start_addr (short):</b> RAM offset of the start address of RAM range to be tested
<b>Output</b>	<b>Returned value (unsigned char): Pass or Fail</b> Bit 0: MBIST result, pass or fail 0 = MBIST test pass 1 = MBIST test fail Bit 1: Address range fail 0 = test routine pass (address range valid) 1 = test routine fail (address range invalid) Bit 7: Execution Pass/Fail status 0 = Pass: Routine was correctly executed 1 = Fail: Routine was not executed  Possible reason for execution fail: - Routine called as nested during the execution of another NVM routine (e.g. via RAM branching)

**Note: The range of memory to be tested by this function is limited to the first 4KB of the RAM.**

**Note: While test is running, no RAM access should be attempted on the whole RAM.**

### 5.3.16 NVM protection status change routines

These routines allow to enable or disable the read or write protection individually on the NVM Code Sectors (Linearly mapped NVM sectors) and on the NVM Data Sectors (Not linearly mapped NVM sectors).

These routines control the protection status updating the value of the lower nibble of the NVM\_PROT\_STS register. The status of the register will be anyhow restored according to the NVM PASSWORD stored in the Configuration Sector at next reset. Please, refer to User Manual for NVM\_PROT\_STS bits description.

*Note: Each routine requires a password (16 bit) that shall be provided as an input to the user routine call. The BootROM code will compare this password with the one stored into the configuration sector 100TP page 1 (offset 0C<sub>H</sub> for the routines addressing the linearly mapped region protection and offset 0E<sub>H</sub> for the routines addressing the non linearly mapped region protection). Only in case the password read out of the 100TP page 1 matches the password provided as input, the requested protection status change is performed (refer to [Table 5-11](#)).*

**Table 5-32 NVM Code sectors (linearly mapped NVM sectors) write protection enable subroutine**

<b>Subroutine</b>	<b>00003925H: USER_CFLASH_WR_PROT_EN</b> Prototype: bool <b>USER_CFLASH_WR_PROT_EN</b> (unsigned short CFLASH_PW)
<b>Input</b>	<b>CFLASH_PW(unsigned short):</b> Password to be compared to the one stored in the 100TP page 1 (offset 0C <sub>H</sub> )
<b>Output</b>	<b>Returned value (bool): Pass or Fail</b> 0 = Operation completed successfully. 1 = Operation failed. (Password does not match)

This routine sets the bit NVM\_PROT\_STS(1) to 0.

**Table 5-33 NVM Code sectors (linearly mapped NVM sectors) write protection disable subroutine**

<b>Subroutine</b>	<b>0000391DH: USER_CFLASH_WR_PROT_DIS</b> Prototype: bool <b>USER_CFLASH_WR_PROT_DIS</b> (unsigned short CFLASH_PW)
-------------------	---

**Table 5-33 NVM Code sectors (linearly mapped NVM sectors) write protection disable subroutine (cont'd)**

<b>Input</b>	<b>CFLASH_PW(unsigned short):</b> Password to be compared to the one stored in the 100TP page 1 (offset 0C <sub>H</sub> )
<b>Output</b>	<b>Returned value (bool): Pass or Fail</b> 0 = Operation completed successfully. 1 = Operation failed. (Password does not match)

This routine sets the bit NVM\_PROT\_STS(1) to 1.

**Table 5-34 NVM Code sectors (linearly mapped NVM sectors) read protection enable subroutine**

<b>Subroutine</b>	<b>00003915H: USER_CFLASH_RD_PROT_EN</b> Prototype: bool <b>USER_CFLASH_RD_PROT_EN</b> (unsigned short CFLASH_PW)
<b>Input</b>	<b>CFLASH_PW(unsigned short):</b> Password to be compared to the one stored in the 100TP page 1 (offset 0C <sub>H</sub> )
<b>Output</b>	<b>Returned value (bool): Pass or Fail</b> 0 = Operation completed successfully. 1 = Operation failed. (Password does not match)

This routine sets the bit NVM\_PROT\_STS(3) to 0.

**Table 5-35 NVM Code sectors (linearly mapped NVM sectors) read protection disable subroutine**

<b>Subroutine</b>	<b>0000390DH: USER_CFLASH_RD_PROT_DIS</b> Prototype: bool <b>USER_CFLASH_RD_PROT_DIS</b> (unsigned short CFLASH_PW)
-------------------	---



**Table 5-35 NVM Code sectors (linearly mapped NVM sectors) read protection disable subroutine (cont'd)**

<b>Input</b>	<b>CFLASH_PW(unsigned short):</b> Password to be compared to the one stored in the 100TP page 1 (offset 0C <sub>H</sub> )
<b>Output</b>	<b>Returned value (bool): Pass or Fail</b> 0 = Operation completed successfully. 1 = Operation failed. (Password does not match)

This routine sets the bit NVM\_PROT\_STS(3) to 1.

**Table 5-36 NVM Data sectors (not linearly mapped NVM sectors) write protection enable subroutine**

<b>Subroutine</b>	<b>00003905H: USER_DFLASH_WR_PROT_EN</b> Prototype: bool <b>USER_DFLASH_WR_PROT_EN</b> (unsigned short DFLASH_PW)
<b>Input</b>	<b>DFLASH_PW(unsigned short):</b> Password to be compared to the one stored in the 100TP page 1 (offset 0E <sub>H</sub> )
<b>Output</b>	<b>Returned value (bool): Pass or Fail</b> 0 = Operation completed successfully. 1 = Operation failed. (Password does not match)

This routine sets the bit NVM\_PROT\_STS(0) to 0.

**Table 5-37 NVM Data sectors (not linearly mapped NVM sectors) write protection disable subroutine**

<b>Subroutine</b>	<b>000038FDH: USER_DFLASH_WR_PROT_DIS</b> Prototype: bool <b>USER_DFLASH_WR_PROT_DIS</b> (unsigned short DFLASH_PW)
-------------------	---

**Table 5-37 NVM Data sectors (not linearly mapped NVM sectors) write protection disable subroutine (cont'd)**

<b>Input</b>	<b>DFLASH_PW(unsigned short):</b> Password to be compared to the one stored in the 100TP page 1 (offset 0E <sub>H</sub> )
<b>Output</b>	<b>Returned value (bool): Pass or Fail</b> 0 = Operation completed successfully. 1 = Operation failed. (Password does not match)

This routine sets the bit NVM\_PROT\_STS(0) to 1.

**Table 5-38 NVM Data sectors (not linearly mapped NVM sectors) read protection enable subroutine**

<b>Subroutine</b>	<b>000038F5H: USER_DFLASH_RD_PROT_EN</b> Prototype: bool <b>USER_DFLASH_RD_PROT_EN</b> (unsigned short DFLASH_PW)
<b>Input</b>	<b>DFLASH_PW(unsigned short):</b> Password to be compared to the one stored in the 100TP page 1 (offset 0E <sub>H</sub> )
<b>Output</b>	<b>Returned value (bool): Pass or Fail</b> 0 = Operation completed successfully. 1 = Operation failed. (Password does not match)

This routine sets the bit NVM\_PROT\_STS(2) to 0.

**Table 5-39 NVM Data sectors (not linearly mapped NVM sectors) read protection disable subroutine**

<b>Subroutine</b>	<b>000038EDH: USER_DFLASH_RD_PROT_DIS</b> Prototype: bool <b>USER_DFLASH_RD_PROT_DIS</b> (unsigned short DFLASH_PW)
-------------------	---

**Table 5-39 NVM Data sectors (not linearly mapped NVM sectors) read protection disable subroutine (cont'd)**

<b>Input</b>	<b>DFLASH_PW(unsigned short):</b> Password to be compared to the one stored in the 100TP page 1 (offset 0E <sub>H</sub> )
<b>Output</b>	<b>Returned value (bool): Pass or Fail</b> 0 = Operation completed successfully. 1 = Operation failed. (Password does not match)

This routine sets the bit NVM\_PROT\_STS(2) to 1.

For the NVM protection mechanism, user configuration sector pages (100TP) are considered being part of the NVM code area.

Read protection does not block code fetching.

*Note: Copying code from NVM to RAM requires a normal NVM read execution and so is blocked in case NVM Read Protection is enabled.*

*Read protection is meant to protect user application code from hacking. Hence, even if read protection is enabled on Code region, Data regions or both, the code executed from Code NVM region can always read both NVM Code and Data regions. Please, refer to the User Manual for more information about read and write protection mechanism.*

### 5.3.17 Read NVM config status routine

This routine reads the NVM Configuration Status. Details in the following table.

**Table 5-40 Read NVM config status subroutine**

<b>Subroutine</b>	<b>000038B5H: USER_NVM_CONFIG</b> Prototype: bool <b>USER_NVM_CONFIG</b> (char *NVMSize, char *MapRAMSize)
-------------------	--

**Table 5-40 Read NVM config status subroutine (cont'd)**

<b>Input</b>	--
<b>Output</b>	<p><b>Return value (bool): Pass or fail</b>            0 = Configuration read successfully.            1 = Configuration read failed.</p> <p><b>NVMSize (char pointer):</b> pointer to the RAM location where the number of available sectors of the code area (4 kBytes each) has to be saved</p> <p><b>MapRAMSize (char pointer):</b> pointer to the RAM location where to store the number of available sectors of the data area (4 kBytes each)</p> <p>Possible reason of failure:            - NVM Linear sector is set as 00<sub>H</sub>.</p>

### 5.3.18 Read user calibration data

All data stored in the 100TP pages can be downloaded into the RAM using this routine. In particular, this routine has been developed to help user in downloading the ADC1 calibration parameters stored at the beginning of 100TP page 1 (See [Table 5-11](#)) to an easily accessible data space (RAM). To download the data, the user needs to provide the 100TP page where data has to be read from, number of Bytes to be copied, and the RAM address where data has to be copied to. The routine will copy the specified number of Bytes from the selected page (starting always from first Byte in the page) into the RAM (starting at the given address).

*Note: The provided RAM address where data have to be copied is just an offset to the device RAM start address (18000000<sub>H</sub>).*

**Table 5-41 Read user calibration data subroutine**

<p><b>Subroutine</b></p>	<p><b>000038BDH: USER_READ_CAL</b>          Prototype:          unsigned char <b>USER_READ_CAL</b>(unsigned char NumOfBytes, char Sel100TP, short RAMAddr)</p>
<p><b>Input</b></p>	<p><b>NumOfBytes (unsigned char):</b> Number of Bytes to be copied from config sector into the RAM (allowed values are form 01<sub>H</sub> to 80<sub>H</sub>).</p> <p><b>Sel100TP (char):</b> 100TP page to take data from (refer to <a href="#">Figure 5-8</a>).</p> <p><b>RAMAddr (short):</b> RAM address offset to copy data to (03FF<sub>H</sub> &lt; RAMAddr &lt; RAMAddr + NumOfBytes &lt; RAM size).</p> <p>RAM size:          3 kB RAM: 0BFF<sub>H</sub>          6 kB RAM: 17FF<sub>H</sub></p>
<p><b>Output</b></p>	<p><b>Return value (unsigned char):</b>          Bit 0: Pass or Fail              0 = Read is successful.              1 = Read is not successful due to invalid input values.          Bit 7: Execution Pass/Fail status              0 = Pass: Routine was correctly executed.              1 = Fail: Routine was not executed</p> <p>Possible reasons of failure:          - The input parameters are incorrect.</p> <p>Possible reason for execution fail:          - Routine called as nested call during the execution of another NVM routine (e.g. via RAM branching)</p>

### 5.3.19 NVMCLKFAC setting routine

This routine is used to write the NVMCLKFAC Bit in SYSCON0 register.

**Table 5-42 NVMCLKFAC setting subroutine**

<b>Subroutine</b>	<b>00003855H: USER_NVMCLKFAC_SET</b> Prototype: void <b>USER_NVMCLKFAC_SET</b> (char Value)
<b>Input</b>	<b>Value (char):</b> SYSCON0.NVMCLKFAC value to be written. b
<b>Output</b>	--

## 5.4 NVM user applications

The NVM user routines application is described in this section.

### 5.4.1 NVM Data sector handling

The NVM provides a special sector for Data storage. Through a non-linear mapping of the address space, the FW and the NVM module provides a special feature to increase the maximum number of write-erase cycles a logical page can stand and to reduce the risk of data loss in case of interrupted NVM operations (tearing events).

The handling of this special Data sector requires the usage of an NVM internal look-up table (MapRAM) which is used to store and handle the link between logical and physical addresses of the sector's pages.

Since the MapRAM is a volatile memory, the firmware takes care to rebuild the MapRAM content at each power up based on mapping information stored into a specific field of the Data sectors pages (mapblock). This process is called Data sector initialization (MapRAM initialization).

During this initialization phase, mapping errors induced by tearing events might be found. This would then prevent the firmware from properly restoring the link between the logical and physical addresses thus preventing proper usage of this sector. In this case, the firmware provides a specific algorithm (Service Algorithm) to identify and solve these errors. In particular, the Service Algorithm tries to repair bad pages created unintentionally into the NVM Data region due to, for example, a NVM program or erase operation interrupted by any reset or power loss (tearing events). The Service Algorithm is triggered during the startup by the NVM data sector initialization in case mapping issues are found.

***The Service Algorithm provides proper analysis features to try to preserve the integrity of the NVM Data region in case ongoing NVM operation (program or erase) is unintentionally and unexpectedly aborted (e.g. due to power loss). Anyhow, it is not meant to cover all possible scenarios that can be created by an interrupted NVM operation. The user shall put in place proper action to avoid any***

*possible interruption of NVM operation (e.g. using proper capacitor on the power supply).*

The NVM data sector initialization and Service Algorithm flows are described below.

### NVM Data sector initialization


After any reset, as part of the start up, the firmware triggers a NVM initialization of the NVM data sector. This initialization is performed by a hardware state machine which takes care to restore the mapping information into the MapRAM reading specific bytes (called mapblock) of the NVM data sector pages (see [Figure 5-9](#)). The state machine accesses these bytes and, page by page, reads out the logical page to which the current physical page has to be linked to, updating accordingly the dedicated MapRAM location.

In case a mapblock is read as erased, the physical page is not mapped. All the logical pages for which no valid mapping is found are marked into the MapRAM as unmapped.

While reading out the info from the mapblock, the hardware state machine might find incorrect mapping info. In particular, following scenarios might appear:

- more physical pages are mapped to the same logical page (double or higher mapping)
- the mapblock information cannot be read correctly due to ECC errors (faulty page)

In this case, the hardware state machine stops the initialization on the first incorrect mapping. In case of power on reset, brown out reset, pin reset, WDT1 reset or wake up from sleep in addition the execution of the Service Algorithm (SA) is triggered.



**Figure 5-9 MapRAM and Mapblocks**





Figure 5-10 Read levels and faulty page





**Figure 5-11 NVM data sector initialization flow**

In order to detect pages whose mapblock is marginal towards the standard read level, the NVM finite state machine that performs the mapping initialization is triggered three times with three different read levels: standard read margin, soft read level erased and soft read level programmed (refer to [Figure 5-10](#)). As soon as the first incorrect mapping (faulty or multiple mapping) is detected by any of these three initialization sequences, depending on the reset type, the Service Algorithm is called.

At the end of the Service Algorithm execution, a new initialization of the Data sector is needed to properly initialize the mapping info. This final initialization is again executed by triggering the NVM Finite State Machine and is performed using only the standard read level.

**Note:** For any reset the result of the last NVM Data sector initialization executed during the startup flow is reported to the user via the bit 1 of the `SYS_STARTUP_STS` register (`MRMINITSTS`). If this bit is set to 1 then the last initialization failed and the mapping info might be corrupted. In this case, a reset (power on reset, brown out reset, pin reset or wakeup reset) can be issued in order to start the Service Algorithm to try to fix the integrity issue inside the Data NVM. If the `MRMINITSTS` is still flagged afterwards, the Data NVM sector has to be re-initialized by performing a sector erase.

The Service Algorithm is called by the NVM Data sector initialization in case incorrect mapping issues have been found. The Service Algorithm checks the data sector page by page reading the mapblocks with soft read levels (refer to [Figure 5-10](#)).

At first, the Service Algorithm looks for faulty pages and tries to repair them by erasing these pages. Following, the algorithm proceeds looking for double or higher mappings.

In case two or more double mappings or at least one triple or higher mapping were found the SA stops execution and reports an error on the MEMSTAT register (MEMSTAT set to B0<sub>H</sub>). In case, instead only one double mapping is found, the algorithm selects which page has to be erased according to the following steps:

1. The SA checks the 2 pages linked to the double mapping with standard, soft and hard read levels to detect which one has better quality (more margin towards the standard read level, refer to [Figure 5-10](#)). The page with smaller margin is then erased.
2. In case both pages have same quality, the algorithm checks some specific bits of the mapblock (called map counter) to check which of the pages has been programmed last. In this case, the older one is erased.

In case both pages have same map counter value, the SA cannot decide which page has to be erased and ends the flow reporting an error on the MEMSTAT register (e.g. MEMSTAT set to B0<sub>H</sub> for a 256KB variant).

Whenever the SA is triggered, information regarding the addressed data sector number will be stored in SECTORINFO (this is an indication that the SA was executed during the start up phase). In addition, in case the SA cannot recover all incorrect mapped pages, the SA reports a fail into the SASTATUS field of the MEMSTAT writing the value 10<sub>B</sub>. In such a case, the user shall properly handle the reported mapping issue by either triggering a reset (Power on reset, pin reset, WDT1 reset, brown out reset or wake up from sleep reset) in order to trigger a new NVM initialisation or to erase the whole NVM data sector to reset the mapping info.


Detailed description of the MEMSTAT register can be found in the following table [Table 5-43](#).

**Table 5-43 MEMSTAT Register Status for NVM Integrity Handling**

Field	Bits	Description
<b>SASTATUS</b>	7:6	<b>Service Algorithm Status</b>
		00 Depending on SECTORINFO, 2 possible outcomes. For SECTORINFO = 00 <sub>H</sub> : NVM initialisation successful, no SA is executed. For SECTORINFO = Otherwise: SA execution successful. Only 1 mapping error fixed.
		01 SA execution successful. At least 1 mapping error fixed.
		10 SA execution failed. Map error in data sector.
		11 Reserved
<b>SECTORINFO</b>	5:0	<p><b>Sector Information</b></p> <p>At the startup, the value of this field is set to 000000<sub>B</sub> and it is written anytime the SA is executed. This field is internally divided into two parts:</p> <p><b>Bits 5:0</b> : NVM Class identifier            30<sub>H</sub>: 256KB variants            20<sub>H</sub>: 128KB variants            10<sub>H</sub>: 64KB variants            09<sub>H</sub>: 36KB variants            Others: Reserved</p> <p>Once the SA has been executed, regardless of the execution status, the last access sector information will be stored here.</p>

**Note: The MEMSTAT register has a dual function. It is used to store the return value of the SA as well as input value for the NVM operations to indicate the Emergency Operation. For this reason, the user shall reset the MEMSTAT register after every power on reset, brown out reset, pin reset or wake up reset before the execution of any NVM operation.**

During the repair phase, pages with incorrect mapping are erased. Each page erase operation takes up to 4.5 ms.



**Figure 5-12 Service Algorithm: Timing examples**

Due to the duration of the first WDT1 open window after reset (long open window), the maximum number of pages that can be repaired in one Service Algorithm execution is 13.

The result of the Service Algorithm repair phase is reported in the MEMSTAT register. At the end of the startup procedure, user **shall** evaluate the content of this register to properly handle fails and clear the register before performing any NVM operation.

The value is only available after reset before any NVM operation (Program, Erase, OpenAB) is started. The corresponding NVM address to the Sector Information read is listed in [Table 5-3](#).

### Service Algorithm and NVM Protection

In case the Service Algorithm detects mapping issues, it tries to repair mapping by erasing the wrong pages (either faulty or double mapped pages). Consequently, the repair step can modify the NVM Data sector content. To avoid data loss, the SA checks the NVM data sector protection and proceeds towards the repair step only if the protection is not enabled.

In case protection is enabled, instead, the repair actions are not performed and a warning is provided to the user by writing the value FE<sub>H</sub> in the MEMSTAT register.

Via a dedicated 100TP sector parameter the user can always allow Service Algorithm to perform the repair step even in case the Data sector is protected. The control Byte for this feature, CS\_SA\_WITH\_PROT\_EN, is stored into the first 100TP page (refer to [Table 5-11](#)). When this parameter is set to the value A5<sub>H</sub> the repair step is executed even in case protection is set. The repair flow saves the protection setting, removes temporarily the protection on the data sector, performs the needed repair operation and

then restores the original protection settings. The temporary protection disabling is performed via NVM protection register setting, no access or changes to the user defined NVM protection password is performed. By default the CS\_SA\_WITH\_PROT\_EN parameter is set to 00<sub>H</sub> (i.e. protection status is considered).

### 5.4.2 Supporting Background NVM Operation

There is only one NVM module present in TLE986x. When NVM is busy executing internal operations (e.g. cells programming or erasing, data verify), no other activities within NVM can be executed. Although the NVM programming or erasing is handled by the NVM module, the user code cannot be read or executed as the NVM module is busy.

For this reason interrupts can only be serviced when the NVM is free if the interrupt vector table or interrupt service routines are located in the NVM. A NVM program operation can take from 3.5 ms to 13.5 ms to be completed. Therefore there is a need to support the user for critical activities.

To support other user activities while NVM is busy, the BootROM can redirect code execution to RAM after triggering time consuming NVM operations like program and erase. This type of background code execution is known as Type 2 NVM operations or RAM branching. When RAM branching is active, the BootROM routines jump to the RAM address 18000400<sub>H</sub> every time it has to wait for NVM internal operation to be completed. In this way, the user can execute code from RAM while NVM is busy.

While executing user code from RAM due to RAM branching, if the ongoing internal NVM operation is completed, the BootROM code execution is not automatically restarted and the previously triggered BootROM user routine is suspended. The user needs to explicitly re-trigger the user routine code execution by giving back control to the BootROM via a return instruction (BX LR). In this way the suspended user routine execution is resumed.

The USER\_NVMRDY user routine (refer to [Chapter 5.3.10](#)) is provided to check whether the internal on going NVM operation is finished. User can use this routine to poll the busy status of the NVM to decide when to return control to the suspended user routine.

In case the user RAM code returns control to BootROM user routine while NVM is still busy, the BootROM code waits till the internal operation is completed before continuing with the normal user routine execution.

**Table 5-44** shows RAM branching address and provides an example for the RAM code exit point. **Figure 5-13** shows how background programming can be supported during calls to a NVM programming routine.


**Note: The context switch between BootROM user routine and user RAM code in NVM operation Type 2 is user responsibility. To avoid that RAM code execution interferes with BootROM user code completion, the user must save the content of the used resources (e.g. core registers) upon starting**

*the RAM code execution and restore them before jumping back to the BootROM code. Under no circumstances shall the user return with modified core registers, as proper resuming the BootROM function cannot be ensured.*

**Note:** *During user RAM code execution in Type 2 NVM operations, no calls to NVM user routine are allowed. Calling other NVM user routines can change internal NVM registers content thus affecting the completion of the suspended operation.*

**Table 5-44 RAM branch code structure**

RAM Address	RAM content
18000400 <sub>H</sub>	Start of user defined code. It can be directly code or jump to some other RAM location
End of user defined code location	BX LR (Return instruction)



**Figure 5-13 Background NVM programming operation with jumps to RAM code (example for non-linearly mapped sector)**

### 5.4.3 Emergency operation handling

**Note:** *Emergency operation provides the possibility to exit an on-going NVM operation in a faster way skipping some internal time consuming steps in case high priority tasks are required. For this reason, leaving an NVM operation via an emergency operation request might leave some inconsistent data into the sector targeted by the interrupted operation. When using this feature on Data NVM sector, the user is recommended, soon after the completion of the execution of the high priority tasks, to issue a pin reset or sleep entry-exit sequence to let the firmware to properly clean the sector.*

To ensure that NVM is functioning correctly, all NVM operations (i.e. program or erase) are to be completed before a new NVM operation is started. In addition, corrective activities such as retries and disturb handling are added in an NVM program routine and could add additional time. In an emergency situation, where the system needs to save important user data in the shortest time possible, this becomes critical. Therefore, a mechanism to bypass these corrective activities as well as to inform that a new NVM sequence will not be started, is needed. To support an emergency situation, the following steps are recommended in the code whenever the NVM programming is called.

#### 5.4.3.1 Emergency operation handling - Type 1 routines

For Type 1 routines (including both program and erase), an emergency programming may only be handled with the interrupt enabled shown in [Table 5-45](#).

**Table 5-45 Emergency operation handling in Type 1 routines**

Step	Description
1	User code enables interrupt and sets MEMSTAT.NVMPROP before calling NVM (Program/Erase) routines.
2	While the NVM operation is on-going, an event occurs triggering an interrupt.
3	Interrupt subroutine (ISR) is serviced immediately when the NVM is free.
4	ISR has to check for the MEMSTAT.NVMPROP status. If this Bit is set, MEMSTAT.EMPROP has to be set and ISR has to be exited.
5	With control returned to the BootROM, the NVM routines will be executed bypassing the corrective activities. This ensures that the routines are completed in the shortest time possible
6	Exiting the NVM routines, the user code checks the MEMSTAT.EMPROP. Since it is set, the code can branch to execute a user defined emergency sequence and clear the Bits MEMSTAT.NVMPROP and MEMSTAT.EMPROP. These activities can include the programming of the critical data.



### 5.4.3.2 Emergency operation handling - Type 2 routines

For Type 2 routines (including both program and erase), an emergency programming may be handled with or without the interrupt enabled. In the case with interrupt enabled, it is similar to Type 1 Routines shown in [Table 5-45](#). For the case without interrupt enabled, it is shown in [Table 5-46](#).

**Table 5-46 Emergency operation handling in Type 2 routines (No interrupt)**

Step	Description
1	User code sets MEMSTAT.NVMPROP before calling NVM (Program/Erase) routines.
2	While the NVM operation is started, the BootROM jumps to execute a user defined code in the RAM. Within this code, the user checks periodically for critical events.
3	During the checking, an emergency event occurs. The code has to set MEMSTAT.EMPROP and give back control to BootROM.
4	With control returned to the BootROM, the NVM routines will be executed bypassing the corrective activities. This ensures that the routines are completed in the shortest time possible
5	Exiting the NVM routines, the user code checks the MEMSTAT.EMPROP. Since it is set, the code can branch to execute a user defined emergency sequence and clear the Bits MEMSTAT.NVMPROP and MEMSTAT.EMPROP. These activities can include the programming of the critical data.

### 5.4.3.3 Emergency operation handling timing

In this chapter some information about overall emergency operation worst case timing is provided.

[Table 5-47](#) describes the case in which user data has to be saved into the linear sector due to an emergency event. Flow for programming the critical information in the not linearly mapped region of the NVM is similar (step 6 and 7 are inverted and a few  $\mu$ s have to be added for MapRAM update) and overall worst case time is the same.


**Table 5-47 Emergency operation handling in Type 1 routines**

Phase	Description
1	User code enables interrupt and sets MEMSTAT.NVMPROP before calling NVM (Program/Erase) routines.
2	While the NVM operation is on-going, an event occurs triggering an interrupt. In the worst case interrupt comes soon after a new erase was started.

**Table 5-47 Emergency operation handling in Type 1 routines (cont'd)**

Phase	Description
3	Interrupt subroutine (ISR) is serviced immediately when the NVM is free.
4	With control returned to the BootROM, the NVM routines will be executed bypassing the corrective activities. This ensures that the routines will end in the shortest time possible even if a successful execution of the on going NVM operation is not ensured.
5	Exiting the NVM routines, the user code checks the MEMSTAT.EMPROP. Since it is set, the code can branch to execute a user defined emergency sequence. First step is open AB and load user relevant data.
6	Before programming new data, if target page is already used, a preliminary erase is performed.
7	User critical data are programmed in the target page.

The **Table 5-47** refers to the type 1 routines but data are similar for type 2 routines as well.



**Figure 5-14 Worst case emergency handling timing when linear sector is used**

Worst case time, shown in **Figure 5-14**, is then 13.5 ms. This does not include time for user code execution. It can be reduced by about 4.1 ms if the user ensures that the page used for critical data saving is erased.

#### 5.4.4 NVM user routines operation

This section describes the application of some NVM user routines.

##### 5.4.4.1 NVM user programming operation

In TLE986x, the NVM supports programming of up to 128 Bytes of data at once. The user can execute the following sequence illustrated in [Figure 5-15](#) for NVM user programming. Once the assembly buffer has been successfully opened, the user can load the assembly buffer with the user defined contents. This can be achieved by a store instruction targeting the selected byte in the NVM page opened with the OPEN\_AB user routine.




Figure 5-15 NVM user program


#### 5.4.4.2 Tearing-safe Programming

In TLE986x, the mapping mechanism of the non-linearly mapped sector is used like a log-structured file system. When a page is programmed in this sector, the old values are not physically overwritten, but a different physical page (spare page) in the same sector is programmed. If the programming fails, the old values are still present in the sector and user can decide, by means of a specific input parameter of the user programming routine (refer to [Table 5-17](#)), whether the old values or the new failing values should be physically kept in the sector.

When an erase or write procedure is interrupted by a power down, this is identified during the reconstruction of the MapRAM content after the next reset. In this case, the service algorithm routine is automatically started and repairs the NVM state exploiting the fact that either the old or the new data (or both) are fully valid

### 5.4.4.3 NVM user erase operation

The user can execute the following sequence illustrated in **Figure 5-16** for NVM user erase.



**Figure 5-16 NVM user page erase**

#### 5.4.4.4 NVM user programming abort operation

The user can execute the following sequence illustrated in [Figure 5-17](#) for NVM user programming abort.




Figure 5-17 NVM user abort program

#### 5.4.5 NVM protection mechanism

User can use BSL mode 6 of FastLIN or UART to control the NVM protection by providing or deleting a dedicated password. (please refer to [Section 4.4.2.7](#) for more details regarding NVM password setting). Once a valid password (different from 00<sub>H</sub> and FF<sub>H</sub>) is programmed, program and read protection on both code and data NVM regions is enabled upon startup regardless of reset source. During normal operation, if user wishes to program or read the NVM, he can temporarily disable the NVM protection writing the desired protection settings into the least significant nibble of the NVM\_PROT\_STS register by means of the dedicated BootROM functions (refer to [Section 5.3.16](#))

## 6 Revision History

Revision	Date	Changes
1.5	2020-09-25	TLE9862 (256KB) variants added
		<b>Chapter 3.1.1</b> MBIST timings updated
		<b>Chapter 3.1.4</b> target PLL frequency updated
		<b>Chapter 3.1.8</b> target PLL frequency updated
		<b>Table 3-4</b> order updated
		<b>Chapter 4</b> note regarding the UART interface added
		<b>Table 5-2</b> 256KB NVM size added
		<b>Table 5-3</b> extended to support 256KB variants
		<b>Table 5-5</b> PKG_Type extended by TQFP-48
		<b>Table 5-8</b> NVM_SIZE listed updated to remove irrelevant entries and adding 256KB size
		<b>Chapter 5.2.2</b> note updated, to use backup values instead of default values
		<b>Figure 5-1</b> TQFP48 added
		<b>Table 5-13</b> footnote added to exclude certain function for 256KB variants
		<b>Table 5-14</b> footnote added to exclude certain function for 256KB variants
		<b>Chapter 5.3</b> user APIs reordered
		<b>Chapter 5.3.2</b> timing diagrams of USER_PROG function added
		<b>Chapter 5.3.3</b> editorial changes
		<b>Chapter 5.3.5</b> editorial changes
		<b>Chapter 5.3.7</b> editorial changes
		<b>Chapter 5.3.15</b> editorial changes
<b>Table 5-43</b> SECTORINFO updated		
<b>Chapter 5.4.2</b> NVM programming timing values updated		
<b>Figure 5-15</b> NVM user program flow added		
<b>Figure 5-16</b> NVM user page erase flow added		



**Edition 2020-09-25**

**Published by  
Infineon Technologies AG  
81726 München, Germany**

**© Infineon Technologies AG 2020.  
All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

[www.infineon.com](http://www.infineon.com)

Published by Infineon Technologies AG