

TAS5756M Digital Input, Closed-Loop Class-D Amplifier With Processing

1 Features

- Flexible Audio I/O Configuration
 - Supports I²S, TDM, LJ, RJ Digital Input
 - 8 kHz to 192 kHz Sample Rate Support
 - Stereo Bridge Tied Load (BTL) or Mono Parallel Bridge Tied Load (PBTL) Operation
 - BD Amplifier Modulation
 - Supports 3-Wire Digital Audio Interface (No MCLK required)
- High-Performance Closed-Loop Architecture (PVDD = 12V, R_{SPK} = 8 Ω, SPK_GAIN = 20 dBV)
 - Idle Channel Noise = 56 μVrms (A-Wtd)
 - THD+N = 0.006 % (at 1 W, 1 kHz)
 - SNR = 104 A-Wtd (Ref. to THD+N = 1%)
- PurePath™ HybridFlow Processing Architecture
 - Several Configurable MiniDSP Programs (called HybridFlows)
 - Download Time <100 ms (typ)
 - Advanced Audio Processing Algorithms ⁽²⁾
- Communication Features
 - Software Mode Control via I²C Port
 - Two Address Select Pins – Up to 4 Devices
- Robustness and Reliability Features
 - Clock Error, DC, and Short-Circuit Protection
 - Over Temperature and Overcurrent Protection

2 Applications

- LCD, LED TV, and Multi-Purpose Monitors
- Sound Bars, Docking Stations, PC Audio
- Wireless Subwoofers, Bluetooth and Active Speakers

3 Description

The TAS5756M device is a high-performance, stereo closed-loop amplifier with integrated audio processor with architecture. To convert from digital to analog, the device uses a high performance DAC with Burr-Brown® mixed signal heritage. It requires only two power supplies; one DVDD for low-voltage circuitry and one PVDD for high-voltage circuitry. It is controlled by a software control port using standard I²C communication. In the family, the TAS5756M uses traditional BD modulation, ensuring low distortion characteristics. The TAS5754M uses 1SPW modulation to reduce output ripple current, the expense of slightly higher distortion.

The unique HybridFlow architecture allows the system designer to choose from several configurable DSP programs that are specifically designed for use in popular audio end equipment such as bluetooth (BT) speakers, sound bars, docking stations, and subwoofers. This architecture combines the flexibility of a fully programmable device with the fast download time and ease of use of a fixed-function ROM device.


An optimal mix of thermal performance and device cost is provided in the 90 mΩ r_{DS(on)} of the output MOSFETs. Additionally, a thermally enhanced 48-Pin HTSSOP provides excellent operation in the elevated ambient temperatures found in modern consumer electronic devices.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TAS5756M	HTSSOP (48)	12.50 mm x 6.10 mm

- (1) For all available packages, see the orderable addendum at the end of the datasheet.
- (2) Please refer to [SLAU577](#) for information regarding Audio Processing options available via the HybridFlow library.
- (3) Tested on TAS5756MDCAEVM.

Simplified Block Diagram



Power at 10% THD+N vs PVDD⁽³⁾



C036



Table of Contents

1	Features	1	8	Detailed Description	32
2	Applications	1	8.1	Overview	32
3	Description	1	8.2	Functional Block Diagram	33
4	Revision History	2	8.3	Feature Description	33
5	Device Comparison Table	3	8.4	Device Functional Modes	57
6	Pin Configuration and Functions	3	9	Application and Implementation	60
6.1	Internal Pin Configurations	5	9.1	Application Information	60
7	Specifications	8	9.2	Typical Applications	62
7.1	Absolute Maximum Ratings	8	10	Power Supply Recommendations	82
7.2	ESD Ratings	8	10.1	Power Supplies	82
7.3	Recommended Operating Conditions	9	11	Layout	84
7.4	Thermal Information	9	11.1	Layout Guidelines	84
7.5	Electrical Characteristics	9	11.2	Layout Example	86
7.6	MCLK Timing	14	12	Device and Documentation Support	96
7.7	Serial Audio Port Timing – Slave Mode	14	12.1	Device Support	96
7.8	Serial Audio Port Timing – Master Mode	15	12.2	Community Resources	96
7.9	I ² C Bus Timing – Standard	15	12.3	Trademarks	97
7.10	I ² C Bus Timing – Fast	15	12.4	Electrostatic Discharge Caution	97
7.11	SPK_MUTE Timing	16	12.5	Glossary	97
7.12	Power Dissipation	18	13	Mechanical, Packaging, and Orderable Information	97
7.13	Typical Characteristics	24			

4 Revision History

Changes from Revision A (January 2015) to Revision B	Page
• Added TAS880021DCA device to Device Comparison Table	3
• Clarified OCE _{CLRTIME} specification in <i>Electrical Characteristics</i> table	11
• Clarified OTE _{CLRTIME} specification in <i>Electrical Characteristics</i> table	11
• Corrected several typographical errors in <i>Electrical Characteristics</i> table	12
• Removed reference to Frequency Response graphs in Table 25	24
• Clarified clock generation explanation in Device Clocking section	33
• Clarified description of the modulation scheme used in the Class D amplifier in Modulation Scheme section	49
• Added clarity to Adjustable Amplifier Gain and Switching Frequency Selection section	51
• Added example resistor values for SPK_GAIN/FREQ pin configuration to Table 15	52
• Clarified the description of overtemperature error from latching to self-clearing in Device Overtemperature Protection section	52
• Corrected description of the overcurrent protection error from latching to self-clearing in SPK_OUTxx Overcurrent Protection section	53
• Added clarity to I²C Communication Port section	55
• Added Programming the TAS5756M section	61
• Updated Table 22	64
• Updated Table 25	69
• Updated Table 27	73

Changes from Original (June 2014) to Revision A

Page


- Corrected typographical error in Device Information table 1
- Updated [Functional Block Diagram](#) 33
- Updated [Table 15](#) 52
- Added component specification note in [Application and Implementation](#) section 60

5 Device Comparison Table

DEVICE NAME	MODULATION STYLE	PROCESSING TYPE
TAS5754MDCA	1SPW (Ternary)	50MIPs, HybridFlow (Uses mixture of RAM and ROM components to create several process flows)
TAS5756MDCA	BD Modulation	50MIPs, HybridFlow (Uses mixture of RAM and ROM components to create several process flows)
TAS880021DCA	1SPW (Ternary)	100MIPs, Fixed-Function (Uses single ROM image of process flow)

6 Pin Configuration and Functions

DCA Package
48-Pin HTSSOP With PowerPAD™
Top View



Pin Functions

PIN		TYPE ⁽¹⁾	INTERNAL TERMINATION	DESCRIPTION
NAME	NO.			
ADR0	26	DI	Figure 11	Sets the LSB of the I ² C address to 0 if pulled to GND, to 1 if pulled to DVDD
ADR1	20	DI		Sets the second LSB of the I ² C address to 0 if pulled to GND, to 1 if pulled to DVDD
AGND	10	G	—	Ground reference for analog circuitry ⁽²⁾
	15			
AVDD	14	P	Figure 2	Power supply for internal analog circuitry
BSTRPA–	1	P	Figure 3	Connection point for the SPK_OUTA– bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTA–
BSTRPA+	5	P		Connection point for the SPK_OUTA+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTA
BSTRPB–	48	P		Connection point for the SPK_OUTB– bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTB–
BSTRPB+	44	P		Connection point for the SPK_OUTB+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTB+
CN	34	P	Figure 15	Negative pin for capacitor connection used in the line-driver charge pump
CP	32	P	Figure 14	Positive pin for capacitor connection used in the line-driver charge pump
CPVDD	31	P	Figure 2	Power supply for charge pump circuitry
CPVSS	35	P	Figure 15	–3.3-V supply generated by charge pump for the DAC
DAC_OUTA	13	AO	Figure 8	Single-ended output for Channel A of the DAC
DAC_OUTB	36	AO		Single-ended output for Channel B of the DAC
DGND	29	G	—	Ground reference for digital circuitry. Connect this pin to the system ground.
DVDD	30	P	Figure 2	Power supply for the internal digital circuitry
DVDD_REG	28	P	Figure 16	Voltage regulator derived from DVDD supply for use for internal digital circuitry. This pin is provided as a connection point for filtering capacitors for this supply and must not be used to power any external circuitry.
GND	33	G	—	Ground pin for device. This pin should be connected to the system ground.
GPIO0	18	DI/O	Figure 11	General purpose input/output pins (GPIOx) which can be incorporated in a HybridFlow for a given purpose. Refer to documentation of target HybridFlow to determine if any of these pins are required by the HybridFlow and, if so, how they are to be used. In most HybridFlows, presentation of a serial audio signal, called SDOUT, is done through GPIO2.
GPIO1	19			
GPIO2	21			
GVDD_REG	8	P	Figure 5	Voltage regulator derived from PVDD supply to generate the voltage required for the gate drive of output MOSFETs. This pin is provided as a connection point for filtering capacitors for this supply and must not be used to power any external circuitry.
LRCK/FS	25	DI/O	Figure 12	Word select clock for the digital signal that is active on the serial port's input data line. In I ² S, LJ, and RJ, this corresponds to the left channel and right channel boundary. In TDM mode, this corresponds to the frame sync boundary.
MCLK	22	DI		Master clock used for internal clock tree and sub-circuit and state machine clocking
PGND	3	G	—	Ground reference for power device circuitry. Connect this pin to the system ground.
	39			
	46			
PVDD	6	P	Figure 1	Power supply for internal power circuitry
	7			
	41			
	42			
	43			
SCL	17	DI	Figure 10	I ² C serial control port clock
SCLK	23	DI/O	Figure 12	Bit clock for the digital signal that is active on the input data line of the serial data port
SDA	16	DI/O	Figure 9	I ² C serial control port data
SDIN	24	D1	Figure 12	Data line to the serial data port
SPK_INA–	11	AI	Figure 7	Negative pin for differential speaker amplifier input A
SPK_INA+	12	AI		Positive pin for differential speaker amplifier input A
SPK_INB–	38	AI		Negative pin for differential speaker amplifier input B
SPK_INB+	37	AI		Positive pin for differential speaker amplifier input B

(1) AI = Analog input, AO = Analog output, DI = Digital Input, DO = Digital Output, DI/O = Digital Bi-directional (input and output), P = Power, G = Ground (0 V)

(2) This pin should be connected to the system ground.

Pin Functions (continued)

PIN		TYPE ⁽¹⁾	INTERNAL TERMINATION	DESCRIPTION
NAME	NO.			
$\overline{\text{SPK_FAULT}}$	40	DO	Figure 17	Fault pin which is pulled low when an overcurrent, overtemperature, overvoltage, undervoltage, or DC detect event occurs
SPK_GAIN/FREQ	9	AI	Figure 6	Sets the gain and switching frequency of the speaker amplifier, latched in upon start-up of the device.
SPK_OUTA-	2	AO	Figure 4	Negative pin for differential speaker amplifier output A
SPK_OUTA+	4	AO		Positive pin for differential speaker amplifier output A
SPK_OUTB-	47	AO		Negative pin for differential speaker amplifier output B
SPK_OUTB+	45	AO		Positive pin for differential speaker amplifier output B
$\overline{\text{SPK_MUTE}}$	27	I	Figure 13	Speaker amplifier mute which must be pulled low (connected to DGND) to mute the device and pulled high (connected to DVDD) to unmute the device.
Thermal pad		G	—	Provides both electrical and thermal connection from the device to the board. A matching ground pad must be provided on the PCB and the device connected to it through solder. For proper electrical operation, this ground pad must be connected to the system ground.

6.1 Internal Pin Configurations




Figure 1. PVDD Pins




Figure 2. AVDD, DVDD and CPVDD Pins




Figure 3. BSTRPxx Pins




Figure 4. SPK_OUTxx Pins

Internal Pin Configurations (continued)




Figure 5. GVDD_REG Pin




Figure 6. SPK_GAIN/FREQ Pin




Figure 7. SPK_INxx Pins




Figure 8. DAC_OUTx Pins




Figure 9. SDA Pin




Figure 10. SCL Pin

Internal Pin Configurations (continued)




Figure 11. GPIO and ADR Pins




Figure 12. SCLK, BCLK, SDIN, and LRCK/FS Pins




Figure 13. SPK_MUTE Pin




Figure 14. CP Pin




Figure 15. CN and CPVSS Pins




Figure 16. DVDD_REG Pin

Internal Pin Configurations (continued)




Figure 17. SPK_FAULT Pin

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Low-voltage digital, analog, charge pump supply	DVDD, AVDD, CPVDD	-0.3	3.9	V
PVDD supply	PVDD	-0.3	30	V
Input voltage for SPK_GAIN/FREQ and SPK_FAULT pins	$V_{I(AmpCtrl)}$	-0.3	$V_{GVDD} + 0.3$	V
DVDD referenced digital inputs ⁽²⁾	$V_{I(DigIn)}$	-0.5	$V_{DVDD} + 0.5$	V
Analog input into speaker amplifier	$V_{I(SP_INxx)}$	-0.3	6.3	V
Voltage at speaker output pins	$V_{I(SP_OUTxx)}$	-0.3	32	V
Ambient operating temperature, T_A		-25	85	°C
Storage temperature, T_{stg}		-40	125	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) DVDD referenced digital pins include: ADR0, ADR1, GPIO0, GPIO1, GPIO2, LRCK/FS, MCLK, SCL, SCLK, SDA, SDIN, and SPK_MUTE.

7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
V _(POWER)	Power supply inputs	DVDD, AVDD, CPVDD	2.9		3.63	V
		PVDD	4.5		26.4	
R _{SPK}	Minimum speaker load	BTL Mode	3			Ω
		PBTL Mode	2			Ω
V _{IH(DigIn)}	Input logic high for DVDD referenced digital inputs ⁽¹⁾⁽²⁾	0.9 × V _{DVDD}		V _{DVDD}	V	
V _{IL(DigIn)}	Input logic low for DVDD referenced digital inputs ⁽¹⁾⁽³⁾	V _{DVDD}	0	0.1 × V _{DVDD}	V	
L _{OUT}	Minimum inductor value in LC filter under short-circuit condition	1	4.7		μH	

- (1) DVDD referenced digital pins include: ADR0, ADR1, GPIO0, GPIO1, GPIO2, LRCK/FS, MCLK, SCL, SCLK, SDA, SDIN, and SPK_MUTE.
- (2) The best practice for driving the input pins of the TAS5756M device is to power the drive circuit or pullup resistor from the same supply which provides the DVDD power supply.
- (3) The best practice for driving the input pins of the TAS5756M device low is to pull them down, either actively or through pull-down resistors to the system ground.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾⁽²⁾	TAS5756M DCA (HTSSOP) 48 PINS			UNIT	
	JEDEC STANDARD 2-LAYER PCB	JEDEC STANDARD 4-LAYER PCB	TAS5756MDCAEVM 4-LAYER PCB		
R _{θJA}	Junction-to-ambient thermal resistance	41.8	27.6	19.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	14.4	14.4	14.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	9.4	9.4	9.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.6	0.6	2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	8.1	9.3	4.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	1	1	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) For the PCB layout, see the *Using the TAS5754/6M HybridFlow Processor* user's guide, [SLAU577](#).

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL I/O					
I _{IH} ₁	Input logic high current level for DVDD referenced digital input pins ⁽¹⁾	V _{IN(DigIn)} = V _{DVDD}		10	μA
I _{IL} ₁	Input logic low current level for DVDD referenced digital input pins ⁽¹⁾	V _{IN(DigIn)} = 0 V		-10	μA
V _{IH1}	Input logic high threshold for DVDD referenced digital inputs ⁽¹⁾		70%		V _{DVDD}
V _{IL1}	Input logic low threshold for DVDD referenced digital inputs ⁽¹⁾			30%	V _{DVDD}
V _{OH(DigOut)}	Output logic high voltage level ⁽¹⁾	I _{OH} = 4 mA	80%		V _{DVDD}

- (1) DVDD referenced digital pins include: ADR0, ADR1, GPIO0, GPIO1, GPIO2, LRCK/FS, MCLK, SCL, SCLK, SDA, SDIN, and SPK_MUTE.

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OL(DigOut)}$	Output logic low voltage level ⁽¹⁾	$I_{OH} = -4 \text{ mA}$			22%	V_{DVDD}
$V_{OL(SP_FAULT)}$	Output logic low voltage level for SPK_FAULT	With 100-k Ω pullup resistor			0.8	V
I²C CONTROL PORT						
$C_{L(I2C)}$	Allowable load capacitance for each I ² C Line				400	pF
$f_{SCL(fast)}$	Support SCL frequency	No wait states, fast mode			400	kHz
$f_{SCL(slow)}$	Support SCL frequency	No wait states, slow mode			100	kHz
V_{NH}	Noise margin at High level for each connected device (including hysteresis)		$0.2 \times V_{DD}$			V
MCLK AND PLL SPECIFICATIONS						
D_{MCLK}	Allowable MCLK duty cycle		40%		60%	
f_{MCLK}	Supported MCLK frequencies	Up to 50 MHz	128		512	$f_s^{(2)}$
f_{PLL}	PLL input frequency	Clock divider uses fractional divide $D > 0, P = 1$	6.7		20	MHz
		Clock divider uses integer divide $D = 0, P = 1$	1		20	

(2) A unit of f_s indicates that the specification is the value listed in the table multiplied by the sample rate of the audio used in the TAS5756M device.

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SERIAL AUDIO PORT						
t_{DLY}	Required LRCK/FS to SCLK rising edge delay		5			ns
D_{SCLK}	Allowable SCLK duty cycle		40%		60%	
f_S	Supported input sample rates		8		192	kHz
f_{SCLK}	Supported SCLK frequencies		32		64	$f_S^{(2)}$
f_{SCLK}	SCLK frequency	Either master mode or slave mode			24.576	MHz
SPEAKER AMPLIFIER (ALL OUTPUT CONFIGURATIONS)						
$A_{V(SP_AMP)}$	Speaker amplifier gain	SPK_GAIN/FREQ voltage < 3 V, see Adjustable Amplifier Gain and Switching Frequency Selection		20		dBV
		SPK_GAIN/FREQ voltage > 3.3 V, see Adjustable Amplifier Gain and Switching Frequency Selection		26		dBV
$\Delta A_{V(SP_AMP)}$	Typical variation of speaker amplifier gain			± 1		dBV
f_{SP_AMP}	Switching frequency of the speaker amplifier	Switching frequency depends on voltage presented at SPK_GAIN/FREQ pin and the clocking arrangement, including the incoming sample rate, see Adjustable Amplifier Gain and Switching Frequency Selection	176.4		768	kHz
K_{SVR}	Power supply rejection ratio	Injected Noise = 50 Hz to 60 Hz, 200 mV _{P-P} , Gain = 26 dBV, input audio signal = digital zero		60		dB
$r_{DS(on)}$	Drain-to-source on resistance of the individual output MOSFETs	$V_{PVDD} = 24\text{ V}$, $I_{(SPK_OUT)} = 500\text{ mA}$, $T_J = 25^\circ\text{C}$, includes PVDD/PGND pins, leadframe, bondwires and metallization layers.		90		m Ω
		$V_{PVDD} = 24\text{ V}$, $I_{(SPK_OUT)} = 500\text{ mA}$, $T_J = 25^\circ\text{C}$		90		m Ω
OCE_{THRES}	SPK_OUTxx Overcurrent Error Threshold			7.5		A
OTE_{THRES}	Overtemperature Error Threshold			150		$^\circ\text{C}$
$OCE_{CLRTIME}$	Time required to clear Overcurrent Error after error condition is removed.			1.3		s
$OTE_{CLRTIME}$	Time required to clear Overtemperature Error after error condition is removed.			1.3		s
$OVE_{THRES(PVDD)}$	PVDD Overvoltage Error Threshold			27		V
$UVE_{THRES(PVDD)}$	PVDD Undervoltage Error Threshold			4.5		V
SPEAKER AMPLIFIER (STEREO BTL)						
$ V_{OS} $	Amplifier offset voltage	Measured differentially with zero input data, SPK_GAIN/FREQ pin configured for 20 dBV gain, $V_{PVDD} = 12\text{ V}$		2	10	mV
		Measured differentially with zero input data, SPK_GAIN/FREQ pin configured for 26 dBV gain, $V_{PVDD} = 24\text{ V}$		6	15	

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CN(SPK)}$	Idle channel noise	$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted		56		μV_{RMS}
		$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted		58		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted		86		
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted		88		
$P_{O(SPK)}$	Output Power (Per Channel)	$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 4\ \Omega$, THD+N = 0.1%, Unless otherwise noted		15		W
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 4\ \Omega$, THD+N = 0.1%, Unless otherwise noted		20		
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, THD+N = 0.1%		28		
		$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 8\ \Omega$, THD+N = 0.1%		20		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 4\ \Omega$, THD+N = 0.1%, Unless otherwise noted		18		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, THD+N = 0.1%		18		
		$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 4\ \Omega$, THD+N = 0.1%, Unless otherwise noted		18		
		$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, THD+N = 0.1%		12		
SNR	Signal-to-noise ratio (referenced to 0 dBFS input signal)	$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted, -120 dBFS Input		104		dB
		$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted, -120 dBFS Input		104		
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted, -120 dBFS Input		106		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted, -120 dBFS Input		105		
THD+N _{SPK}	Total harmonic distortion and noise	$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 4\ \Omega$, $P_O = 1\text{ W}$		0.011%		
		$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 8\ \Omega$, $P_O = 1\text{ W}$		0.007%		
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 4\ \Omega$, $P_O = 1\text{ W}$		0.02%		
		$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 4\ \Omega$, $P_O = 1\text{ W}$		0.015%		
		$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, $P_O = 1\text{ W}$		0.01%		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 4\ \Omega$, $P_O = 1\text{ W}$		0.017%		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, $P_O = 1\text{ W}$		0.015%		
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, $P_O = 1\text{ W}$		0.017%		

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
X-talk _{SPK}	Cross-talk (worst case between left-to-right and right-to-left coupling)	V _{PVDD} = 15 V, SPK_GAIN = 26 dBV, R _{SPK} = 8 Ω, Input Signal 250 mVrms, 1-kHz Sine, across f(S)		-88		dB
		V _{PVDD} = 12 V, SPK_GAIN = 20 dBV, R _{SPK} = 8 Ω, Input Signal 250 mVrms, 1-kHz Sine, across f(S)		-97		
		V _{PVDD} = 24 V, SPK_GAIN = 26 dBV, R _{SPK} = 8 Ω, Input Signal 250 mVrms, 1-kHz Sine, across f(S)		-88		
		V _{PVDD} = 19 V, SPK_GAIN = 26 dBV, R _{SPK} = 8 Ω, Input Signal 250 mVrms, 1-kHz Sine, across f(S)		-88		
SPEAKER AMPLIFIER (MONO PBTL)						
V _{OS}	Amplifier offset voltage	Measured differentially with zero input data, SPK_GAIN/FREQ pin configured for 20 dBV gain, V _{PVDD} = 12 V		0.5	8	mV
		Measured differentially with zero input data, SPK_GAIN/FREQ pin configured for 26 dBV gain, V _{PVDD} = 24 V		1	14	
I _{CN}	Idle channel noise	V _{PVDD} = 15 V, SPK_GAIN = 20 dBV, R _{SPK} = 8 Ω, A-Weighted		58		μV _{RMS}
		V _{PVDD} = 12 V, SPK_GAIN = 20 dBV, R _{SPK} = 8 Ω, A-Weighted		57		
		V _{PVDD} = 19 V, SPK_GAIN = 26 dBV, R _{SPK} = 8 Ω, A-Weighted		85		
		V _{PVDD} = 24 V, SPK_GAIN = 26 dBV, R _{SPK} = 8 Ω, A-Weighted		85		
P _O	Output Power (Per Channel)	V _{PVDD} = 24 V, SPK_GAIN = 26 dBV, R _{SPK} = 2 Ω, THD+N = 0.1%, Unless otherwise noted		40		W
		V _{PVDD} = 24 V, SPK_GAIN = 26 dBV, R _{SPK} = 4 Ω, THD+N = 0.1%, Unless otherwise noted		56		
		V _{PVDD} = 24 V, SPK_GAIN = 26 dBV, R _{SPK} = 8 Ω, THD+N = 0.1%		34		
		V _{PVDD} = 19 V, SPK_GAIN = 26 dBV, R _{SPK} = 2 Ω, THD+N = 0.1%, Unless otherwise noted		40		
		V _{PVDD} = 12 V, SPK_GAIN = 20 dBV, R _{SPK} = 8 Ω, THD+N = 0.1%		8		
		V _{PVDD} = 19 V, SPK_GAIN = 26 dBV, R _{SPK} = 4 Ω, THD+N = 0.1%, Unless otherwise noted		36		
		V _{PVDD} = 19 V, SPK_GAIN = 26 dBV, R _{SPK} = 8 Ω, THD+N = 0.1%		21.3		
		V _{PVDD} = 15 V, SPK_GAIN = 26 dBV, R _{SPK} = 2 Ω, THD+N = 0.1%, Unless otherwise noted		36		
		V _{PVDD} = 15 V, SPK_GAIN = 26 dBV, R _{SPK} = 4 Ω, THD+N = 0.1%, Unless otherwise noted		24		
		V _{PVDD} = 15 V, SPK_GAIN = 26 dBV, R _{SPK} = 8 Ω, THD+N = 0.1%		13.5		
		V _{PVDD} = 12 V, SPK_GAIN = 20 dBV, R _{SPK} = 2 Ω, THD+N = 0.1%, Unless otherwise noted		30		
		V _{PVDD} = 12 V, SPK_GAIN = 20 dBV, R _{SPK} = 4 Ω, THD+N = 0.1%, Unless otherwise noted		15		

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNR	Signal-to-noise ratio (referenced to 0 dBFS input signal)	$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted, -120 dBFS Input		104		dB
		$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted, -120 dBFS Input		104		
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted, -120 dBFS Input		107		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, A-Weighted, -120 dBFS Input		105		
THD+N	Total harmonic distortion and noise	$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 4\ \Omega$, $P_O = 1\text{ W}$		0.013%		
		$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 8\ \Omega$, $P_O = 1\text{ W}$		0.007%		
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 4\ \Omega$, $P_O = 1\text{ W}$		0.02%		
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 2\ \Omega$, $P_O = 1\text{ W}$		0.028%		
		$V_{PVDD} = 24\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, $P_O = 1\text{ W}$		0.018%		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 4\ \Omega$, $P_O = 1\text{ W}$		0.017%		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 2\ \Omega$, $P_O = 1\text{ W}$		0.027%		
		$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 4\ \Omega$, $P_O = 1\text{ W}$		0.016%		
		$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 2\ \Omega$, $P_O = 1\text{ W}$		0.03%		
		$V_{PVDD} = 15\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, $P_O = 1\text{ W}$		0.01%		
		$V_{PVDD} = 12\text{ V}$, $SPK_GAIN = 20\text{ dBV}$, $R_{SPK} = 2\ \Omega$, $P_O = 1\text{ W}$		0.03%		
		$V_{PVDD} = 19\text{ V}$, $SPK_GAIN = 26\text{ dBV}$, $R_{SPK} = 8\ \Omega$, $P_O = 1\text{ W}$		0.012%		

7.6 MCLK Timing

 See [Figure 18](#).

		MIN	NOM	MAX	UNIT
t_{MCLK}	MCLK period	20		1000	ns
t_{MCLKH}	MCLK pulse width, high	9			ns
t_{MCLKL}	MCLK pulse width, low	9			ns

7.7 Serial Audio Port Timing – Slave Mode

 See [Figure 19](#).

		MIN	NOM	MAX	UNIT
f_{SCLK}	SCLK frequency	1.024			MHz
t_{SCLK}	SCLK period	40			ns
t_{SCLKL}	SCLK pulse width, low	16			ns
t_{SCLKH}	SCLK pulse width, high	16			ns
t_{SL}	SCLK rising to LRCK/FS edge	8			ns
t_{LS}	LRCK/FS Edge to SCLK rising edge	8			ns
t_{SU}	Data setup time, before SCLK rising edge	8			ns
t_{DH}	Data hold time, after SCLK rising edge	8			ns

Serial Audio Port Timing – Slave Mode (continued)

 See [Figure 19](#).

		MIN	NOM	MAX	UNIT
t_{DFS}	Data delay time from SCLK falling edge			15	ns

7.8 Serial Audio Port Timing – Master Mode

 See [Figure 20](#).

		MIN	NOM	MAX	UNIT
t_{SCLK}	SCLK period	40			ns
t_{SCLKL}	SCLK pulse width, low	16			ns
t_{SCLKH}	SCLK pulse width, high	16			ns
t_{LRD}	LRCK/FS delay time from to SCLK falling edge	-10		20	ns
t_{SU}	Data setup time, before SCLK rising edge	8			ns
t_{DH}	Data hold time, after SCLK rising edge	8			ns
t_{DFS}	Data delay time from SCLK falling edge			15	ns

7.9 I²C Bus Timing – Standard

		MIN	MAX	UNIT
f_{SCL}	SCL clock frequency		100	kHz
t_{BUF}	Bus free time between a STOP and START condition	4.7		μ s
t_{LOW}	Low period of the SCL clock	4.7		μ s
t_{HI}	High period of the SCL clock	4		μ s
t_{RS-SU}	Setup time for (repeated) START condition	4.7		μ s
t_{S-HD}	Hold time for (repeated) START condition	4		μ s
t_{D-SU}	Data setup time	250		ns
t_{D-HD}	Data hold time	0	900	ns
t_{SCL-R}	Rise time of SCL signal	$20 + 0.1C_B$	1000	ns
t_{SCL-R1}	Rise time of SCL signal after a repeated START condition and after an acknowledge bit	$20 + 0.1C_B$	1000	ns
t_{SCL-F}	Fall time of SCL signal	$20 + 0.1C_B$	1000	ns
t_{SDA-R}	Rise time of SDA signal	$20 + 0.1C_B$	1000	ns
t_{SDA-F}	Fall time of SDA signal	$20 + 0.1C_B$	1000	ns
t_{P-SU}	Setup time for STOP condition	4		μ s

7.10 I²C Bus Timing – Fast

 See [Figure 21](#).

		MIN	MAX	UNIT
f_{SCL}	SCL clock frequency		400	kHz
t_{BUF}	Bus free time between a STOP and START condition	1.3		μ s
t_{LOW}	Low period of the SCL clock	1.3		μ s
t_{HI}	High period of the SCL clock	600		ns
t_{RS-SU}	Setup time for (repeated)START condition	600		ns
t_{RS-HD}	Hold time for (repeated)START condition	600		ns
t_{D-SU}	Data setup time	100		ns
t_{D-HD}	Data hold time	0	900	ns
t_{SCL-R}	Rise time of SCL signal	$20 + 0.1C_B$	300	ns
t_{SCL-R1}	Rise time of SCL signal after a repeated START condition and after an acknowledge bit	$20 + 0.1C_B$	300	ns
t_{SCL-F}	Fall time of SCL signal	$20 + 0.1C_B$	300	ns
t_{SDA-R}	Rise time of SDA signal	$20 + 0.1C_B$	300	ns
t_{SDA-F}	Fall time of SDA signal	$20 + 0.1C_B$	300	ns

I²C Bus Timing – Fast (continued)



 See [Figure 21](#).

		MIN	MAX	UNIT
t_{P-SU}	Setup time for STOP condition	600		ns
t_{SP}	Pulse width of spike suppressed		50	ns

7.11 SPK_MUTE Timing

 See [Figure 22](#).

		MIN	MAX	UNIT
t_r	Rise time		20	ns
t_f	Fall time		20	ns


Figure 18. Timing Requirements for MCLK Input

Figure 19. MCLK Timing Diagram in Slave Mode




Figure 20. MCLK Timing Diagram in Master Mode




Figure 21. I²C Communication Port Timing Diagram




Figure 22. $\overline{\text{SPK_MUTE}}$ Timing Diagram for Soft Mute Operation via Hardware Pin

7.12 Power Dissipation

V _{PVDD} (V)	SPK_GAIN ⁽¹⁾⁽²⁾⁽³⁾ (dBV)	f _{SPK_AMP} (kHz)	STATE OF OPERATION	R _{SPK} (Ω)	I _{PVDD} ⁽⁴⁾ (mA)	I _{DVDD} ⁽⁵⁾ (mA)	P _{DISS} (W)
7.4	20	384	Idle	4	21.3	35	0.273
				6	21.33	35	0.273
				8	21.3	35	0.273
			Mute	4	21.33	35	0.273
				6	21.34	35	0.273
				8	21.36	35	0.274
			Standby	4	2.08	17	0.071
				6	2.11	17	0.072
				8	2.17	17	0.072
			Powerdown	4	2.03	1	0.018
				6	2.04	1	0.018
				8	2.06	1	0.019
		768	Idle	4	27.48	35	0.319
				6	27.49	35	0.319
				8	24.46	35	0.297
			Mute	4	27.5	35	0.319
				6	27.51	35	0.319
				8	27.52	35	0.319
			Standby	4	2.04	17	0.071
				6	2.08	17	0.071
				8	2.11	17	0.072
			Powerdown	4	2.06	1	0.019
				6	2.07	1	0.019
				8	2.08	1	0.019

(1) Mute: P0-R3-B0,B5 = 1

(2) Standby: P0-R2-B5 = 1

(3) P0-R2-B0 = 1

(4) I_{PVDD} refers to all current that flows through the PVDD supply for the DUT. Any other current sinks not directly related to the DUT current draw were removed.

(5) I_{DVDD} refers to all current that flows through the DVDD (3.3-V) supply for the DUT. Any other current sinks not directly related to the DUT current draw were removed.

Power Dissipation (continued)

V _{PVDD} (V)	SPK_GAIN ⁽¹⁾⁽²⁾⁽³⁾ (dBV)	f _{SPK_AMP} (kHz)	STATE OF OPERATION	R _{SPK} (Ω)	I _{PVDD} ⁽⁴⁾ (mA)	I _{DVDD} ⁽⁵⁾ (mA)	P _{DISS} (W)
11.1	20	384	Idle	4	24.33	35	0.386
				6	24.32	35	0.385
				8	24.36	35	0.386
			Mute	4	24.36	35	0.386
				6	24.32	35	0.385
				8	24.37	35	0.386
			Standby	4	3.58	17	0.096
				6	3.57	17	0.096
				8	3.58	17	0.096
			Powerdown	4	3.52	1	0.042
				6	3.52	1	0.042
				8	3.54	1	0.043
		768	Idle	4	30.7	35	0.456
				6	30.65	35	0.456
				8	30.67	35	0.456
			Mute	4	3.072	35	0.150
				6	30.69	35	0.456
				8	30.69	35	0.456
			Standby	4	3.54	17	0.095
				6	3.54	17	0.095
				8	3.58	17	0.096
			Powerdown	4	3.53	1	0.042
				6	3.53	1	0.042
				8	3.55	1	0.043

Power Dissipation (continued)

V _{PVDD} (V)	SPK_GAIN ⁽¹⁾⁽²⁾⁽³⁾ (dBV)	f _{SPK_AMP} (kHz)	STATE OF OPERATION	R _{SPK} (Ω)	I _{PVDD} ⁽⁴⁾ (mA)	I _{DVDD} ⁽⁵⁾ (mA)	P _{DISS} (W)
12	20	384	Idle	4	25.07	35	0.416
				6	25.08	35	0.416
				8	25.1	35	0.417
			Mute	4	25.12	35	0.417
				6	25.08	35	0.416
				8	25.11	35	0.417
			Standby	4	3.92	17	0.103
				6	3.93	17	0.103
				8	3.94	17	0.103
			Powerdown	4	3.87	1	0.050
				6	3.85	1	0.050
				8	3.87	1	0.050
		768	Idle	4	31.31	35	0.491
				6	31.29	35	0.491
				8	31.31	35	0.491
			Mute	4	31.31	35	0.491
				6	31.33	35	0.491
				8	31.32	35	0.491
			Standby	4	3.88	17	0.103
				6	3.9	17	0.103
				8	3.91	17	0.103
			Powerdown	4	3.89	1	0.050
				6	3.91	1	0.050
				8	3.88	1	0.050

Power Dissipation (continued)

V _{PVDD} (V)	SPK_GAIN ⁽¹⁾⁽²⁾⁽³⁾ (dBV)	f _{SPK_AMP} (kHz)	STATE OF OPERATION	R _{SPK} (Ω)	I _{PVDD} ⁽⁴⁾ (mA)	I _{DVDD} ⁽⁵⁾ (mA)	P _{DISS} (W)
15	26	384	Idle	4	27.94	35	0.535
				6	27.91	35	0.534
				8	27.75	35	0.532
			Mute	4	27.98	35	0.535
				6	27.94	35	0.535
				8	27.88	35	0.534
			Standby	4	5.09	17	0.132
				6	5.12	17	0.133
				8	5.19	17	0.134
			Powerdown	4	5.02	1	0.079
				6	5.06	1	0.079
				8	5.14	1	0.080
		768	Idle	4	33.05	35	0.611
				6	33.03	35	0.611
				8	33.08	35	0.612
			Mute	4	33.03	35	0.611
				6	33.04	35	0.611
				8	33.05	35	0.611
			Standby	4	5.07	17	0.132
				6	5.09	17	0.132
				8	5.14	17	0.133
			Powerdown	4	5.02	1	0.079
				6	5.04	1	0.079
				8	5.09	1	0.080

Power Dissipation (continued)

V _{PVDD} (V)	SPK_GAIN ⁽¹⁾⁽²⁾⁽³⁾ (dBV)	f _{SPK_AMP} (kHz)	STATE OF OPERATION	R _{SPK} (Ω)	I _{PVDD} ⁽⁴⁾ (mA)	I _{DVDD} ⁽⁵⁾ (mA)	P _{DISS} (W)
19.6	26	384	Idle	4	32.27	35	0.748
				6	32.19	35	0.746
				8	32.08	35	0.744
			Mute	4	32.27	35	0.748
				6	32.24	35	0.747
				8	32.22	35	0.747
			Standby	4	6.95	17	0.192
				6	6.93	17	0.192
				8	7	17	0.193
			Powerdown	4	6.89	1	0.138
				6	6.9	1	0.139
				8	6.96	1	0.140
		768	Idle	4	34.99	35	0.801
				6	34.95	35	0.801
				8	34.97	35	0.801
			Mute	4	34.96	35	0.801
				6	34.98	35	0.801
				8	34.96	35	0.801
			Standby	4	6.93	17	0.192
				6	6.93	17	0.192
				8	6.98	17	0.193
			Powerdown	4	6.84	1	0.137
				6	6.89	1	0.138
				8	6.9	1	0.139

Power Dissipation (continued)

V _{PVDD} (V)	SPK_GAIN ⁽¹⁾⁽²⁾⁽³⁾ (dBV)	f _{SPK_AMP} (kHz)	STATE OF OPERATION	R _{SPK} (Ω)	I _{PVDD} ⁽⁴⁾ (mA)	I _{DVDD} ⁽⁵⁾ (mA)	P _{DISS} (W)
24	26	384	Idle	4	36.93	35	1.002
				6	36.87	35	1.000
				8	36.77	35	0.998
			Mute	4	36.94	35	1.002
				6	36.89	35	1.001
				8	36.85	35	1.000
			Standby	4	8.73	17	0.266
				6	8.72	17	0.265
				8	8.71	17	0.265
			Powerdown	4	8.64	1	0.211
				6	8.66	1	0.211
				8	8.69	1	0.212
		768	Idle	4	36.84	35	1.000
				6	36.86	35	1.000
				8	36.83	35	0.999
			Mute	4	36.85	35	1.000
				6	36.84	35	1.000
				8	36.82	35	0.999
			Standby	4	8.66	17	0.264
				6	8.68	17	0.264
				8	8.71	17	0.265
			Powerdown	4	8.63	1	0.210
				6	8.64	1	0.211
				8	8.65	1	0.211

7.13 Typical Characteristics

All performance plots were taken using the TAS5754M-56MEVM at room temperature, unless otherwise noted. The term *Traditional LC filter* refers to the output filter that is present by default on the EVM. For *Filterless* measurements, the on-board LC filter was removed and an Audio Precision AUX-025 measurement filter was used to take the measurements.

Table 1. Quick Reference Table

OUTPUT CONFIGURATIONS	PLOT TITLE	FIGURE NUMBER
Bridge Tied Load (BTL) Configuration Curves	Output Power vs PVDD	Figure 23
	THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	Figure 24
	THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	Figure 25
	THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	Figure 26
	THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	Figure 27
	THD+N vs Power, $V_{PVDD} = 12\text{ V}$	Figure 28
	THD+N vs Power, $V_{PVDD} = 15\text{ V}$	Figure 29
	THD+N vs Power, $V_{PVDD} = 18\text{ V}$	Figure 30
	THD+N vs Power, $V_{PVDD} = 24\text{ V}$	Figure 31
	Idle Channel Noise vs PVDD	Figure 32
	Efficiency vs Output Power	Figure 33
	Idle Current Draw (Filterless) vs PVDD	Figure 34
	Idle Current Draw (Traditional LC Filter) vs PVDD	Figure 35
	Crosstalk vs. Frequency	Figure 36
	PVDD PSRR vs Frequency	Figure 37
	DVDD PSRR vs Frequency	Figure 38
	AVDD PSRR vs Frequency	Figure 39
	CPVDD PSRR vs Frequency	Figure 40
Powerdown Current Draw vs PVDD	Figure 41	
Parallel Bridge Tied Load (PBTL) Configuration	Output Power vs PVDD	Figure 42
	THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	Figure 43
	THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	Figure 44
	THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	Figure 45
	THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	Figure 46
	THD+N vs Power, $V_{PVDD} = 12\text{ V}$	Figure 47
	THD+N vs Power, $V_{PVDD} = 15\text{ V}$	Figure 48
	THD+N vs Power, $V_{PVDD} = 18\text{ V}$	Figure 49
	THD+N vs Power, $V_{PVDD} = 24\text{ V}$	Figure 50
	Idle Channel Noise vs PVDD	Figure 51
	Efficiency vs Output Power	Figure 52
	Idle Current Draw (filterless) vs PVDD	Figure 57
	Idle Current Draw (traditional LC filter) vs PVDD	Figure 58
	PVDD PSRR vs Frequency	Figure 53
	DVDD PSRR vs Frequency	Figure 54
	AVDD PSRR vs Frequency	Figure 55
	CPVDD PSRR vs Frequency	Figure 56
	Powerdown Current Draw vs PVDD	Figure 59

7.13.1 Bridge Tied Load (BTL) Configuration Curves

Return to [Quick Reference Table](#).




Figure 23. Output Power vs PVDD – BTL




Figure 24. THD+N vs Frequency – BTL




Figure 25. THD+N vs Frequency – BTL




Figure 26. THD+N vs Frequency – BTL




Figure 27. THD+N vs Frequency – BTL












Figure 28. THD + N vs Power – BTL






$f_{SPK_AMP} = 768 \text{ kHz}$ $R_{SPK} = 8 \Omega$

Figure 35. Idle Current Draw (Traditional LC Filter) vs PVDD – BTL




$A_{V(SP_K_AMP)} = 26 \text{ dBV}$ Sine Input $V_{PVDD} = 24 \text{ V}$

Figure 36. Crosstalk vs Frequency – BTL




$A_{V(SP_K_AMP)} = 26 \text{ dBV}$ Supply Noise = 250 mV Sine Input $V_{PVDD} = 24 \text{ V}$

Figure 37. PVDD PSRR vs Frequency – BTL




$A_{V(SP_K_AMP)} = 26 \text{ dBV}$ Supply Noise = 250 mV $V_{PVDD} = 24 \text{ V}$ $R_{SPK} = 8 \Omega$

Figure 38. DVDD PSRR vs Frequency – BTL




$A_{V(SP_K_AMP)} = 26 \text{ dBV}$ Supply Noise = 250 mV $V_{PVDD} = 24 \text{ V}$ $R_{SPK} = 8 \Omega$

Figure 39. AVDD PSRR vs Frequency – BTL









$A_{V(SP_K_AMP)} = 26 \text{ dBV}$ Supply Noise = 250 mV $V_{PVDD} = 24 \text{ V}$ Sine Input

Figure 40. CPVDD PSRR vs Frequency – BTL



7.13.2 Parallel Bridge Tied Load (PBTL) Configuration


Return to [Quick Reference Table](#).



TAS5756M


SLAS988B – JUNE 2014 – REVISED AUGUST 2015

www.ti.com




$A_{V(SP_K_AMP)} = 20 \text{ dBV}$ $P_O = 1 \text{ W}$ $V_{PVDD} = 15 \text{ V}$

Figure 48. THD+N vs Power – PBTL




$A_{V(SP_K_AMP)} = 20 \text{ dBV}$ $P_O = 1 \text{ W}$ $V_{PVDD} = 18 \text{ V}$ Input Signal = 1 kHz Sine

Figure 49. THD+N vs Power – PBTL




$A_{V(SP_K_AMP)} = 20 \text{ dBV}$ $P_O = 1 \text{ W}$ $V_{PVDD} = 24 \text{ V}$ Input Signal = 1 kHz Sine

Figure 50. THD+N vs Power – PBTL




$A_{V(SP_K_AMP)} = 26 \text{ dBV}$ $I_{LOAD} = xA$ $V_{PVDD} = 18 \text{ V}$

Figure 51. Idle Channel Noise vs PVDD – PBTL




$A_{V(SP_K_AMP)} = 26 \text{ dBV}$ $I_{LOAD} = xA$ $V_{PVDD} = 24 \text{ V}$

Figure 52. Efficiency vs Output Power – PBTL




$A_{V(SP_K_AMP)} = 26 \text{ dBV}$ Sine Input $V_{PVDD} = 24 \text{ V}$

Figure 53. PVDD PSRR vs Frequency – PBTL




$A_{V(SP_K_AMP)} = 26 \text{ dBV}$
 $V_{PVDD} = 24 \text{ V}$
 $R_{SPK} = 8 \Omega$
 Supply Noise = 250 mV

Figure 54. DVDD PSRR vs Frequency – PBTL



$A_{V(SP_K_AMP)} = 26 \text{ dBV}$
 $V_{PVDD} = 24 \text{ V}$
 $R_{SPK} = 8 \Omega$
 Supply Noise = 250 mV

Figure 55. AVDD PSRR vs Frequency – PBTL



$A_{V(SP_K_AMP)} = 26 \text{ dBV}$
 $V_{PVDD} = 24 \text{ V}$
 Sine Input
 Supply Noise = 250 mV

Figure 56. CPVDD PSRR vs Frequency – PBTL




Figure 57. Idle Current Draw (Filterless) vs PVDD – PBTL





Figure 58. Idle Current Draw (Traditional LC filter) vs PVDD – PBTL



$A_{V(SP_K_AMP)} = 26 \text{ dBV}$
 $f_{SPK_AMP} = 786 \text{ kHz}$

Figure 59. Powerdown Current Draw vs PVDD – PBTL

8 Detailed Description

8.1 Overview

The TAS5756M device integrates 4 main building blocks together into a single cohesive device that maximizes sound quality, flexibility, and ease of use. The 4 main building blocks are listed as follows:


- A stereo audio DAC, boasting a strong Burr-Brown heritage with a highly flexible serial audio port.
- A miniDSP audio processing core with HybridFlow architecture, which provides an increase in flexibility over a fixed-function ROM device with faster download time than a fully programmable device
- A flexible closed-loop amplifier capable of operating in stereo or mono, at several different switching frequencies, and with a variety of output voltages and loads.
- An I²C control port for communication with the device

The device requires only two power supplies for proper operation. A DVDD supply is needed to power the low-voltage digital and analog circuitry. Another supply, called PVDD, is needed to provide power to the output stage of the audio amplifier. The operating range for these supplies is shown in the [Recommended Operating Conditions](#) table.

Communication with the device is accomplished through the I²C control port. A speaker amplifier fault line is also provided to notify a system controller of the occurrence of an overtemperature, overcurrent, overvoltage, undervoltage, or DC error in the speaker amplifier. There are three digital GPIO pins that are available for use by the HybridFlows. One popular use of the GPIO lines is to provide a Serial Audio Output from the device (SDOUT). HybridFlows which provide an SDOUT customarily present that signal on GPIO2, although this configuration can be changed via the I²C control port. The register space in the control port spans several pages to accommodate some static controls which maintain their functionality across HybridFlows, as well as controls that are determined by the HybridFlow used.

The MiniDSP audio processing core, featuring a HybridFlow architecture, allows the selection of a configurable DSP program called a *HybridFlow* from a list of available HybridFlows. A hybrid flow combines audio processing blocks, many of which that are built in the ROM portion of the device, together in a single payload. The PurePath™ Console GUI provides a means by which to select the HybridFlow and manipulate the controls associated with that HybridFlow.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power-on-Reset (POR) Function

The TAS5756M device has a power-on reset function. This feature resets all of the registers to their default configuration as the device is powering up. When the low-voltage power supply used to power DVDD, AVDD, and CPVDD exceeds the POR threshold, the device holds sets all of the internal registers to their default values and holds them there until it receives valid MCLK, SCLK, and LRCK/FS toggling for a period of approximately 4 ms. After the toggling period has passed, the internal reset of the registers is removed and the registers can be programmed via the I²C Control Port.

8.3.2 Device Clocking

The TAS5756M devices have flexible systems for clocking. Internally, the device requires a number of clocks, mostly at related clock rates to function correctly. All of these clocks can be derived from the Serial Audio Interface in one form or another.

Feature Description (continued)




Figure 60. Audio Flow with Respective Clocks

Figure 60 shows the basic data flow at basic sample rate (f_s). When the data is brought into the serial audio interface, it is processed, interpolated and modulated to $128 \times f_s$ before arriving at the current segments for the final digital to analog conversion.

Figure 61 shows the clock tree.




Figure 61. TAS5756M Clock Distribution Tree

The Serial Audio Interface typically has 4 connection pins which are listed as follows:

- MCLK (System Master Clock)
- SCLK (Bit Clock)
- LRCK/FS (Left Right Word Clock and Frame Sync)

Feature Description (continued)

- SDIN (Input Data. The output date, SDOOUT, is presented on one of the GPIO pins. See the [Serial Data Output](#) section)

The device has an internal PLL that is used to take either MCLK or SCLK and create the higher rate clocks required by the and the DAC clock.

In situations where the highest audio performance is required, bringing MCLK to the device along with SCLK and LRCK/FS is recommended. The device should be configured so that the PLL is only providing a clock source to the DSP. All other clocks are then a division of the incoming MCLK. To enable the MCLK as the main source clock, with all others being created as divisions of the incoming MCLK, set the DAC CLK source Mux (SDAC in [Figure 61](#)) to use MCLK as a source, rather than the output of the MCLK/PLL Mux.

8.3.3 Serial Audio Port

8.3.3.1 Clock Master Mode from Audio Rate Master Clock

In Master Mode, the device generates bit clock and left-right and frame sync clock and outputs them on the appropriate pins. To configure the device in this mode, first put the device into reset, then use registers SLCKO and LRKO (P0-R9). Then reset the LRCK/FS and SCLK divider counters using bits RSLCK and RLRK (P0-R12). Finally, exit reset.

[Figure 62](#) shows a simplified serial port clock tree for the device in master mode.




Figure 62. Simplified Clock Tree for MCLK Sourced Master Mode

In master mode, MCLK is an input and SCLK and LRCK/FS are outputs. SCLK and LRCK/FS are integer divisions of MCLK. Master mode with a non-audio rate master clock source requires external GPIO's to use the PLL in standalone mode. The PLL needs to be configured to ensure that the on-chip processor can be driven at its maximum clock rate. This mode of operation is described in the [Clock Master from a Non-Audio Rate Master Clock](#) section.

When used with audio rate master clocks, the register changes that need to be done include switching the device into master mode, and setting the divider ratio. An example of this mode of operations is using 24.576 MCLK as a master clock source and driving the SCLK and LRCK/FS with integer dividers to create 48 kHz. In this mode, the DAC section of the device is also running from the PLL output. The TAS5756M device is able to meet the specified audio performance while using the internal PLL. However, using the MCLK CMOS oscillator source will have less jitter than the PLL.

To switch the DAC clocks (SDAC in the [Figure 61](#)) the following registers should be modified

- Clock Tree Flex Mode (P253-R63 and P253-R64)
- DAC and OSR Source Clock Register (P0-R14). Set to 0x30 (MCLK input, and OSR is set to whatever the DAC source is)
- The DAC clock divider should be $16f_s$.
 - $16 \times 48 \text{ kHz} = 768 \text{ kHz}$
 - $24.576 \text{ MHz (MCLK in)} / 768 \text{ kHz} = 32$
 - Therefore, the divide ratio for register DDAC (P0-R28) should be set to 32. The register mapping gives $0x00 = 1$, so 32 must be converted to 0x1F (31dec).

Feature Description (continued)

8.3.3.2 Clock Master from a Non-Audio Rate Master Clock

The classic example here is running 12-MHz Master clock for a 48-kHz sampling system. Given the clock tree for the device (shown in [Figure 61](#)), a non-audio clock rate cannot be brought into the MLCK to the PLL in master mode. Therefore, the PLL source must be configured to be a GPIO pin, and the output brought back into another GPIO pin.




Figure 63. Generating Audio Clocks Using Non-Audio Clock Sources

The clock flow through the system is shown in [Figure 63](#). The newly generated MLCK must be brought out of the device on a GPIO pin, then brought into the MLCK pin for integer division to create SCLK and LRCK/FS outputs.

NOTE

Pullup resistors should be used on SCLK and LRCK/FS in this mode to ensure the device remains out of sleep mode.

8.3.3.3 Clock Slave Mode with 4-Wire Operation (SCLK, MCLK, LRCK/FS, SDIN)

The TAS5756M device requires a system clock to operate the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the MLCK input and supports up to 50 MHz. The TAS5756M device system-clock detection circuit automatically senses the system-clock frequency. Common audio sampling frequencies in the bands of 8 kHz, 16 kHz, (32 kHz – 44.1 kHz – 48kHz), (88.2 kHz – 96 kHz), and (176.4 kHz – 192 kHz) are supported.

NOTE

Values in the parentheses are grouped when detected, for example, 88.2 kHz and 96 kHz are detected as *double rate*, 32 kHz, 44.1 kHz and 48 kHz are detected as *single rate* and so on.

In the presence of a valid bit MCLK, SCLK and LRCK/FS, the device automatically configures the clock tree and PLL to drive the miniDSP as required.

The sampling frequency detector sets the clock for the digital filter, Delta Sigma Modulator (DSM) and the Negative Charge Pump (NCP) automatically. [Table 2](#) shows examples of system clock frequencies for common audio sampling rates.

Feature Description (continued)

MLCK rates that are not common to standard audio clocks, between 1 MHz and 50 MHz, are supported by configuring various PLL and clock-divider registers directly. In this mode, auto clock mode should be disabled using P0-R37. Additionally, it may be necessary to ignore clock error detection if external clocks are not-available for some time during configuration or if the clocks presented on the pins of the device or are invalid. This extended programmability allows the device to operate in an advanced mode in which it becomes a clock master and drive the host serial port with LRCK/FS and SLCK, from a non-audio related clock (for example, using a setting of 12 MHz to generate 44.1 kHz [LRCK/FS] and 2.8224 MHz [SLCK]).

Table 2 shows the timing requirements for the system clock input. For optimal performance, use a clock source with low phase jitter and noise. For MCLK timing requirements, refer to the [Serial Audio Port Timing – Master Mode](#) section.

Table 2. System Master Clock Inputs for Audio Related Clocks

SAMPLING FREQUENCY	SYSTEM CLOCK FREQUENCY (f_{MLCK}) (MHz)					
	64 f_s	128 f_s	192 f_s	256 f_s	384 f_s	512 f_s
8 kHz	See ⁽¹⁾	1.024 ⁽²⁾	1.536 ⁽²⁾	2.048	3.072	4.096
16 kHz		2.048 ⁽²⁾	3.072 ⁽²⁾	4.096	6.144	8.192
32 kHz		4.096 ⁽²⁾	6.144 ⁽²⁾	8.192	12.288	16.384
44.1 kHz		5.6488 ⁽²⁾	8.4672 ⁽²⁾	11.2896	16.9344	22.5792
48 kHz		6.144 ⁽²⁾	9.216 ⁽²⁾	12.288	18.432	24.576
88.2 kHz		11.2896 ⁽²⁾	16.9344	22.5792	33.8688	45.1584
96 kHz		12.288 ⁽²⁾	18.432	24.576	36.864	49.152
176.4 kHz		22.5792	33.8688	45.1584	See ⁽¹⁾	See ⁽¹⁾
192 kHz		24.576	36.864	49.152		

(1) This system clock rate is not supported for the given sampling frequency.

(2) This system clock rate is supported by PLL mode.

8.3.3.4 Clock Slave Mode with SLCK PLL to Generate Internal Clocks (3-Wire PCM)

8.3.3.4.1 Clock Generation using the PLL

The TAS5756M device supports a wide range of options to generate the required clocks as shown in [Figure 61](#).

The clocks for the PLL require a source reference clock. This clock is sourced as the incoming SLCK or MLCK, a GPIO can also be used.

The source reference clock for the PLL reference clock is selected by programming the SRCREF value on P0-R13, B[6:4]. The TAS5756M device provides several programmable clock dividers to achieve a variety of sampling rates. See [Figure 61](#).

If PLL functionality is not required, set the PLEN value on P0-R4, B[0] to 0. In this situation, an external master clock is required.

Table 3. PLL Configuration Registers

CLOCK MULTIPLEXER		
REGISTER	FUNCTION	BITS
SREF	PLL Reference	P0-R13, B[6:4]
DDSP	clock divider	P0-R27, B[6:0]
DSLCK	External SLCK Div	P0-R32, B[6:0]
DLRK	External LRCK/FS Div	P0-R33, B[7:0]

8.3.3.4.2 PLL Calculation

The TAS5756M device has an on-chip PLL with fractional multiplication to generate the clock frequency needed by the Digital Signal Processing blocks. The programmability of the PLL allows operation from a wide variety of clocks that may be available in the system. The PLL input (PLLCKIN) supports clock frequencies from 1 MHz to 50 MHz and is register programmable to enable generation of required sampling rates with fine precision.

The PLL is enabled by default. The PLL can be enabled by writing to P0-R4, B[0]. When the PLL is enabled, the PLL output clock PLLCK is given by [Equation 1](#):

$$\text{PLLCK} = \frac{\text{PLLCKIN} \times R \times J.D}{P} \quad \text{or} \quad \text{PLLCK} = \frac{\text{PLLCKIN} \times R \times K}{P}$$

where

- R = 1, 2, 3, 4, ... , 15, 16
- J = 4, 5, 6, . . . 63, and D = 0000, 0001, 0002, . . . 9999
- K = [J value].[D value]
- P = 1, 2, 3, ... 15

(1)

R, J, D, and P are programmable. J is the integer portion of K (the numbers to the left of the decimal point), while D is the fractional portion of K (the numbers to the right of the decimal point, assuming four digits of precision).

8.3.3.4.2.1 Examples:

- If K = 8.5, then J = 8, D = 5000
- If K = 7.12, then J = 7, D = 1200
- If K = 14.03, then J = 14, D = 0300
- If K = 6.0004, then J = 6, D = 0004

When the PLL is enabled and D = 0000, **the following conditions must be satisfied:**

- 1 MHz ≤ (PLLCKIN / P) ≤ 20 MHz
- 64 MHz ≤ (PLLCKIN x K x R / P) ≤ 100 MHz
- 1 ≤ J ≤ 63

When the PLL is enabled and D ≠ 0000, **the following conditions must be satisfied:**

- 6.667 MHz ≤ PLLCKIN / P ≤ 20 MHz
- 64 MHz ≤ (PLLCKIN x K x R / P) ≤ 100 MHz
- 4 ≤ J ≤ 11
- R = 1

When the PLL is enabled,

- $f_s = (\text{PLLCKIN} \times K \times R) / (2048 \times P)$
- The value of N is selected so that $f_s \times N = \text{PLLCKIN} \times K \times R / P$ is in the allowable range.

Example: MCLK = 12 MHz and $f_s = 44.1$ kHz, (N=2048)

Select P = 1, R = 1, K = 7.5264, which results in J = 7, D = 5264

Example: MCLK = 12 MHz and $f_s = 48.0$ kHz, (N=2048)

Select P = 1, R = 1, K = 8.192, which results in J = 8, D = 1920

Values are written to the registers in [Table 4](#).

Table 4. PLL Registers

DIVIDER	FUNCTION	BITS
PLLE	PLL enable	P0-R4, B[0]
PPDV	PLL P	P0-R20, B[3:0]
PJDV	PLL J	P0-R21, B[5:0]
PDDV	PLL D	P0-R22, B[5:0]
		P0-R23, B[7:0]
PRDV	PLL R	P0-R24, B[3:0]

Table 5. PLL Configuration Recommendations

EQUATIONS	DESCRIPTION
f_s (kHz)	Sampling frequency
R_{MLCK}	Ratio between sampling frequency and MLCK frequency (MLCK frequency = R_{MLCK} x sampling frequency)
MLCK (MHz)	System master clock frequency at MLCK input (pin 20)
PLL VCO (MHz)	PLL VCO frequency as PLLCK in Figure 61
P	One of the PLL coefficients in Equation 1
PLL REF (MHz)	Internal reference clock frequency which is produced by $MLCK / P$
$M = K \times R$	The final PLL multiplication factor computed from K and R as described in Equation 1
$K = J.D$	One of the PLL coefficients in Equation 1
R	One of the PLL coefficients in Equation 1
PLL f_s	Ratio between f_s and PLL VCO frequency ($PLL\ VCO / f_s$)
DSP f_s	Ratio between operating clock rate and f_s ($PLL\ f_s / NMAC$)
NMAC	The clock divider value in Table 3
DSP CLK (MHz)	The operating frequency as DSPCK in Figure 61
MOD f_s	Ratio between DAC operating clock frequency and f_s ($PLL\ f_s / NDAC$)
MOD f (kHz)	DAC operating frequency as DACCK in
NDAC	DAC clock divider value in Table 3
DOSR	OSR clock divider value in Table 3 for generating OSRCK in Figure 61 . DOSR must be chosen so that $MOD\ f_s / DOSR = 16$ for correct operation.
NCP	NCP (negative charge pump) clock divider value in Table 3
CP f	Negative charge pump clock frequency ($f_s \times MOD\ f_s / NCP$)
% Error	Percentage of error between $PLL\ VCO / PLL\ f_s$ and f_s (mismatch error). <ul style="list-style-type: none"> This value is typically zero but can be non-zero especially when K is not an integer (D is not zero). This value may be non-zero only when the TAS5756M device acts as a master.

The previous equations explain how to calculate all necessary coefficients and controls to configure the PLL. [Table 6](#) provides for easy reference to the recommended clock divider settings for the PLL as a Master Clock.

Table 6. Recommended Clock Divider Settings for PLL as Master Clock

f_s (kHz)	R_{MCLK}	MCLK (MHz)	PLL VCO (MHz)	P	PLL REF (MHz)	M = KxR	K = JxD	R	PLL f_s	DSP f_s	NMAC	DSP CLK (MHz)	MOD f_s	MOD f (kHz)	NDAC	DOSR	% ERROR	NCP	CP f (kHz)
8	128	1.024	98.304	1	1.024	96	48	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	192	1.536	98.304	1	1.536	64	32	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	256	2.048	98.304	1	2.048	48	48	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	384	3.072	98.304	3	1.024	96	48	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	512	4.096	98.304	3	1.365	72	36	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	768	6.144	98.304	3	2.048	48	48	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	1024	8.192	98.304	3	2.731	36	36	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	1152	9.216	98.304	9	1.024	96	48	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
	1536	12.288	98.304	9	1.365	72	36	2	12288	1024	12	8.192	768	6144	16	48	0	4	1536
2048	16.384	98.304	9	1.82	54	54	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536	
3072	24.576	98.304	9	2.731	36	36	1	12288	1024	12	8.192	768	6144	16	48	0	4	1536	
11.025	128	1.4112	90.3168	1	1.411	64	32	2	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	192	2.1168	90.3168	3	0.706	128	32	4	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	256	2.8224	90.3168	1	2.822	32	32	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	384	4.2336	90.3168	3	1.411	64	32	2	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	512	5.6448	90.3168	3	1.882	48	48	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	768	8.4672	90.3168	3	2.822	32	32	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	1024	11.2896	90.3168	3	3.763	24	24	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	1152	12.7008	90.3168	9	1.411	64	32	2	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
	1536	16.9344	90.3168	9	1.882	48	48	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2
2048	22.5792	90.3168	9	2.509	36	36	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2	
3072	33.8688	90.3168	9	3.763	24	24	1	8192	1024	8	11.2896	512	5644.8	16	32	0	4	1411.2	
16	64	1.024	98.304	1	1.024	96	48	2	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	128	2.048	98.304	1	2.048	48	48	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	192	3.072	98.304	1	3.072	32	32	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	256	4.096	98.304	1	4.096	24	24	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	384	6.144	98.304	3	2.048	48	48	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	512	8.192	98.304	3	2.731	36	36	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	768	12.288	98.304	3	4.096	24	24	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	1024	16.384	98.304	3	5.461	18	18	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	1152	18.432	98.304	3	6.144	16	16	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	1536	24.576	98.304	9	2.731	36	36	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
	2048	32.768	98.304	9	3.641	27	27	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536
3072	49.152	98.304	9	5.461	18	18	1	6144	1024	6	16.384	384	6144	16	24	0	4	1536	

Table 6. Recommended Clock Divider Settings for PLL as Master Clock (continued)

f_s (kHz)	R_{MCLK}	MCLK (MHz)	PLL VCO (MHz)	P	PLL REF (MHz)	$M = K \times R$	$K = J \times D$	R	PLL f_s	DSP f_s	NMAC	DSP CLK (MHz)	MOD f_s	MOD f (kHz)	NDAC	DOSR	% ERROR	NCP	CP f (kHz)
22.05	64	1.4112	90.3168	1	1.411	64	32	2	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	128	2.8224	90.3168	1	2.822	32	32	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	192	4.2336	90.3168	3	1.411	64	32	2	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	256	5.6448	90.3168	1	5.645	16	16	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	384	8.4672	90.3168	3	2.822	32	32	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	512	11.2896	90.3168	3	3.763	24	24	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	768	16.9344	90.3168	3	5.645	16	16	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	1024	22.5792	90.3168	3	7.526	12	12	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	1152	25.4016	90.3168	9	2.822	32	32	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
	1536	33.8688	90.3168	9	3.763	24	24	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2
2048	45.1584	90.3168	9	5.018	18	18	1	4096	1024	4	22.5792	256	5644.8	16	16	0	4	1411.2	
32	32	1.024	98.304	1	1.024	96	48	2	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	48	1.536	98.304	1	1.536	64	16	4	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	64	2.048	98.304	1	2.048	48	24	2	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	128	4.096	98.304	1	4.096	24	24	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	192	6.144	98.304	3	2.048	48	48	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	256	8.192	98.304	2	4.096	24	24	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	384	12.288	98.304	3	4.096	24	24	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	512	16.384	98.304	3	5.461	18	18	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	768	24.576	98.304	3	8.192	12	12	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
	1024	32.768	98.304	3	10.923	9	9	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536
1152	36.864	98.304	9	4.096	24	24	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536	
1536	49.152	98.304	6	8.192	12	12	1	3072	1024	3	32.768	192	6144	16	12	0	4	1536	
44.1	32	1.4112	90.3168	1	1.411	64	32	2	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	64	2.8224	90.3168	1	2.822	32	16	2	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	128	5.6448	90.3168	1	5.645	16	16	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	192	8.4672	90.3168	3	2.822	32	32	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	256	11.2896	90.3168	2	5.645	16	16	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	384	16.9344	90.3168	3	5.645	16	16	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	512	22.5792	90.3168	3	7.526	12	12	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
	768	33.8688	90.3168	3	11.29	8	8	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2
1024	45.1584	90.3168	3	15.053	6	6	1	2048	1024	2	45.1584	128	5644.8	16	8	0	4	1411.2	

Table 6. Recommended Clock Divider Settings for PLL as Master Clock (continued)

f_s (kHz)	R_{MCLK}	MCLK (MHz)	PLL VCO (MHz)	P	PLL REF (MHz)	$M = K \times R$	$K = J \times D$	R	PLL f_s	DSP f_s	NMAC	DSP CLK (MHz)	MOD f_s	MOD f (kHz)	NDAC	DOSR	% ERROR	NCP	CP f (kHz)
48	32	1.536	98.304	1	1.536	64	32	2	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	64	3.072	98.304	1	3.072	32	16	2	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	128	6.144	98.304	1	6.144	16	16	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	192	9.216	98.304	3	3.072	32	32	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	256	12.288	98.304	2	6.144	16	16	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	384	18.432	98.304	3	6.144	16	16	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	512	24.576	98.304	3	8.192	12	12	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	768	36.864	98.304	3	12.288	8	8	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
96	1024	49.152	98.304	3	16.384	6	6	1	2048	1024	2	49.152	128	6144	16	8	0	4	1536
	32	3.072	98.304	1	3.072	32	16	2	1024	512	2	49.152	64	6144	16	4	0	4	1536
	48	4.608	98.304	3	1.536	64	32	2	1024	512	2	49.152	64	6144	16	4	0	4	1536
	64	6.144	98.304	1	6.144	16	8	2	1024	512	2	49.152	64	6144	16	4	0	4	1536
	128	12.288	98.304	2	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536
	192	18.432	98.304	3	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536
	256	24.576	98.304	4	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536
	384	36.864	98.304	6	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536
192	512	49.152	98.304	8	6.144	16	16	1	1024	512	2	49.152	64	6144	16	4	0	4	1536
	32	6.144	98.304	1	6.144	16	8	2	512	256	2	49.152	32	6144	16	2	0	4	1536
	48	9.216	98.304	3	3.072	32	16	2	512	256	2	49.152	32	6144	16	2	0	4	1536
	64	12.288	98.304	1	12.288	8	4	2	512	256	2	49.152	32	6144	16	2	0	4	1536
	128	24.576	98.304	2	12.288	8	8	1	512	256	2	49.152	32	6144	16	2	0	4	1536
192	36.864	98.304	3	12.288	8	8	1	512	256	2	49.152	32	6144	16	2	0	4	1536	
256	49.152	98.304	4	12.288	8	8	1	512	256	2	49.152	32	6144	16	2	0	4	1536	

8.3.3.5 Serial Audio Port – Data Formats and Bit Depths

The serial audio interface port is a 3-wire serial port with the signals LRCK/FS (pin 25), SCLK (pin 23), and SDIN (pin 24). SCLK is the serial audio bit clock, used to clock the serial data present on SDIN into the serial shift register of the audio interface. Serial data is clocked into the TAS5756M device on the rising edge of SCLK. The LRCK/FS pin is the serial audio left/right word clock or frame sync when the device is operated in TDM Mode.

Table 7. TAS5756M device Audio Data Formats, Bit Depths and Clock Rates

FORMAT	DATA BITS	MAXIMUM LRCK/FS FREQUENCY (kHz)	MCLK RATE (f _s)	SCLK RATE (f _s)
I ² S/LJ/RJ	32, 24, 20, 16	Up to 192	128 to 3072 (≤ 50 MHz)	64, 48, 32
TDM/DSP	32, 24, 20, 16	Up to 48	128 to 3072	125, 256
		96	128 to 512	125, 256
		192	128, 192, 256	128

The TAS5756M device requires the synchronization of LRCK/FS and system clock, but does not need a specific phase relation between LRCK/FS and system clock.

If the relationship between LRCK/FS and system clock changes more than ±5 MCLK, internal operation is initialized within one sample period and analog outputs are forced to the bipolar zero level until re-synchronization between LRCK/FS and system clock is completed.

If the relationship between LRCK/FS and SCLK are invalid more than 4 LRCK/FS periods, internal operation is initialized within one sample period and analog outputs are forced to the bipolar zero level until re-synchronization between LRCK/FS and SCLK is completed.

8.3.3.5.1 Data Formats and Master/Slave Modes of Operation

The TAS5756M device supports industry-standard audio data formats, including standard I²S and left-justified. Data formats are selected via Register (P0-R40). All formats require binary two's complement, MSB-first audio data; up to 32-bit audio data is accepted. The data formats are detailed in [Figure 64](#) through [Figure 69](#).

The TAS5756M device also supports right-justified and TDM/DSP data. I²S, LJ, RJ, and TDM/DSP are selected using Register (P0-R40). All formats require binary 2s complement, MSB-first audio data. Up to 32 bits are accepted. Default setting is I²S and 24 bit word length. The I²S slave timing is shown in .

shows a detailed timing diagram for the serial audio interface.

In addition to acting as a I²S slave, the TAS5756M device can act as an I²S master, by generating SCLK and LRCK/FS as outputs from the MCLK input. [Table 8](#) lists the registers used to place the device into Master or Slave mode. Please refer to the [Serial Audio Port Timing – Master Mode](#) section for serial audio Interface timing requirements in Master Mode. For Slave Mode timing, please refer to to the [Serial Audio Port Timing – Slave Mode](#) section.

Table 8. I²S Master Mode Registers

REGISTER	FUNCTION
P0-R9-B0, B4, and B5	I ² S Master mode select
P0-R32-B[6:0]	SCLK divider and LRCK/FS divider
P0-R33-B[7:0]	




Figure 64. Left Justified Audio Data Format




Figure 65. I²S Audio Data Format






Figure 66. Right Justified Audio Data Format



In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.


Figure 67. TDM/DSP 1 Audio Data Format



TDM/DSP Data Format with OFFSET = 1

In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

Figure 68. TDM/DSP 2 Audio Data Format



TDM/DSP Data Format with OFFSET = N

In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

Figure 69. TDM/DSP 3 Audio Data Format

8.3.3.6 Input Signal Sensing (Power-Save Mode)

The TAS5756M device has a zero-detect function. This function can be applied to both channels of data as an AND function or an OR function, via controls provided in the control port in P0-R65-B[2:1]. Continuous Zero data cycles are counted by LRCK/FS, and the threshold of decision for analog mute can be set by P0-R59, B[6:4] for the data which is clocked in on the left frame of an I²S signal or Slot 1 of a TDM signal and P0-R59, B[2:0] for the data which is clocked in on the right frame of an I²S signal or Slot 2 of a TDM signal as shown in [Table 10](#). Default values are 0 for both channels.

Table 9. Zero Detection Mode


ATMUTECTL	VALUE	FUNCTION
Bit : 2	0	Zero data triggers for the two channels for zero detection are ORed together.
	1 (Default)	Zero data triggers for the two channels for zero detection are ANDed together.
Bit : 1	0	Zero detection and analog mute are disabled for the data clocked in on the right frame of an I ² S signal or Slot 2 of a TDM signal.
	1 (Default)	Zero detection analog mute are enabled for the data clocked in on the right frame of an I ² S signal or Slot 2 of a TDM signal.
Bit : 0	0	Zero detection analog mute are disabled for the data clocked in on the left frame of an I ² S signal or Slot 1 of a TDM signal.
	1 (Default)	Zero detection analog mute are enabled for the data clocked in on the left frame of an I ² S signal or Slot 1 of a TDM signal.

Table 10. Zero Data Detection Time

ATMUTETIML OR ATMA	NUMBER OF LRCK/FS CYCLES	TIME at 48 kHz
0 0 0	1024	21 ms
0 0 1	5120	106 ms
0 1 0	10240	213 ms
0 1 1	25600	533 ms
1 0 0	51200	1.066 secs
1 0 1	102400	2.133 secs
1 1 0	256000	5.333 secs
1 1 1	512000	10.66 secs

8.3.3.7 Serial Data Output

If it is supported by the HybridFlow in use, the TAS5756M device can present serial data on one of the three available hardware pins, GPIO0, GPIO1, or GPIO2. In a HybridFlow which supports serial data out, the serial data out origin can always be configured to come before the mini-DSP, by clearing the SDSL bit in P0-R7. This feature is used as a *loop-back* to check the integrity of the data transmission from the source to the TAS5756M device. In addition to the default loop-back mode, HybridFlows allows the SDOUT signal to originate from either a point after the processing or from some intermediary point within the HybridFlow. This option is accomplished by setting the SDSL bit in P0-R7. [Figure 70](#) shows how to configure the origin of the serial data output signal.


Figure 70. Serial Data Output Signal

Choosing the origin to be after all processing has been applied to the signal (i.e. before it is sent to the amplifier) is popular for sending a monitor signal back to a voice processing or echo-cancelling device elsewhere in the system. Other origins may configure the signal to originate after a subwoofer generation block, which sums in the inputs and applies a low-pass filter to create a mono, low-frequency signal. Please refer to the target HybridFlows for details regarding the options for the serial data output.

8.3.4 Modulation Scheme

8.3.4.1 BD-Modulation

The TAS5756M uses BD modulation. This modulation scheme allows operation without the classic LC output filter when the amp is driving an inductive load with short speaker wires. Each output is switching from 0 volts to the supply voltage PVDD. The SPK_OUTx+ and SPK_OUTx- are in phase with each other with no input signal so that there is little or no current in the speaker. The duty cycle of SPK_OUTx+ is greater than 50% and SPK_OUTx- is less than 50% for positive output voltages. The duty cycle of SPK_OUTx+ is less than 50% and SPK_OUTx- is greater than 50% for negative output voltages. The voltage across the load remains at 0 V throughout most of the switching period, reducing the switching current, which reduces any I²R losses in the load.




Figure 71. BD-Modulation

8.3.5 miniDSP Audio Processing Engine

The TAS5756M device integrates a highly efficient processing engine called a miniDSP. The miniDSP in the TAS5756M device uses a Hybrid architecture in which some processing blocks are built in ROM and other processing blocks are created in RAM via the PurePath™ Control Console GUI. This approach allows the flexibility of a fully-programmable device to be combined with the ease of use and rapid download time of a hard-coded ROM device.

8.3.5.1 HybridFlow Architecture

The Hybrid RAM and ROM Architecture allows the device to be highly flexible, but also easy to use. Unlike a device where all digital processing blocks are hard-coded in ROM, the hybrid RAM and ROM architecture allows a variety of processing blocks to be used in various combinations with various connectivity. These combinations of processing blocks are called *HybridFlows*.

HybridFlows are generated by combining a collection of processing blocks together in a targeted manner so that the device is well suited for a particular application or use case. Some HybridFlows are targeted for stereo applications, while others are targeted for mono, 1.1 (Bi-Amped), or 2.1 configurations.

It is important to note that the amount of processing which can be combined together into a given process flow is highly dependent on the sample rate of the audio signal which is being processed. For instance, an audio signal at 48 kHz can have much more processing applied than the same signal presented to the TAS5756M device at 192 kHz sample rate. For this reason, a HybridFlow which supports only up to 48 kHz sample rate cannot be used with a 192 kHz input signal.

8.3.5.2 Volume Control

8.3.5.2.1 Digital Volume Control

A basic digital volume control with range between 24 dB and 103 dB and mute is available on each channels by P0-R61-B[7:0] for SPK_OUTB± and P0-R62-B[7:0] for SPK_OUTA±. These volume controls all have 0.5 dB step programmability over most gain and attenuation ranges. [Table 11](#) lists the detailed gain versus programmed setting for this basic volume control. Volume can be changed for both SPK_OUTB± and SPK_OUTA± at the same time or independently by P0-R61-B[1:0]. When B[1:0] set 00 (default), independent control is selected. When B[1:0] set 01, SPK_OUTA± accords with SPK_OUTB± volume. When B[1:0] set 10, SPK_OUTA± volume controls the volume for both channels. To set B[1:0] to 11 is prohibited.

Table 11. Digital Volume Control Settings

GAIN SETTING	BINARY DATA	GAIN (dB)	COMMENTS
0	0000-0000	24.0	Positive maximum
1	0000-0001	23.5	
.	.	.	
.	.	.	
.	.	.	
46	0010-1110	1.0	
47	0010-1111	0.5	
48	0011-0000	0.0	No attenuation (default)
49	0011-0001	-0.5	
50	0011-0010	-1.0	
51	0011-0011	-1.5	
.	.	.	
.	.	.	
.	.	.	
253	1111-1101	-102.5	
254	1111-1110	-103	Negative maximum
255	1111-1111	-∞	Negative infinite (Mute)

Ramp-up frequency and ramp-down frequency can be controlled by P0-R63, B[7:6] and B[3:2] as shown in Table 12. Also ramp-up step and ramp-down step can be controlled by P0-R63, B[5:4] and B[1:0] as shown in Table 13.

Table 12. Ramp Up or Down Frequency

RAMP UP SPEED	EVERY N f_s	COMMENTS	RAMP DOWN FREQUENCY	EVERY N f_s	COMMENTS
00	1	Default	00	1	Default
01	2		01	2	
10	4		10	4	
11	Direct change		11	Direct change	

Table 13. Ramp Up or Down Step

RAMP UP STEP	STEP dB	COMMENTS	RAMP DOWN STEP	STEP dB	COMMENTS
00	4.0		00	-4.0	
01	2.0		01	-2.0	
10	1.0	Default	10	-1.0	Default
11	0.5		11	-0.5	

8.3.5.2.1.1 Emergency Volume Ramp Down

Emergency ramp down of the volume by is provided for situations such as I²S clock error and power supply failure. Ramp-down speed is controlled by P0-R64-B[7:6]. Ramp-down step can be controlled by P0-R64-B[5:4]. Default is ramp-down by every f_s cycle with -4dB step.

8.3.6 Adjustable Amplifier Gain and Switching Frequency Selection

The voltage divider between the GVDD_REG pin and the SPK_GAIN/FREQ pin is used to set the gain and switching frequency of the amplifier. Upon start-up of the device, the voltage presented on the SPK_GAIN/FREQ pin is digitized and then decoded into a 3-bit word which is interpreted inside the TAS5756M device to correspond to a given gain and switching frequency. In order to change the SPK_GAIN or switching frequency of the amplifier, the device must first be powered down, and then powered back up, with the new voltage level presented to the device on the SPK_GAIN/FREQ pin.

Because the amplifier adds gain to both the signal and the noise present in the audio signal, the lowest gain setting that can meet voltage-limited output power targets should be used. This ensures that the power target can be reached while minimizing the idle channel noise of the system. The switching frequency selection affects three important operating characteristics of the device. These are the power dissipation in the device, the power dissipation in the inductor, and the target output filter for the application.

Higher switching frequencies typically result in slightly higher power dissipation in the TAS5756M device and lower dissipation in the inductor in the system, due to decreased ripple current through the inductor and increased charging and discharging current in device and parasitic capacitances. Switching at the higher of the two available switching frequencies will result in lower overall dissipation in the system and lower operating temperature of the inductors. However, the thermally limited power output of the device may be decreased in this situation, because some of the TAS5756M device thermal headroom will be absorbed by the higher switching frequency. Conversely inductor heating can be reduced by using the higher switching frequency to reduce the ripple current.

Another advantage of increasing the switching frequency is that the higher frequency carrier signal can be filtered by an L-C filter with a higher corner frequency, leading to physically smaller components. Use the highest switching frequency that continues to meet the thermally limited power targets for the application. If thermal constraints require heat reduction in the TAS5756M device, use a lower switching rate.

The switching frequency of the speaker amplifier is dependent on an internal synchronizing signal, (f_{SYNC}), which is synchronous with the sample rate. The rate of the synchronizing signal is also dependent on the sample rate. Refer to Table 14 below for details regarding how the sample rates correlate to the synchronizing signal.

Table 14. Sample Rates vs Synchronization Signal

SAMPLE RATE [kHz]	f_{SYNC} [kHz]
8	96
16	
32	
48	
96	
192	
11.025	88.2
22.05	
44.1	
88.2	

Table 15 summarizes the de-code of the voltage presented to the SPK_GAIN/FREQ pin. The voltage presented to the SPK_GAIN/FREQ pin is latched in upon startup of the device. Subsequent changes require power cycling the device. A gain setting of 20 dBV is recommended for nominal supply voltages of 13 V and lower, while a gain of 26 dBV is recommended for supply voltages up to 26.4 V. Table 15 shows the voltage required at the SPK_GAIN/FREQ pin for various gain and switching scenarios as well some example resistor values for meeting the voltage range requirements.

Table 15. Amplifier Switching Mode vs. SPK_GAIN/FREQ Voltage

$V_{\text{SPK_GAIN/FREQ}}$ (V)		RESISTOR EXAMPLES	GAIN MODE	AMPLIFIER SWITCHING FREQUENCY MODE
MIN	MAX	R100 (k Ω): RESISTOR TO GROUND R101 (k Ω): RESISTOR TO GVDD_REG		
6.61	7	Reserved	Reserved	Reserved
5.44	6.6	R100 = 750 R101 = 150	26dBV	$8 \times f_{\text{SYNC}}$
4.67	5.43	R100 = 390 R101 = 150		$6 \times f_{\text{SYNC}}$
3.89	4.66	R100 = 220 R101 = 150		$5 \times f_{\text{SYNC}}$
3.11	3.88	R100 = 150 R101 = 150		$4 \times f_{\text{SYNC}}$
2.33	3.1	R100 = 100 R101 = 150	20dBV	$8 \times f_{\text{SYNC}}$
1.56	2.32	R100 = 56 R101 = 150		$6 \times f_{\text{SYNC}}$
0.78	1.55	R100 = 33 R101 = 150		$5 \times f_{\text{SYNC}}$
0	0.77	R100 = 8.2 R101 = 150		$4 \times f_{\text{SYNC}}$

8.3.7 Error Handling and Protection Suite

8.3.7.1 Device Overtemperature Protection

The TAS5756M device continuously monitors die temperature to ensure it does not exceed the $\text{OTE}_{\text{THRES}}$ level specified in the [Recommended Operating Conditions](#) table. If an OTE event occurs, the SPK_FAULT line is pulled low and out the SPK_OUTxx outputs transition to high impedance, signifying a fault. This is a non-latched error and will attempt to self clear after $\text{OTE}_{\text{CLRTIME}}$ has passed.

8.3.7.2 SPK_OUTxx Overcurrent Protection

The TAS5756M device continuously monitors the output current of each amplifier output to ensure it does not exceed the OCE_{THRES} level specified in the [Recommended Operating Conditions](#) table. If an OCE event occurs, the SPK_FAULT line is pulled low and the SPK_OUTxx outputs transition to high impedance, signifying a fault. This is a non-latched error and will attempt to self clear after $OCE_{CLRTIME}$ has passed.

8.3.7.3 DC Offset Protection

If the TAS5756M device measures a DC offset in the output voltage, the $\overline{SPK_FAULT}$ line is pulled low and the SPK_OUTxx outputs transition to high impedance, signifying a fault. This latched error requires the SPK_MUTE line to toggle to reset the error. Alternatively, pulling the MCLK, SCLK, or LRCK low causes a clock error, which also resets the device. Normal operation resumes by re-starting the stopped clock.

8.3.7.4 Internal V_{AVDD} Undervoltage-Error Protection

The TAS5756M device internally monitors the AVDD net to protect against the AVDD supply dropping unexpectedly. To enable this feature, P1-R5-B0 is used.

8.3.7.5 Internal V_{PVDD} Undervoltage-Error Protection

If the voltage presented on the PVDD supply drops below the $UVE_{THRES(PVDD)}$ value listed in the [Recommended Operating Conditions](#) table, the SPK_OUTxx outputs transition to high impedance. This is a self-clearing error, which means that once the PVDD level drops below the level listed in the [Recommended Operating Conditions](#) table, the device resumes normal operation.

8.3.7.6 Internal V_{PVDD} Overvoltage-Error Protection

If the voltage presented on the PVDD supply exceeds the $OVE_{THRES(PVDD)}$ value listed in the [Recommended Operating Conditions](#) table, the SPK_OUTxx outputs will transition to high impedance. This is a self-clearing error, which means that once the PVDD level drops below the level listed in the [Recommended Operating Conditions](#) table, the device will resume normal operation. It is important to note that this voltage only protects up to the level described in the [Recommended Operating Conditions](#) table for the PVDD voltage. Exceeding this absolute maximum rating causes damage and possible device failure, because the levels exceed that which can be protected against by the OVE protection circuit.

8.3.7.7 External Undervoltage-Error Protection

The $\overline{SPK_MUTE}$ pin can also be used to monitor a system voltage, such as a LCD TV backlight, a battery pack in portable device, by using a voltage divider created with two resistors (see [Figure 72](#)).



- If the $\overline{SPK_MUTE}$ pin makes a transition from 1 to 0 over 6 ms or more, the device switches into external undervoltage protection mode. This mode uses two trigger levels.
- When the $\overline{SPK_MUTE}$ pin level reaches 2 V, soft mute process begins.
- When the $\overline{SPK_MUTE}$ pin level reaches 1.2 V, analog output mute engages, regardless of digital audio level, and analog output shutdown begins.

[Figure 73](#) shows a timing diagram for external undervoltage error protection.

NOTE

The $\overline{SPK_MUTE}$ input pin voltage range is provided in the [Recommended Operating Conditions](#) table. The ratio of external resistors must produce a voltage within this input range. Any increase in power supply (such as power supply positive noise or ripple) can pull the $\overline{SPK_MUTE}$ pin higher than that the level specified in the [Recommended Operating Conditions](#) table, potentially causing damage to or failure of the device. Therefore, it is imperative that any monitored voltage (including all ripple, power supply variation, resistor divider variation, transient spikes, and others) is scaled by the resistor divider network to never drive the voltage on the $\overline{SPK_MUTE}$ pin higher than the maximum level specified in the [Recommended Operating Conditions](#) table.

When the divider is set correctly, any DC voltage can be monitored. [Figure 72](#) shows a 12-V example of how the $\overline{SPK_MUTE}$ is used for external undervoltage error protection.


Figure 72. $\overline{\text{SPK_MUTE}}$ Used in External Undervoltage Error Protection

Figure 73. $\overline{\text{SPK_MUTE}}$ Timing for External Undervoltage Error Protection

8.3.7.8 Internal Clock Error Notification (CLKE)

8.3.8 GPIO Port and Hardware Control Pins

The TAS5756M device includes a versatile GPIO port, allowing signals to be passed from the system to the device or sent out of the device to the system. There are three GPIO pins available for use. These pins can be used for advanced clocking features, to pass internal signals to the system or accept signals from the system for use inside the device by a HybridFlow, or simply to monitor the status of an external signal via I²C. The GPIO port requires some configuration in the control port. This configuration is detailed in [Figure 74](#).




Figure 74. GPIO Port

In addition to the dynamic controls which can be implemented with the GPIO port, each HybridFlow uses the GPIO port as required. In some HybridFlows, a GPIO is used to present an internal serial audio data signal to a system controller. In others, the status of a GPIO pin is monitored and the status of that pin is used to adjust the audio processing applied to the signal. Refer to each HybridFlow for specifics regarding how the GPIO port is used. GPIOs which have been allocated to a function in a HybridFlow can be reassigned using the same controls as those listed in Figure 74. However, they no longer serve the purpose intended by the design of the HybridFlow.

8.3.9 I²C Communication Port

The TAS5756M device supports the I²C serial bus and the data transmission protocol for standard and fast mode as a slave device. Because the TAS5756M register map spans several pages, it is necessary to change from page to page before writing individual register bits or bytes. This is accomplished via register 0 on each page. This register value selects the register page, from 0 to 255.

8.3.9.1 Slave Address

Table 16. I²C Slave Address

MSB							LSB
1	0	0	1	1	ADR2	ADR1	R/ \bar{W}

The TAS5756M device has 7 bits for its own slave address. The first five bits (MSBs) of the slave address are factory preset to 10011 (0x9x). The next two bits of the address byte are the device select bits which can be user-defined by the ADR1 and ADR0 terminals. A maximum of four devices can be connected on the same bus at one time. This gives a range of 0x98, 0x9A, 0x9C and 0x9E, as detailed below. Each TAS5756M device responds when it receives its own slave address.

Table 17. I²C Address Configuration via ADR0 and ADR1 Pins

ADR1	ADR0	I ² C SLAVE ADDRESS [R/ \bar{W}]
0	0	0x99/0x98
0	1	0x9B/0x9A
1	0	0x9D/0x9C
1	1	0x9F/0x9E

8.3.9.2 Register Address Auto-Increment Mode




Figure 75. Auto Increment Mode

Auto-increment mode allows multiple sequential register locations to be written to or read back in a single operation, and is especially useful for block write and read operations.

8.3.9.3 Packet Protocol

A master device must control packet protocol, which consists of start condition, slave address, read/write bit, data if write or acknowledge if read, and stop condition. The TAS5756M device supports only slave receivers and slave transmitters.




Figure 76. Packet Protocol

Table 18. Write Operation - Basic I²C Framework

Transmitter	M	M	M	S	M	S	M	S		S	M
Data Type	St	slave address	R/	ACK	DATA	ACK	DATA	ACK		ACK	Sp

Table 19. Read Operation - Basic I²C Framework

Transmitter	M	M	M	S	S	M	S	M		M	M
Data Type	St	slave address	R/	ACK	DATA	ACK	DATA	ACK		NACK	Sp

M = Master Device; S = Slave Device; St = Start Condition Sp = Stop Condition

8.3.9.4 Write Register

A master can write to any TAS5756M device registers using single or multiple accesses. The master sends a TAS5756M device slave address with a write bit, a register address with auto-increment bit, and the data. If auto-increment is enabled, the address is that of the starting register, followed by the data to be transferred. When the data is received properly, the index register is incremented by 1 automatically. When the index register reaches 0x7F, the next value is 0x0. Table 20 shows the write operation.

Table 20. Write Operation

Transmitter	M	M	M	S	M	S	M	S	M	S		S	M	
Data Type	St	slave addr	W	ACK	inc	reg addr	ACK	write data 1	ACK	write data 2	ACK		ACK	Sp

M = Master Device; S = Slave Device; St = Start Condition Sp = Stop Condition; W = Write; ACK = Acknowledge

8.3.9.5 Read Register

A master can read the TAS5756M device register. The value of the register address is stored in an indirect index register in advance. The master sends a TAS5756M device slave address with a read bit after storing the register address. Then the TAS5756M device transfers the data which the index register points to. When auto-increment is enabled, the index register is incremented by 1 automatically. When the index register reaches 0x7F, the next value is 0x0. [Table 21](#) lists the read operation.

Table 21. Read Operation

Transmitter	M	M	M	S	M	S	M	M	M	S	S	M		M	M	
Data Type	St	slave addr	W	ACK	inc	reg addr	ACK	Sr	slave addr	R	ACK	data	ACK		NACK	Sp

M = Master Device; S = Slave Device; St = Start Condition; Sr = Repeated start condition; Sp = Stop Condition; W = Write; R = Read; NACK = Not acknowledge

8.4 Device Functional Modes

Because the TAS5756M device is a highly configurable device, numerous modes of operation can exist for the device. For the sake of succinct documentation, these modes are divided into two modes:

- Fundamental operating modes
- Secondary usage modes

Fundamental operating modes are the primary modes of operation that affect the major operational characteristics of the device. These are the most basic configurations that are chosen to ensure compatibility with the intended application or the other components that interact with the device in the final system. Some examples of these are the communication protocol used by the control port, the output configuration of the amplifier, or the Master/Slave clocking configuration.

The fundamental operating modes are described starting in the [Serial Audio Port Operating Modes](#) section.

Secondary usage modes are best described as modes of operation that are used after the fundamental operating modes are chosen to fine tune how the device operates within a given system. These secondary usage modes may include selecting between left justified and right justified Serial Audio Port data formats, or enabling some slight gain/attenuation within the DAC path. Secondary usage modes are accomplished through manipulation of the registers and controls in the I²C control port. Those modes of operation are described in their respective register/bit descriptions and, to avoid redundancy, are not included in this section.

8.4.1 Serial Audio Port Operating Modes

The serial audio port in the TAS5756M device supports industry-standard audio data formats, including I²S, Time Division Multiplexing (TDM), Left-Justified (LJ), and Right-Justified (RJ) formats. To select the data format that will be used with the device, controls are provided on P0-R40. The timing diagrams for the serial audio port are shown in the [Serial Audio Port Timing – Slave Mode](#) section, and the data formats are shown in the [Serial Audio Port – Data Formats and Bit Depths](#) section.

8.4.2 Communication Port Operating Modes

The TAS5756M device is configured via an I²C communication port. The device does not support a hardware only mode of operation, nor Serial Peripheral Interface (SPI) communication. The I²C Communication Protocol is detailed in the [I²C Communication Port](#) section. The I²C timing requirements are described in the [I²C Bus Timing – Standard](#) and [I²C Bus Timing – Fast](#) sections.

8.4.3 Audio Processing Modes via HybridFlow Audio Processing

The TAS5756M device can be configured to include several different audio processing features through the use of pre-defined DSP loads called HybridFlows. These HybridFlows have been created and tested to be application focused. This approach results in a device which offers the flexibility of a programmable device with the ease-of-use and fast download time of a fixed function device. The HybridFlows are selected and downloaded using the PurePath™ ControlConsole software. .

Device Functional Modes (continued)

8.4.4 Speaker Amplifier Operating Modes

The TAS5756M device can be used in three different amplifier configurations:

- Stereo Mode
- Mono Mode
- Bi-Amp Mode

8.4.4.1 Stereo Mode

The familiar stereo mode of operation uses the TAS5756M device to amplify two independent signals, which represent the left and right portions of a stereo signal. These amplified left and right audio signals are presented on differential output pairs shown as SPK_OUTA± and SPK_OUTB±. The routing of the audio data which is presented on the SPK_OUTxx outputs can be changed according to the HybridFlow which is used and the configuration of registers P0-R42-B[5:4] and P0-R42-B[1:0]. This mode of operation is shown in [Figure 79](#).

By default, the TAS5756M device is configured to output the Right frame of a I²S input on the Channel A output and the left frame on the Channel B output.

8.4.4.2 Mono Mode

This mode of operation is used to describe operation in which the two outputs of the device are placed in parallel with one another to increase the power sourcing capabilities of the device.

On the output side of the TAS5756M device, the summation of the devices can be done before the filter in a configuration called *Pre-Filter Parallel Bridge Tied Load (PBTTL)*. However, it is sometimes preferable to merge the two outputs together after the inductor portion of the output filter. Doing so does require two additional inductors, but allows smaller, less expensive inductors to be used because the current is divided between the two inductors. This is called *Post-Filter PBTTL*. Both variants of mono operation are shown in [Figure 77](#) and [Figure 78](#).




Figure 77. Pre-Filter PBTTL




Figure 78. Post-Filter PBTTL

On the input side of the TAS5756M device, the input signal to the mono amplifier can be selected from the any slot in a TDM stream or the left or right frame from an I²S, LJ, or RJ signal. It can also be configured to amplify some mixture of two signals, as in the case of a subwoofer channel which mixes the left and right channel together and sends it through a low-pass filter to create a mono, low-frequency signal.

This mode of operation is shown in the [Mono \(PBTTL\) Systems](#) section.

8.4.4.3 Bi-Amp Mode

Bi-Amp mode, sometimes also referred to as *1.1 Mode* uses a two channel device (such as the TAS5756M device) to amplify two different frequency regions of the same signal for a two-way speaker. This is most often used in a single active speaker, where one channel of the amplifier is use to drive the high frequency transducer and one channel is used to drive the low-frequency transducer. To operate in *Bi-Amped Mode* or *1.1 Mode*, an appropriate HybridFlow must be selected, because the frequency separation and audio processing must occur in the DSP. This mode of operation is shown in the [1.1 \(Dual BTL, Bi-Amped\) Systems](#) section.

Device Functional Modes (continued)

8.4.4.4 Master and Slave Mode Clocking for Digital Serial Audio Port

The digital audio serial port in the TAS5756M device can be configured to receive its clocks from another device as a serial audio slave device. This mode of operation is described in the [Clock Slave Mode with SLCK PLL to Generate Internal Clocks \(3-Wire PCM\)](#) section. If there no system processor available to provide the audio clocks, the TAS5756M device can be placed into Master Mode. In this mode, the TAS5756M device provides the clocks to the other audio devices in the system. For more details regarding the Master and Slave mode operation within the TAS5756M device, see the [Serial Audio Port Operating Modes](#) section.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

One of the most significant benefits of the TAS5756M device is the ability to be used in a variety of applications and with an assortment of signal processing options. This section details the information required to configure the device for several popular configurations and provides guidance on integrating the TAS5756M device into the larger system.

9.1.1 External Component Selection Criteria

The *Supporting Component Requirements* table in each application description section lists the details of the supporting required components in each of the *System Application Schematics*.

Where possible, the supporting component requirements have been consolidated to minimize the number of unique components which are used in the design. Component list consolidation is a method to reduce the number of unique part numbers in a design, to ease inventory management, and reduce the manufacturing steps during board assembly. For this reason, some capacitors are specified at a higher voltage than what would normally be required. An example of this is a 50-V capacitor may be used for decoupling of a 3.3-V power supply net.

In this example, a higher voltage capacitor can be used even on the lower voltage net to consolidate all caps of that value into a single component type. Similarly, a several unique resistors, having all the same size and value but with different power ratings can be consolidated by using the highest rated power resistor for each instance of that resistor value.

While this consolidation may seem excessive, the benefits of having fewer components in the design may far outweigh the trivial cost of a higher voltage capacitor. If lower voltage capacitors are already available elsewhere in the design, they can be used instead of the higher voltage capacitors. In all situations, the voltage rating of the capacitors must be at least 1.45 times the voltage of the voltage which appears across them. The power rating of the capacitors should be 1.5 times to 1.75 times the power dissipated in it during normal use case.

9.1.2 Component Selection Impact on Board Layout, Component Placement, and Trace Routing

Because the layout is important to the overall performance of the circuit, the package size of the components shown in the component list were intentionally chosen to allow for proper board layout, component placement, and trace routing. In some cases, traces are passed in between two surface mount pads or ground plane extends from the TAS5756M device between two pads of a surface mount component and into to the surrounding copper for increased heat-sinking of the device. While components may be offered in smaller or larger package sizes, it is highly recommended that the package size remain identical to that used in the application circuit as shown. This consistency ensures that the layout and routing can be matched very closely, optimizing thermal, electromagnetic, and audio performance of the TAS5756M device in circuit in the final system.

9.1.3 Amplifier Output Filtering

The TAS5756M device is often used with a low-pass filter, which is used to filter out the carrier frequency of the PWM modulated output. This filter is frequently referred to as the *L-C Filter*, due to the presence of an inductive element *L* and a capacitive element *C* to make up the 2-pole filter.

Application Information (continued)

The L-C filter removes the carrier frequency, reducing electromagnetic emissions and smoothing the current waveform which is drawn from the power supply. The presence and size of the L-C filter is determined by several system level constraints. In some low-power use cases that have no other circuits which are sensitive to EMI, a simple ferrite bead or ferrite bead and capacitor can replace the traditional large inductor and capacitor that are commonly used. In other high-power applications, large toroid inductors are required for maximum power and film capacitors may be preferred due to audio characteristics. Refer to the application report [SLOA119](#) for a detailed description on proper component selection and design of an L-C filter based upon the desired load and response.

9.1.4 Programming the TAS5756M

The device includes an I²C compatible control port to configure the internal registers of the TAS5756M. The Control Console software provided by TI is required to configure the device for operation with the various HybridFlows. More details regarding programming steps, and a few important notes are available below and also in the design examples that follow.

9.1.4.1 Resetting the TAS5756M registers and modules

The TAS5756M device has several methods by which it can reset the register, interpolation filters, and DAC modules. The registers offer the flexibility to do these in or out of shutdown as well as in or out of standby. However, there can be issues if the reset bits are toggled in certain illegal operation modes.

Any of the following routines can be used with no issue:

- Reset Routine 1
 - Place device in Standby
 - Reset modules
- Reset Routine 2
 - Place device in Standby + Power Down
 - Reset registers
- Reset Routine 3
 - Place device in Power Down
 - Reset registers
- Reset Routine 4
 - Place device in Standby
 - Reset registers
- Reset Routine 5
 - Place device in Standby + Power Down
 - Reset modules + Reset registers
- Reset Routine 6
 - Place device in Power Down
 - Reset modules + Reset registers
- Reset Routine 7
 - Place device in Standby
 - Reset modules + Reset registers

There are two reset routines which are not support and should be avoided. If used, they can cause the device to become unresponsive. These unsupported routines are shown below.

- Unsupported Reset Routine 1 (do not use)
 - Place device in Standby + Power Down
 - Reset modules
- Unsupported Reset Routine 2 (do not use)
 - Place device in Power Down
 - Reset modules

Application Information (continued)

9.1.4.2 Adaptive Mode and using CRAM buffers

The TAS5756M device has the ability to operate in a mode called "adaptive mode". In this mode, coefficients used the configuration of DSP blocks can be switched "on-the-fly", which means changed while the DSP is running and not muted or placed into shutdown. When adaptive buffering is enabled the configuration file generated by the Control Console software will initialize the coefficients in buffer A and the coefficients in buffer B with identical values. For example, if there is a mixing component in the HybridFlow which has been enabled to change while the DSP is running, the coefficient corresponding to the mixer coefficient is presented in both coefficient buffer A and B when the user clicks on the "run" button in the GUI. If the coefficient is to be changed "on-the-fly", there is a bit called "Switch Active CRAM" at location P44-R1-B0 that instructs the miniDSP to swap buffers A and B when this bit is set. When the user needs to change the value of the coefficient stored in the CRAM buffer, the host processor should do the following:

1. Write the new value of the coefficient to buffer A
2. Set the buffer-swap bit (P44-R1-B0).
3. Check the state of the Active CRAM Selection bit (P44-R1-B2) to ensure that the proper CRAM buffer is being used.
4. Write the new value of the unused buffer to make sure that both buffers remain in sync.
5. Repeat, if necessary, for each subsequent changing of this coefficient, switching between buffer A and buffer B.

At the end of each frame, the miniDSP sees if this bit is set. If it is, it swaps the buffer from A to B or vice versa. At the same time, it clears the bit that was set by host.

9.2 Typical Applications

9.2.1 2.0 (Stereo BTL) System

For the stereo (BTL) PCB layout, see [Figure 86](#).

A 2.0 system generally refers to a system in which there are two full range speakers without a separate amplifier path for the speakers which reproduce the low-frequency content. In this system, two channels are presented to the amplifier via the digital input signal. These two channels are amplified and then sent to two separate speakers. In some cases, the amplified signal is further separated based upon frequency by a passive crossover network after the L-C filter. Even so, the application is considered 2.0.

Most commonly, the two channels are a pair of signals called a *stereo pair*, with one channel containing the audio for the left channel and the other channel containing the audio for the right channel. While certainly the two channels can contain any two audio channels, such as two surround channels of a multi-channel speaker system, the most popular occurrence in two channels systems is a stereo pair.

It is important to note that the HybridFlows which have been developed for specifically for stereo applications will frequently apply the same equalizer curves to the left channel and the right channel. This maximizes the processing capabilities of each HybridFlow by minimizing the cycles required by the BiQuad filters.

When two signals that are not two separate signals, but instead are derived from a single signal which is separated into low frequency and high frequency by the signal processor, the application is commonly referred to as 1.1 or *Bi-Amped* systems. [Figure 79](#) shows the 2.0 (Stereo BTL) system application.




Figure 79. 2.0 (Stereo BTL) System Application Schematic

9.2.1.1 Design Requirements

- Power supplies:
 - 3.3-V supply
 - 5-V to 24-V supply
- Communication: host processor serving as I²C compliant master
- External memory (such as EEPROM and flash) used for coefficients and RAM portions of HybridFlow < 5 kB

The requirements for the supporting components for the TAS5756M device in a Stereo 2.0 (BTL) system is provided in [Table 22](#).

Table 22. Supporting Component Requirements for Stereo 2.0 (BTL) Systems

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
U100	TAS5756M	48 Pin TSSOP	Digital-input, closed-loop class-D amplifier with HybridFlow processing
R100	See Adjustable Amplifier Gain and Switching Frequency Selection section	0402	1%, 0.063 W
R101		0402	1%, 0.063 W
L100, L101, L102, L103	See Amplifier Output Filtering section		
C100, C121	0.1 μ F	0402	Ceramic, 0.1 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C104, C108, C111, C115	0.22 μ F	0603	Ceramic, 0.22 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C109, C110, C116, C117	0.68 μ F	0805	Ceramic, 0.68 μ F, \pm 10%, X7R Voltage rating must be > 1.8 \times V _{PVDD}
C103	1 μ F	0603 (this body size chosen to aid in trace routing)	Ceramic, 1 μ F, \pm 10%, X7R Voltage rating must be > 16 V
C105, C118, C119, C120	1 μ F	0402	Ceramic, 1 μ F, 6.3V, \pm 10%, X5R
C106, C107, C113, C114	2.2 μ F	0402	Ceramic, 2.2 μ F, \pm 10%, X5R At a minimum, voltage rating must be > 10V, however higher voltage caps have been shown to have better stability under DC bias please follow the guidance provided in the TAS5756MDCAEVM for suggested values.
C101, C102, C122, C123	22 μ F	0805	Ceramic, 22 μ F, \pm 20%, X5R Voltage rating must be > 1.45 \times V _{PVDD}

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Step One: Hardware Integration

- Using the *Typical Application Schematic* as a guide, integrate the hardware into the system schematic.
- Following the recommended component placement, board layout and routing give in the example layout above, integrate the device and its supporting components into the system PCB file.
 - The most critical section of the circuit is the power supply inputs, the amplifier output signals, and the high-frequency signals which go to the serial audio port. Constructing these signals to ensure they are given precedent as design trade-offs are made is recommended.
 - For questions and support go to the E2E forums (e2e.ti.com). If deviating from the recommended layout is necessary, go to the E2E forum to request a layout review.

9.2.1.2.2 Step Two: HybridFlow Selection and System Level Tuning

- Use the *TAS5754/6M HybridFlow Processor User Guide and HybridFlow Documentation* ([SLAU577](#)) to select the HybridFlow that meets the needs of the target application.
- Use the TAS5754_56MEVM evaluation module and the [PurePath ControlConsole](#) (PPC) software, to load the appropriate HybridFlow. Tune the end equipment by following the instructions in the [SLAU577](#).

9.2.1.2.3 Step Three: Software Integration

- Use the *Register Dump* feature of the PPC software to generate a baseline configuration file.
- Generate additional configuration files based upon operating modes of the end-equipment and integrate static configuration information into initialization files.
- Integrate dynamic controls (such as volume controls, mute commands, and mode-based EQ curves) into the main system program.

9.2.1.3 Application Curves

Table 23 shows the application specific performance plots for Stereo 2.0 (BTL) systems.

Table 23. Relevant Performance Plots

PLOT TITLE	FIGURE NUMBER
Output Power vs PVDD	Figure 23
THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	Figure 24
THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	Figure 25
THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	Figure 26
THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	Figure 27
THD+N vs Power, $V_{PVDD} = 12\text{ V}$	Figure 28
THD+N vs Power, $V_{PVDD} = 15\text{ V}$	Figure 29
THD+N vs Power, $V_{PVDD} = 18\text{ V}$	Figure 30
THD+N vs Power, $V_{PVDD} = 24\text{ V}$	Figure 31
Idle Channel Noise vs PVDD	Figure 32
Efficiency vs Output Power	Figure 33
Idle Current Draw (Filterless) vs PVDD	Figure 34
Idle Current Draw (Traditional LC Filter) vs PVDD	Figure 35
DVDD PSRR vs. Frequency	Figure 38
AVDD PSRR vs. Frequency	Figure 39
C_{PVDD} PSRR vs. Frequency	Figure 40
Powerdown Current Draw vs. PVDD	Figure 41

9.2.2 Mono (PBTL) Systems

For the mono (PBTL) PCB layout, see [Figure 88](#).

A mono system refers to a system in which the amplifier is used to drive a single loudspeaker. Parallel Bridge Tied Load (PBTL) indicates that the two full-bridge channels of the device are placed in parallel and drive the loudspeaker simultaneously using an identical audio signal. The primary benefit of operating the TAS5756M device in PBTL operation is to reduce the power dissipation and increase the current sourcing capabilities of the amplifier output. In this mode of operation, the current limit of the audio amplifier is approximately doubled while the on-resistance is approximately halved.

The loudspeaker can be a full-range transducer or one that only reproduces the low-frequency content of an audio signal, as in the case of a powered subwoofer. Often in this use case, two stereo signals are mixed together and sent through a low-pass filter to create a single audio signal which contains the low frequency information of the two channels. Conversely, advanced digital signal processing can create a low-frequency signal for a multichannel system, with audio processing which is specifically targeted on low-frequency effects.

Although any of the HybridFlows can be made to work with a mono speaker, it is strongly recommended that HybridFlows which have been created specifically for mono applications be used. These HybridFlows contain the mixing and filtering required to generate the mono signal. They also include processing which is targeted at improving the low-frequency performance of an audio system- a feature that, while targeted at subwoofers, can also be used to enhance the low-frequency performance of a full-range speaker.

Because low-frequency signals are not perceived as having a direction (at least to the extent of high-frequency signals) it is common to reproduce the low-frequency content of a stereo signal that is sent to two separate channels. This configuration pairs one device in Mono PBTL configuration and another device in Stereo BTL configuration in a single system called a 2.1 system. The Mono PBTL configuration is detailed in the [2.1 \(Stereo BTL + External Mono Amplifier\) Systems](#) section.




Figure 80. Mono (PBTl) System Application Schematic

9.2.2.1 Design Requirements

- Power supplies:
 - 3.3-V supply
 - 5-V to 24-V supply
- Communication: Host processor serving as I²C compliant master
- External memory (EEPROM, flash, and others) used for coefficients and RAM portions of HybridFlow < 5 kB

The requirements for the supporting components for the TAS5756M device in a Mono (PBTL) system is provided in [Table 24](#).

Table 24. Supporting Component Requirements for Mono (PBTL) Systems

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
U200	TAS5756M	48 Pin TSSOP	Digital-input, closed-loop class-D amplifier with HybridFlow processing
R200	See Adjustable Amplifier Gain and Switching Frequency Selection section	0402	1%, 0.063 W
R201		0402	1%, 0.063 W
R202		0402	1%, 0.063 W
L200, L201	See Amplifier Output Filtering section		
C216, C201	0.1 μ F	0402	Ceramic, 0.1 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C208, C209, C214, C215	0.22 μ F	0603	Ceramic, 0.22 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C220, C221	0.68 μ F	0805	Ceramic, 0.68 μ F, \pm 10%, X7R Voltage rating must be > 1.8 \times V _{PVDD}
C200	1 μ F	0603 (this body size chosen to aid in trace routing)	Ceramic, 1 μ F, \pm 10%, X7R Voltage rating must be > 16 V
C205, C211, C213, C212	1 μ F	0402	Ceramic, 1 μ F, 6.3 V, \pm 10%, X5R
C202, C217, C352, C367	1 μ F	0805 (this body size chosen to aid in trace routing)	Ceramic, 1 μ F, \pm 10%, X5R Voltage rating must be > 1.45 \times V _{PVDD}
C206, C207	2.2 μ F	0402	Ceramic, 2.2 μ F, \pm 10%, X5R At a minimum, voltage rating must be > 10V, however higher voltage caps have been shown to have better stability under DC bias please follow the guidance provided in the TAS5756MDCAEVM for suggested values.
C203, C218	22 μ F	0805	Ceramic, 22 μ F, \pm 20%, X5R Voltage rating must be > 1.45 \times V _{PVDD}
C204, C219	390 μ F	10 \times 10	Aluminum, 390 μ F, \pm 20%, 0.08- Ω Voltage rating must be > 1.45 \times V _{PVDD} Anticipating that this application circuit would be followed for higher power subwoofer applications, these capacitors are added to provide local current sources for low-frequency content. These capacitors can be reduced or even removed based upon final system testing, including critical listening tests when evaluating low-frequency designs.

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Step One: Hardware Integration

- Using the *Typical Application Schematic* as a guide, integrate the hardware into the system schematic.
- Following the recommended component placement, board layout and routing give in the example layout above, integrate the device and its supporting components into the system PCB file.
 - The most critical section of the circuit is the power supply inputs, the amplifier output signals, and the high-frequency signals which go to the serial audio port. Constructing these signals to ensure they are given precedent as design trade-offs are made is recommended.

- For questions and support go to the E2E forums (e2e.ti.com). If deviating from the recommended layout is necessary, go to the E2E forum to request a layout review.

9.2.2.2.2 Step Two: HybridFlow Selection and System Level Tuning

- Use the *TAS5754/6M HybridFlow Processor User Guide and HybridFlow Documentation* ([SLAU577](#)) to select the HybridFlow that meets the needs of the target application.
- Use the TAS5754_56MEVM evaluation module and the [PurePath ControlConsole](#) (PPC) software, to load the appropriate HybridFlow. Tune the end equipment by following the instructions in the [SLAU577](#).

9.2.2.2.3 Step Three: Software Integration

- Use the *Register Dump* feature of the PPC software to generate a baseline configuration file.
- Generate additional configuration files based upon operating modes of the end-equipment and integrate static configuration information into initialization files.
- Integrate dynamic controls (such as volume controls, mute commands, and mode-based EQ curves) into the main system program.

9.2.2.3 Application Specific Performance Plots for Mono (PBTL) Systems

Table 25. Relevant Performance Plots

PLOT TITLE	FIGURE NUMBER
Output Power vs PVDD	Figure 42
THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	Figure 43
THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	Figure 44
THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	Figure 45
THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	Figure 46
THD+N vs Power, $V_{PVDD} = 12\text{ V}$	Figure 47
THD+N vs Power, $V_{PVDD} = 15\text{ V}$	Figure 48
THD+N vs Power, $V_{PVDD} = 18\text{ V}$	Figure 49
THD+N vs Power, $V_{PVDD} = 24\text{ V}$	Figure 50
Idle Channel Noise vs PVDD	Figure 51
Efficiency vs Output Power	Figure 52
Idle Current Draw (filterless) vs PVDD	Figure 57
Idle Current Draw (traditional LC filter) vs PVDD	Figure 58
PVDD PSRR vs Frequency	Figure 53
DVDD PSRR vs. Frequency	Figure 54
AVDD PSRR vs. Frequency	Figure 55
C_{PVDD} PSRR vs. Frequency	Figure 56
Powerdown Current Draw vs. PVDD	Figure 59

9.2.3 2.1 (Stereo BTL + External Mono Amplifier) Systems

Figure 90 shows the PCB Layout for the 2.1 System.

To increase the low-frequency output capabilities of an audio system, a single subwoofer can be added to the system. Because the spatial clues for audio are predominately higher frequency than that reproduced by the subwoofer, often a single subwoofer can be used to reproduce the low frequency content of several other channels in the system. This is frequently referred to as a *dot one* system. A stereo system with a subwoofer is referred to as a 2.1 (two-dot-one), a 3 channel system with subwoofer is referred to as a 3.1 (three-dot-one), a popular surround system with five speakers and one subwoofer is referred to as a 5.1, and so on.

9.2.3.1 Basic 2.1 System (TAS5756M Device + Simple Digital Input Amplifier)

In the most basic 2.1 system, a subwoofer is added to a stereo left and right pair of speakers as discussed above. The audio amplifiers include one TAS5756M device for the high frequency channels and one simple digital input device without integrated audio processing for the subwoofer channel. A member of the popular TAS5760xx family of devices is a popular choice for the subwoofer amplifier. In this system, the subwoofer content is generated by summing the two channels of audio and sending them through a high-pass filter to filter out the high frequency content. This is then sent to the SDIN pin of the subwoofer amplifier, which is operating in PBTL, via the SDOUT line of the TAS5756M device. In the basic 2.1 system, only HybridFlows which included subwoofer signal generation can be used, because the subwoofer amplifier depends on the TAS5756M device to create its stereo low-frequency input signal.

9.2.3.2 Advanced 2.1 System (Two TAS5756M devices)

In higher performance systems, the subwoofer output can be enhanced using digital audio processing as was done in the high-frequency channels. To accomplish this, two TAS5756M devices are used- one for the high frequency left and right speakers and one for the mono subwoofer speaker. In this system, the audio signal can be sent from the TAS5756M device through the SDOUT pin. Alternatively, the subwoofer amplifier can accept the same digital input as the stereo, which might come from a central systems processor. In advanced 2.1 systems, any HybridFlow can be used for the subwoofer, provided the sample rates for the two are the same. While any of the HybridFlows can be used, it is highly recommended that only mono HybridFlows are used for the subwoofer. Doing so streamlines development time and effort by minimizing confusion and complexity.




Figure 81. 2.1 (Stereo BTL + External Mono Amplifier) Application Schematic

9.2.3.3 Design Requirements

- Power supplies:
 - 3.3-V supply
 - 5-V to 24-V supply
- Communication: Host processor serving as I²C compliant master
- External memory (EEPROM, flash, and others) used for coefficients and RAM portions of HybridFlow < 5 kB

The requirements for the supporting components for the TAS5756M device in a 2.1 (Stereo BTL + External Mono Amplifier) system is provided in [Table 26](#).

Table 26. Supporting Component Requirements for 2.1 (Stereo BTL + External Mono Amplifier) Systems

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
U300	TAS5756M	48 Pin TSSOP	Digital-input, closed-loop class-D amplifier with HybridFlow processing
R300, R350	See Adjustable Amplifier Gain and Switching Frequency Selection section	0402	1%, 0.063 W
R301, R351		0402	1%, 0.063 W
R352		0402	1%, 0.063 W
L300, L301, L302, L303	See Amplifier Output Filtering section		
L350, L351			
C394, C395, C396, C397, C398, C399	0.01 μ F	0603	Ceramic, 0.01 μ F, 50 V, +/-10%, X7R
C300, C321, C351, C366	0.1 μ F	0402	Ceramic, 0.1 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C304, C308, C311, C315, C358, C359, C364, C365	0.22 μ F	0603	Ceramic, 0.22 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C309, C310, C316, C317, C370, C371	0.68 μ F	0805	Ceramic, 0.68 μ F, \pm 10%, X7R Voltage rating must be > 1.8 \times V _{PVDD}
C303, C350, C312, C360	1 μ F	0603	Ceramic, 1 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C305, C318, C319, C320, C355, C361, C363, C312, C362	1 μ F	0402	Ceramic, 1 μ F, 6.3V, \pm 10%, X5R
C352, C367	1 μ F	0805	Ceramic, 1 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C306, C307, C313, C314, C356, C357,	2.2 μ F	0402	Ceramic, 2.2 μ F, \pm 10%, X5R Voltage rating must be > 1.45 \times V _{PVDD}
C301, C302, C322, C323, C353, C368	22 μ F	0805	Ceramic, 22 μ F, \pm 20%, X5R Voltage rating must be > 1.45 \times V _{PVDD}
C354, C369	390 μ F	10 \times 10	Aluminum, 390 μ F, \pm 20%, 0.08 Ω Voltage rating must be > 1.45 \times V _{PVDD}

9.2.3.4 Detailed Design Procedure

9.2.3.4.1 Step One: Hardware Integration

- Using the *Typical Application Schematic* as a guide, integrate the hardware into the system schematic.
- Following the recommended component placement, board layout and routing give in the example layout above, integrate the device and its supporting components into the system PCB file.
 - The most critical section of the circuit is the power supply inputs, the amplifier output signals, and the high-frequency signals which go to the serial audio port. Constructing these signals to ensure they are given precedent as design trade-offs are made is recommended.
 - For questions and support go to the E2E forums (e2e.ti.com). If deviating from the recommended layout is necessary, go to the E2E forum to request a layout review.

9.2.3.4.2 Step Two: HybridFlow Selection and System Level Tuning

- Use the *TAS5754/6M HybridFlow Processor User Guide and HybridFlow Documentation (SLAU577)* to select the HybridFlow that meets the needs of the target application.
- Use the TAS5754_56MEVM evaluation module and the *PurePath ControlConsole (PPC)* software, to load the appropriate HybridFlow. Tune the end equipment by following the instructions in the *SLAU577*.

9.2.3.4.3 Step Three: Software Integration

- Use the *Register Dump* feature of the PPC software to generate a baseline configuration file.
- Generate additional configuration files based upon operating modes of the end-equipment and integrate static configuration information into initialization files.
- Integrate dynamic controls (such as volume controls, mute commands, and mode-based EQ curves) into the main system program.

9.2.3.5 Application Specific Performance Plots for 2.1 (Stereo BTL + External Mono Amplifier) Systems
Table 27. Relevant Performance Plots

DEVICE	PLOT TITLE	FIGURE NUMBER
U300	Output Power vs PVDD	Figure 23
	THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	Figure 24
	THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	Figure 25
	THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	Figure 26
	THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	Figure 27
	THD+N vs Power, $V_{PVDD} = 12\text{ V}$	Figure 28
	THD+N vs Power, $V_{PVDD} = 15\text{ V}$	Figure 29
	THD+N vs Power, $V_{PVDD} = 18\text{ V}$	Figure 30
	THD+N vs Power, $V_{PVDD} = 24\text{ V}$	Figure 31
	Idle Channel Noise vs PVDD	Figure 32
	Efficiency vs Output Power	Figure 33
	Idle Current Draw (Filterless) vs PVDD	Figure 34
	Idle Current Draw (Traditional LC Filter) vs PVDD	Figure 58
	U301	Output Power vs PVDD
THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$		Figure 43
THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$		Figure 44
THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$		Figure 45
THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$		Figure 46
THD+N vs Power, $V_{PVDD} = 12\text{ V}$		Figure 47
THD+N vs Power, $V_{PVDD} = 15\text{ V}$		Figure 48
THD+N vs Power, $V_{PVDD} = 18\text{ V}$		Figure 49
THD+N vs Power, $V_{PVDD} = 24\text{ V}$		Figure 50
Idle Channel Noise vs PVDD		Figure 51
Efficiency vs Output Power		Figure 52
Idle Current Draw (filterless) vs PVDD		Figure 57
Idle Current Draw (traditional LC filter) vs PVDD		Figure 58
PVDD PSRR vs Frequency		Figure 53
U300 and U301	DVDD PSRR vs. Frequency	Figure 38
	AVDD PSRR vs. Frequency	Figure 39
	C_{PVDD} PSRR vs. Frequency	Figure 40
	Powerdown Current Draw vs. PVDD	Figure 41

9.2.4 2.2 (Dual Stereo BTL) Systems

For the 2.2 (Dual Stereo BTL) PCB layout, see [Figure 92](#).

A 2.2 system consists of a stereo pair of loudspeakers with a pair of low frequency loudspeakers. In some cases, this is implemented as two stereo full-range speakers and two subwoofers. In others, it is implemented as two high frequency speakers and two mid-range speakers.

As in the case of the 2.1 system, the 2.2 system can be created by using the audio processing inside of the TAS5756M device and creating a subwoofer signal which is sent to a simple digital input amplifier like one of the TAS5760xx devices (or similar). This requires that a HybridFlow that contains a subwoofer generation processing block be used in the TAS5756M device. This signal is created by summing the left and right channel, filtering with a high-pass filter and sending it to the subwoofer amplifier. For this type of system, the TAS5756M device used for the high-frequency drivers must have a subwoofer generation processing block to provide the appropriate signal to the subwoofer amplifiers.

Alternatively, the low-frequency drivers can be driven by using two TAS5756M devices; each receiving their input from a central systems processor. This type of implementation allows for any stereo HybridFlow to be used for both the low-frequency and high-frequency drivers, increasing the processing options available for the system. This expands the processing capabilities of the system, introducing digital signal processing to the low-frequency drivers as well as the high-frequency drivers. This type of 2.2 system is described in [Figure 82](#).




Figure 82. 2.2 (Dual Stereo BTL) Application Schematic

9.2.4.1 Design Requirements

- Power Supplies:
 - 3.3-V Supply
 - 5-V to 24-V Supply
- Communication: Host Processor serving as I²C Compliant Master
- External Memory (EEPROM, Flash, Etc.) used for Coefficients and RAM portions of HybridFlow < 5 kB

The requirements for the supporting components for the TAS5756M device in a 2.2 (Dual Stereo BTL) System is provided in [Figure 92](#).

Table 28. Supporting Component Requirements for 2.2 (Dual Stereo BTL) Systems

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
U400, U401	TAS5756M device	48-pin TSSOP	Digital Input, Closed-Loop Class-D Amplifier with HybridFlow Processing
R400, R450	See Figure 83	0402	1%, 0.063 W
R401, R451	See Figure 83	0402	1%, 0.063 W
L400, L401, L402, L403, L450, L451, L452, L453	See the Amplifier Output Filtering section		
C492, C493, C494, C495, C496, C497, C498, C499	0.01 μ F	0603	Ceramic, 0.01 μ F, 50 V, \pm 10%, X7R
C400, C421, C450, C471	0.1 μ F	0402	Ceramic, 0.1 μ F, \pm 10%, X7R, Voltage rating must be > 1.45 \times V _{PVDD}
C404, C408, C411, C415, C454, C458, C461, C465	0.22 μ F	0603	Ceramic, 0.22 μ F, \pm 10%, X7R, Voltage rating must be > 1.45 \times V _{PVDD}
C409, C410, C416, C417, C459, C460, C466, C467	0.68 μ F	0805	Ceramic, 0.68 μ F, \pm 10%, X7R, Voltage rating must be > 1.8 \times V _{PVDD}
C403, C453, C462	1 μ F	0603	Ceramic, 1 μ F, \pm 10%, X7R, Voltage rating must be > 1.45 \times V _{PVDD}
C405, C418, C419, C420, C455, C468, C469, C470, C412, C462	1 μ F	0402	Ceramic, 1 μ F, 6.3V, \pm 10%, X5R
C406, C407, C413, C414, C456, C457, C463, C464	2.2 μ F	0402	Ceramic, 2.2 μ F, \pm 10%, X5R, Voltage rating must be > 1.45 \times V _{PVDD}
C401, C402, C422, C423, C451, C452, C472, C473	22 μ F	0805	Ceramic, 22 μ F, \pm 20%, X5R, Voltage rating must be > 1.45 \times V _{PVDD}

9.2.4.2 Detailed Design Procedure

9.2.4.2.1 Step One: Hardware Integration

- Using the *Typical Application Schematic* as a guide, integrate the hardware into the system schematic.
- Following the recommended component placement, board layout and routing give in the example layout above, integrate the device and its supporting components into the system PCB file.
 - The most critical section of the circuit is the power supply inputs, the amplifier output signals, and the high-frequency signals which go to the serial audio port. Constructing these signals to ensure they are given precedent as design trade-offs are made is recommended.
 - For questions and support go to the E2E forums (e2e.ti.com). If deviating from the recommended layout is necessary, go to the E2E forum to request a layout review.

9.2.4.2.2 Step Two: HybridFlow Selection and System Level Tuning

- Use the *TAS5754/6M HybridFlow Processor User Guide and HybridFlow Documentation* ([SLAU577](#)) to select the HybridFlow that meets the needs of the target application.

- Use the TAS5754_56MEVM evaluation module and the [PurePath ControlConsole](#) (PPC) software, to load the appropriate HybridFlow. Tune the end equipment by following the instructions in the [SLAU577](#).

9.2.4.2.3 Step Three: Software Integration

- Use the *Register Dump* feature of the PPC software to generate a baseline configuration file.
- Generate additional configuration files based upon operating modes of the end-equipment and integrate static configuration information into initialization files.
- Integrate dynamic controls (such as volume controls, mute commands, and mode-based EQ curves) into the main system program.

9.2.4.3 Application Specific Performance Plots for 2.2 (Dual Stereo BTL) Systems

Table 29. Relevant Performance Plots

PLOT TITLE	PLOT NUMBER
Figure 23. Output Power vs PVDD	C036
Figure 24. THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	C034
Figure 25. THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	C002
Figure 26. THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	C037
Figure 27. THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	C003
Figure 28. THD+N vs Power, $V_{PVDD} = 12\text{ V}$	C035
Figure 29. THD+N vs Power, $V_{PVDD} = 15\text{ V}$	C004
Figure 30. THD+N vs Power, $V_{PVDD} = 18\text{ V}$	C038
Figure 31. THD+N vs Power, $V_{PVDD} = 24\text{ V}$	C005
Figure 32. Idle Channel Noise vs PVDD	C006
Figure 33. Efficiency vs Output Power	C007
Figure 34. Idle Current Draw (Filterless) vs PVDD	C013
Figure 35. Idle Current Draw (Traditional LC Filter) vs PVDD	C015
Figure 38. DVDD PSRR vs. Frequency	C028
Figure 39. AVDD PSRR vs. Frequency	C029
Figure 40. C_{PVDD} PSRR vs. Frequency	C030
Figure 41. Powerdown Current Draw vs. PVDD	C032

9.2.5 1.1 (Dual BTL, Bi-Amped) Systems

The 1.1 use case is a special application of the 2.0 stereo BTL system. In this system, two channels of an amplifier are used to reproduce a single channel of an audio signal that has been separated based on frequency. This configuration removes the need for passive cross-over elements inside of a loudspeaker, because the signal is separated into a low-frequency and a high-frequency component before it is amplified. Systems which operate in this configuration, in which separate amplifier channels drive the low and high-frequency loudspeakers directly, are often called “bi-amped” systems.

Popular applications for this configuration include:

- Powered near-field monitors
- Blue-tooth Speakers
- Co-axial Loudspeakers
- Surround/Fill Speakers for multi-channel audio

From a hardware perspective, the TAS5756M device is configured in the same way as the Stereo BTL system. However, special HybridFlows which support 1.1 operation must be used, because HybridFlows that are designed for stereo applications frequently apply the same equalizer curves to the left and the right hand channel. Additionally, many 1.1 HybridFlows include a delay element which can improve time alignment between two loudspeakers that are mounted on the same baffle some distance apart.

For the 1.1 (Dual BTL, Bi-Amped) PCB layout, see [Figure 94](#).




Figure 83. 1.1 (Dual BTL, Bi-Amped) Application Schematic

9.2.5.1 Design Requirements

- Power Supplies:
 - DVDD Supply, in compliance with the voltage ranges shown in the [Recommended Operating Conditions](#) table.
 - PVDD Supply, in compliance with the voltage ranges shown in the [Recommended Operating Conditions](#) table.
- Communication: Host Processor serving as I²C Compliant Master
- External Memory (EEPROM, Flash, Etc.) used for Coefficients and RAM portions of HybridFlow < 5 kB

The requirements for the supporting components for the TAS5756M device in a Dual BTL, Bi-Amped System is provided in [Figure 94](#).

Table 30. Supporting Component Requirements for 1.1 (Dual BTL, Bi-Amped) Systems

REFERENCE DESIGNATOR	VALUE	SIZE	DETAILED DESCRIPTION
U500	TAS5756M	48 Pin TSSOP	Digital-input, closed-loop class-D amplifier with HybridFlow processing
R500	See Adjustable Amplifier Gain and Switching Frequency Selection section	0402	1%, 0.063 W
R501		0402	1%, 0.063 W
L500, L501, L502, L503	See Amplifier Output Filtering section		
C596, C597, C598, C599	0.01 μ F	0603	Ceramic, 0.01 μ F, 50 V, \pm 10%, X7R
C500, C521	0.1 μ F	0402	Ceramic, 0.1 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C504, C508, C511, C515	0.22 μ F	0603	Ceramic, 0.22 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C509, C510, C516, C517	0.68 μ F	0805	Ceramic, 0.68 μ F, \pm 10%, X7R Voltage rating must be > 1.8 \times V _{PVDD}
C503	1 μ F	0603	Ceramic, 1 μ F, \pm 10%, X7R Voltage rating must be > 1.45 \times V _{PVDD}
C505, C518, C519, C520, C512	1 μ F	0402	Ceramic, 1 μ F, 6.3V, \pm 10%, X5R
C506, C507, C513, C514	2.2 μ F	0402	Ceramic, 2.2 μ F, \pm 10%, X5R Voltage rating must be > 1.45 \times V _{PVDD}
C501, C502, C522, C523	22 μ F	805	Ceramic, 22 μ F, \pm 20%, X5R Voltage rating must be > 1.45 \times V _{PVDD}

9.2.5.2 Detailed Design Procedure

9.2.5.2.1 Step One: Hardware Integration

- Using the *Typical Application Schematic* as a guide, integrate the hardware into the system schematic.
- Following the recommended component placement, board layout and routing give in the example layout above, integrate the device and its supporting components into the system PCB file.
 - The most critical section of the circuit is the power supply inputs, the amplifier output signals, and the high-frequency signals which go to the serial audio port. Constructing these signals to ensure they are given precedent as design trade-offs are made is recommended.
 - For questions and support go to the E2E forums (e2e.ti.com). If deviating from the recommended layout is necessary, go to the E2E forum to request a layout review.

9.2.5.2.2 Step Two: HybridFlow Selection and System Level Tuning

- Use the *TAS5754/6M HybridFlow Processor User Guide and HybridFlow Documentation* ([SLAU577](#)) to select the HybridFlow that meets the needs of the target application.
- Use the TAS5754_56MEVM evaluation module and the [PurePath ControlConsole](#) (PPC) software, to load the appropriate HybridFlow. Tune the end equipment by following the instructions in the [SLAU577](#).

9.2.5.2.3 Step Three: Software Integration

- Use the *Register Dump* feature of the PPC software to generate a baseline configuration file.
- Generate additional configuration files based upon operating modes of the end-equipment and integrate static configuration information into initialization files.
- Integrate dynamic controls (such as volume controls, mute commands, and mode-based EQ curves) into the main system program.

9.2.5.3 Application Specific Performance Plots for 1.1 (Dual BTL, Bi-Amped) Systems

Table 31. Relevant Performance Plots

PLOT TITLE	PLOT NUMBER
Figure 23. Output Power vs PVDD	C036
Figure 24. THD+N vs Frequency, $V_{PVDD} = 12\text{ V}$	C034
Figure 25. THD+N vs Frequency, $V_{PVDD} = 15\text{ V}$	C002
Figure 26. THD+N vs Frequency, $V_{PVDD} = 18\text{ V}$	C037
Figure 27. THD+N vs Frequency, $V_{PVDD} = 24\text{ V}$	C003
Figure 28. THD+N vs Power, $V_{PVDD} = 12\text{ V}$	C035
Figure 29. THD+N vs Power, $V_{PVDD} = 15\text{ V}$	C004
Figure 30. THD+N vs Power, $V_{PVDD} = 18\text{ V}$	C038
Figure 31. THD+N vs Power, $V_{PVDD} = 24\text{ V}$	C005
Figure 32. Idle Channel Noise vs PVDD	C006
Figure 33. Efficiency vs Output Power	C007
Figure 34. Idle Current Draw (Filterless) vs PVDD	C013
Figure 35. Idle Current Draw (Traditional LC Filter) vs PVDD	C015
Figure 38. DVDD PSRR vs. Frequency	C028
Figure 39. AVDD PSRR vs. Frequency	C029
Figure 40. C_{PVDD} PSRR vs. Frequency	C030
Figure 41. Powerdown Current Draw vs. PVDD	C032

10 Power Supply Recommendations

10.1 Power Supplies

The TAS5756M device requires two power supplies for proper operation. A *high-voltage* supply called PVDD is required to power the output stage of the speaker amplifier and its associated circuitry. Additionally, one *low-voltage* power supply called DVDD is required to power the various low-power portions of the device. The allowable voltage range for both the PVDD and the DVDD supply are listed in the [Recommended Operating Conditions](#) table.




Figure 84. Power Supply Functional Block Diagram

10.1.1 DVDD Supply

The DVDD supply required from the system is used to power several portions of the device. As shown in the [Figure 84](#), it provides power to the DVDD pin, the CPVDD pin, and the AVDD pin. Proper connection, routing, and decoupling techniques are highlighted in the TAS5756M device *EVM User's Guide* [SLAU583](#) (as well as the [Application and Implementation](#) section and [Layout Example](#) section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TAS5756M device *EVM User's Guide*, which followed the same techniques as those shown in the [Application and Implementation](#) section, may result in reduced performance, errant functionality, or even damage to the TAS5756M device.

Some portions of the device also require a separate power supply which is a lower voltage than the DVDD supply. To simplify the power supply requirements for the system, the TAS5756M device includes an integrated low-dropout (LDO) linear regulator to create this supply. This linear regulator is internally connected to the DVDD supply and its output is presented on the DVDD_REG pin, providing a connection point for an external bypass capacitor. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.

Power Supplies (continued)

The outputs of the high-performance DACs used in the TAS5756M device are ground centered, requiring both a positive low-voltage supply and a negative low-voltage supply. The positive power supply for the DAC output stage is taken from the AVDD pin, which is connected to the DVDD supply provided by the system. A charge pump is integrated in the TAS5756M device to generate the negative low-voltage supply. The power supply input for the charge pump is the CPVDD pin. The CPVSS pin is provided to allow the connection of a filter capacitor on the negative low-voltage supply. As is the case with the other supplies, the component selection, placement, and routing of the external components for these low voltage supplies are shown in the TAS5756MDCAEVM and should be followed as closely as possible to ensure proper operation of the device.

10.1.2 PVDD Supply

The output stage of the speaker amplifier drives the load using the PVDD supply. This is the power supply which provides the drive current to the load during playback. Proper connection, routing, and decoupling techniques are highlighted in the TAS5756MDCAEVM and must be followed as closely as possible for proper operation and performance. Due the high-voltage switching of the output stage, it is particularly important to properly decouple the output power stages in the manner described in the TAS5756M device *EVM User's Guide*. Lack of proper decoupling, like that shown in the *EVM User's Guide*, results in voltage spikes which can damage the device.

A separate power supply is required to drive the gates of the MOSFETs used in the output stage of the speaker amplifier. This power supply is derived from the PVDD supply via an integrated linear regulator. A GVDD_REG pin is provided for the attachment of decoupling capacitor for the gate drive voltage regulator. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.

11 Layout

11.1 Layout Guidelines

11.1.1 General Guidelines for Audio Amplifiers

Audio amplifiers which incorporate switching output stages must have special attention paid to their layout and the layout of the supporting components used around them. The system level performance metrics, including thermal performance, electromagnetic compliance (EMC), device reliability, and audio performance are all affected by the device and supporting component layout.

Ideally, the guidance provided in the applications section with regard to device and component selection can be followed by precise adherence to the layout guidance shown in . These examples represent exemplary *baseline* balance of the engineering trade-offs involved with laying out the device. These designs can be modified slightly as needed to meet the needs of a given application. In some applications, for instance, solution size can be compromised to improve thermal performance through the use of additional contiguous copper near the device. Conversely, EMI performance can be prioritized over thermal performance by routing on internal traces and incorporating a via picket-fence and additional filtering components. In all cases, it is recommended to start from the guidance shown in the [Layout Example](#) section and the TAS5754M-56MEVM, and work with TI field application engineers or through the [E2E](#) community to modify it based upon the application specific goals.

11.1.2 Importance of PVDD Bypass Capacitor Placement on PVDD Network

Placing the bypassing and decoupling capacitors close to supply has been long understood in the industry. This applies to DVDD, AVDD, CPVDD, and PVDD. However, the capacitors on the PVDD net for the TAS5756M device deserve special attention.

It is imperative that the small bypass capacitors on the PVDD lines of the DUT be placed as close the PVDD pins as possible. Not only does placing these devices far away from the pins increase the electromagnetic interference in the system, but doing so can also negatively affect the reliability of the device. Placement of these components too far from the TAS5756M device may cause ringing on the output pins that can cause the voltage on the output pin to exceed the maximum allowable ratings shown in the *Absolute Maximum Ratings* table, damaging the device. For that reason, the capacitors on the PVDD net must be no further away from their associated PVDD pins than what is shown in the example layouts in the [Layout Example](#) section

11.1.3 Optimizing Thermal Performance

Follow the layout examples shown in the [Layout Example](#) section of this document to achieve the best balance of solution size, thermal, audio, and electromagnetic performance. In some cases, deviation from this guidance may be required due to design constraints which cannot be avoided. In these instances, the system designer should ensure that the heat can get out of the device and into the ambient air surrounding the device. Fortunately, the heat created in the device would prefer to travel away from the device and into the lower temperature structures around the device.

11.1.3.1 Device, Copper, and Component Layout

Primarily, the goal of the PCB design is to minimize the thermal impedance in the path to those cooler structures. These tips should be followed to achieve that goal:

- Avoid placing other heat producing components or structures near the amplifier (including above or below in the end equipment).
- If possible, use a higher layer count PCB to provide more heat sinking capability for the TAS5756M device and to prevent traces and copper signal and power planes from breaking up the contiguous copper on the top and bottom layer.
- Place the TAS5756M device away from the edge of the PCB when possible to ensure that heat can travel away from the device on all four sides.
- Avoid cutting off the flow of heat from the TAS5756M device to the surrounding areas with traces or via strings. Instead, route traces perpendicular to the device and line up vias in columns which are perpendicular to the device.
- Unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads, orient it so that the narrow end of the passive component is facing the TAS5756M device.

Layout Guidelines (continued)

- Because the ground pins are the best conductors of heat in the package, maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible.

11.1.3.2 Stencil Pattern

The recommended drawings for the TAS5756M device PCB foot print and associated stencil pattern are shown at the end of this document in the package addendum. Additionally, baseline recommendations for the via arrangement under and around the device are given as a starting point for the PCB design. This guidance is provided to suit the majority of manufacturing capabilities in the industry and prioritizes manufacturability over all other performance criteria. In elevated ambient temperatures or under high-power dissipation use-cases, this guidance may be too conservative and advanced PCB design techniques may be used to improve thermal performance of the system. It is important to note that the customer must verify that deviation from the guidance shown in the package addendum, including the deviation explained in this section, meets the customer's quality, reliability, and manufacturability goals.

11.1.3.2.1 PCB footprint and Via Arrangement

The PCB footprint (also known as a *symbol* or *land pattern*) communicates to the PCB fabrication vendor the shape and position of the copper patterns to which the TAS5756M device will be soldered. This footprint can be followed directly from the guidance in the package addendum at the end of this data sheet. It is important to make sure that the thermal pad, which connects electrically and thermally to the PowerPAD of the TAS5756M device, be made no smaller than what is specified in the package addendum. This ensures that the TAS5756M device has the largest interface possible to move heat from the device to the board.

The via pattern shown in the package addendum provides an improved interface to carry the heat from the device through to the layers of the PCB, because small diameter plated vias (with minimally-sized annular rings) present a low thermal-impedance path from the device into the PCB. Once into the PCB, the heat travels away from the device and into the surrounding structures and air. By increasing the number of vias, as shown in the [Layout Example](#) section, this interface can benefit from improved thermal performance.

NOTE

Vias can obstruct heat flow if they are not constructed properly.

- Remove thermal reliefs on thermal vias, because they impede the flow of heat through the via.
- Vias filled with thermally conductive material are best, but a simple plated via can be used to avoid the additional cost of filled vias.
- The drill diameter of 8 mils or less. Also, the distance between the via barrel and the surrounding planes should be minimized to help heat flow from the via into the surrounding copper material. In all cases, minimum spacing should be determined by the voltages present on the planes surrounding the via and minimized wherever possible.
- Vias should be arranged in columns, which extend in a line radially from the heat source to the surrounding area. This arrangement is shown in the [Layout Example](#) section.
- Ensure that vias do not cut-off power current flow from the power supply through the planes on internal layers. If needed, remove some vias which are farthest from the TAS5756M device to open up the current path to and from the device.

11.1.3.2.1.1 Solder Stencil

During the PCB assembly process, a piece of metal called a *stencil* on top of the PCB and deposits solder paste on the PCB wherever there is an opening (called an aperture) in the stencil. The stencil determines the quantity and the location of solder paste that is applied to the PCB in the electronic manufacturing process. In most cases, the aperture for each of the component pads is almost the same size as the pad itself.

However, the thermal pad on the PCB is quite large and depositing a large, single deposition of solder paste would lead to manufacturing issues. Instead, the solder is applied to the board in multiple apertures, to allow the solder paste to outgas during the assembly process and reduce the risk of solder bridging under the device. This structure is called an aperture array, and is shown in the [Layout Example](#) section. It is important that the total area of the aperture array (the area of all of the small apertures combined) covers between 70% and 80% of the area of the thermal pad itself.

11.2 Layout Example

11.2.1 2.0 (Stereo BTL) System




Figure 85. 2.0 (Stereo BTL) 3-D View

Layout Example (continued)




Figure 86. 2.0 (Stereo BTL) Top Copper View

Layout Example (continued)

11.2.2 Mono (PBTL) System




Figure 87. Mono (PBTL) 3-D View

Layout Example (continued)




Figure 88. Mono (PBTL) Top Copper View

Layout Example (continued)

11.2.3 2.1 (Stereo BTL + Mono PBTL) Systems




Figure 89. 2.1 (Stereo BTL + Mono PBTL) 3-D View

Layout Example (continued)

11.2.4 2.2 (Dual Stereo BTL) Systems




Figure 91. 2.2 (Dual Stereo BTL) 3-D View

Layout Example (continued)

11.2.5 1.1 (Bi-Amped BTL) Systems




Figure 93. 1.1 (Bi-Amped BTL) 3-D View

Layout Example (continued)




Figure 94. 2. 1.1 (Bi-Amped BTL) Top Copper View

12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

The glossary listed in the [Glossary](#) section is a general glossary with commonly used acronyms and words which are defined in accordance with a broad TI initiative to comply with industry standards such as JEDEC, IPC, IEEE, and others. The glossary provided in this section defines words, phrases, and acronyms that are unique to this product and documentation, collateral, or support tools and software used with this product. For any additional questions regarding definitions and terminology, please see the [e2e Audio Amplifier Forum](#).

Bridge tied load (BTL) is an output configuration in which one terminal of the speaker is connected to one half-bridge and the other terminal is connected to another half-bridge.

DUT refers to a *device under test* to differentiate one device from another.

Closed-loop architecture describes a topology in which the amplifier monitors the output terminals, comparing the output signal to the input signal and attempts to correct for non-linearities in the output.

Dynamic controls are those which are changed during normal use by either the system or the end-user.

GPIO is a general purpose input/output pin. It is a highly configurable, bi-directional digital pin which can perform many functions as required by the system.

Host processor (also known as System Processor, Scalar, Host, or System Controller) refers to device which serves as a central system controller, providing control information to devices connected to it as well as gathering audio source data from devices upstream from it and distributing it to other devices. This device often configures the controls of the audio processing devices (like the TAS5756M) in the audio path in order to optimize the audio output of a loudspeaker based on frequency response, time alignment, target sound pressure level, safe operating area of the system, and user preference.

HybridFlow uses components which are built in RAM and components which are built in ROM to make a configurable device that is easier to use than a fully-programmable device while remaining flexible enough to be used in several applications

Maximum continuous output power refers to the maximum output power that the amplifier can continuously deliver without shutting down when operated in a 25°C ambient temperature. Testing is performed for the period of time required that their temperatures reach thermal equilibrium and are no longer increasing

Parallel bridge tied load (PBTL) is an output configuration in which one terminal of the speaker is connected to two half-bridges which have been placed in parallel and the other terminal is connected to another pair of half bridges placed in parallel

$r_{DS(on)}$ is a measure of the on-resistance of the MOSFETs used in the output stage of the amplifier.

Static controls/Static configurations are controls which do not change while the system is in normal use.

Vias are copper-plated through-hole in a PCB.

12.1.2 Development Support

For the PurePath Console Software, go to www.ti.com/tool/purepathconsole.

See the User Guide, *Using the TAS5754/6M HybridFlow Processor (SLAU577)* for detailed information regarding the HybridFlow Processing and available HybridFlows.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Community Resources (continued)

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

PurePath, PowerPAD, E2E are trademarks of Texas Instruments.
Burr-Brown is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5756MDCA	ACTIVE	HTSSOP	DCA	48	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	TAS5756M	Samples
TAS5756MDCAR	ACTIVE	HTSSOP	DCA	48	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-25 to 85	TAS5756M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5756MDCAR	HTSSOP	DCA	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS5756MDCAR	HTSSOP	DCA	48	2000	350.0	350.0	43.0

MECHANICAL DATA

DCA (R-PDSO-G48)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA

DCA (R-PDSO-G48)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206320-7/S 11/14

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated