# DATA HANDBOOK 

# ABT Advanced BiCMOS Interface Logic 

Signetics
Philips Components
PHILIPS

## Advanced BiCMOS Interface Logic

## Signetics

PHILIPS
年

Signetics reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or containedherein in order to improve design and/or performance. Signetics assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask workright to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Signetics makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
LIFE SUPPORT APPLICATIONS
Signetics Products are not designed for use in life support appliances, devices, or systems where malfunction of a Signetics Product can reasonably be expected to result in a personal injury. Signetics customers using or selling Signetics Products for use in such applications do so at their own risk and agree to fully indemnify Signetics for any damages resulting from such improper use or sale.

## Preface

## ABT Products

Philips Components-Signetics would like to thank you for your interest in our products.
This handbook contains information and specifications on our Advanced BiCMOS interface components.

We have selected a group of bus interface parts ideally suited to take advantage of our new QUBiC BiCMOS process. QUBiC is not a compromise of two processes, rather a truly integrated combination of our fastest Bipolar modules and an exciting new sub-micron CMOS. QUBiC allows us to offer the fastest bus interface products available. This high performance, speed and high output drive, is enhanced with low, low CMOS power dissipation and excellent noise immunity.

## ABT Products

| DEFINITIONS |  |  |
| :---: | :---: | :---: |
| Data Sheet Identification | Product Status | Definition |
| Objective Specification | Formative or In Design | This data sheet comains the design target or goal specifications for product development. Specifications may change in any manner without notice. |
| Preliminary Specification | Preproduction Product | This data sheot contains preliminary data and supplementary data will be pubbished at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possble product. |
| Product Specification | Full Production | This data sheet contains Final Specifications. Signetces reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

## Philips Components-Signetics

## Table of Contents

## ABT Products

Preface ..... iii
Product Status ..... iv
Alphanumeric Index ..... vii
Functional Index ..... ix
Ordering Information ..... xi
Section 1 - Introduction ..... 1
Section 2 - Quality and Reliability ..... 5
Section 3 - Family Characteristics ..... 13
Family Specifications ..... 15
Data Sheet Specification Guide ..... 21
Definitions and Symbols ..... 23
Section 4 - Data Sheets ..... 25
Section 5 - Application Note ..... 183
AN 206 Printed circuit board test fixtures for high-speed logic
Section 6 - Package Outlines ..... 201
Section 7 - Sales Offices ..... 209
Office Listing ..... 211

## Alphanumeric Index

## 74ABTXXX FAMILY

| TYPE NO. | DESCRIPTION PAGE |
| :---: | :---: |
| 74ABT125 | Quad buffer (3-State)......................................................................................................................... $\dagger$ |
| 74ABT126 | Quad buffer (3-State)........................................................................................................................ $\dagger$ |
| 74ABT240 | Octal inverting buffer (3-State) .......................................................................................................... 27 |
| 74ABT241 | Octal bufferline driver (3-State) ......................................................................................................... 30 |
| 74ABT244 | Octal buffer/line driver (3-State) ....................................................................................................... 37 |
| 74 ABT 245 | Octal transceiver with direction pin (3-State) ....................................................................................... 44 |
| 74 ABT273 | Octal D-type flip-flop ....................................................................................................................... 51 |
| 74ABT373 | Octal D-type transparent latch (3-State)............................................................................................. 56 |
| 74 АВT374 | Octal D-type flip-flop; positive-edge trigger (3-State) ........................................................................... 65 |
| 74 ABT377 | Octal D-type flip-flop with enable...................................................................................................... 74 |
| 74ABT534 | Octal D-type flip-flop, inverting (3-State) ............................................................................................ 82 |
| 74ABT540 | Octal buffer, inverting (3-State) .......................................................................................................... $\dagger$ |
| 74ABT541 | Octal buffer/line driver (3-State) ........................................................................................................ 88 |
| 74ABT543 | Octal latched transceiver with dual enable (3-State) ............................................................................. 95 |
| 74ABT544 | Octal latched transceiver with dual enable, inverting (3-State) .............................................................. 99 |
| $74 \mathrm{ABT573}$ | Octal D-type transparent latch (3-State) ........................................................................................... 103 |
| 74ABT574 | Octal D flip-flop (3-State) .............................................................................................................. 112 |
| 74ABT620 | Octal transceiver with dual enable, inverting (3-State) ....................................................................... 118 |
| 74ABT623 | Octal transceiver with dual enable, non-inverting (3-State) ................................................................. 121 |
| 74ABT640 | Octal transceiver with direction pin, inverting (3-State) ....................................................................... 128 |
| 74 ABT646 | Octal bus transceiver/register (3-State) ............................................................................................ 131 |
| 74ABT648 | Octal bus transceiver/register, inverting (3-State) .............................................................................. 135 |
| 74ABT651 | Transceiver/register, inverting (3-State) ........................................................................................... 139 |
| 74ABT652 | Transceiver/register, non-inverting (3-State) .................................................................................... 143 |
| 74ABT657 | Octal transceiver with 8-bit parity generator/checker (3-State) ............................................................ 147 |
| 74ABT821 | 10-bit D-type flip-flop, positive-edge trigger (3-State) ......................................................................... 152 |
| 74ABT823 | 9-bit D-type flip-flop; with reset and enable (3-State) ........................................................................ 156 |
| 74ABT827 | 10-bit buffer/line driver, non-inverting (3-State) ................................................................................. 160 |
| 74ABT833 | 8-bit transceiver with 9-bit parity checker/generator and error flip-flop...................................................... $\dagger$ |
| 74ABT834 | 8-bit inverting transceiver with 9-bit parity checker/generator and error flip-flop ........................................ $\dagger$ |
| 74ABT841 | 10-bit bus interface latch (3-State) .................................................................................................. 163 |
| 74ABT843 | 9-bit bus interface latch with set and reset (3-State) ........................................................................... 166 |
| 74ABT845 | 8-bit bus interface latch with set and reset (3-State) .......................................................................... 170 |
| 74ABT853 | 8-bit transceiver with 9-bit parity checker/generator and error flag latch ................................................... $\dagger$ |
| 74ABT854 | 8-bit inverting transceiver with 9-bit parity checker/generator and error flag latch ...................................... $\dagger$ |
| 74ABT861 | 10-wide transceiver (3-State) ........................................................................................................... $\dagger$ |
| 74ABT863 | 9-bit bus transceiver (3-State) ......................................................................................................... 174 |
| 74ABT2952 | Octal registered transceiver (3-State) ............................................................................................... 178 |
| 74ABT2953 | Octal registered transceiver, inverting (3-State) ................................................................................... $\dagger$ |

## Functional Index

74ABTXXX FAMILY
TYPE NO. DESCRIPTION ..... PAGE
Buffers/Line Drivers
74ABT125 Quad buffer (3-State). ..... $\quad \dagger$
74ABT126 Quad buffer (3-State) ..... $\dagger$
74ABT240 Octal inverting buffer (3-State) ..... 27
74ABT241 Octal bufferline driver (3-State) ..... 30
74ABT244 Octal buffer/line driver (3-State) ..... 37
74ABT540 Octal buffer, inverting (3-State) ..... $\dagger$
74ABT541 Octal buffer/line driver (3-State) ..... 88
74ABT827 10-bit buffer/line driver, non-inverting (3-State) ..... 160
Flip-Flops
74ABT273 Octal D-type flip-flop ..... 51
74ABT374 Octal D-type flip-flop; positive-edge trigger (3-State) ..... 65
74ABT377 Octal D-type flip-flop with enable ..... 74
74ABT534 Octal D-type flip-flop, inverting (3-State) ..... 82
74ABT574 Octal D flip-flop (3-State) ..... 112
74ABT821 10-bit D-type flip-flop, positive-edge trigger (3-State) ..... 152
74ABT823 $\quad 9$-bit D-type flip-flop; with reset and enable (3-State) ..... 156
Transceivers
74ABT245 Octal transceiver with direction pin (3-State) ..... 44
74ABT620 Octal transceiver with dual enable, inverting (3-State) ..... 118
74ABT623 Octal transceiver with dual enable, non-inverting (3-State) ..... 121
74ABT640 Octal transceiver with direction pin, inverting (3-State) ..... 128
74ABT657 Octal transceiver with 8-bit parity generator/checker (3-State) ..... 147
74ABT833 $\quad 8$-bit transceiver with 9 -bit parity checker/generator and error flip-flop .....
74ABT834 8-bit inverting transceiver with 9-bit parity checker/generator and error flip-flop .....
74ABT853 $\quad 8$-bit transceiver with 9 -bit parity checker/generator and error flag latch .....  $\dagger$
74ABT854 8 -bit inverting transceiver with 9 -bit parity checker/generator and error flag latch .....  $\dagger$
74ABT861 $\quad 10$-wide transceiver (3-State) .....
74ABT863 9-bit bus transceiver (3-State) ..... 174
Registered Transceivers
74ABT543 Octal latched transceiver with dual enable (3-State) ..... 95
74ABT544 Octal latched transceiver with dual enable, inverting (3-State) ..... 99
74ABT646 Octal bus transceiver/register (3-State) ..... 131
74ABT648 Octal bus transceiver/register, inverting (3-State) ..... 135
74ABT651 Transceiver/register, inverting (3-State) ..... 139
74ABT652 Transceiver/register, non-inverting (3-State) ..... 143
74ABT2952 Octal registered transceiver (3-State) ..... 178
74ABT2953 Octal registered transceiver, inverting (3-State) ..... $\dagger$

## Functional Index

TYPE NO. DESCRIPTION PAGE
Latches
74ABT373 Octal D-type transparent latch (3-State) ..... 56
74ABT573 Octal D-type transparent latch (3-State) ..... 103
74ABT841 10-bit bus interface latch (3-State) ..... 163
74ABT843 9 -bit bus interface latch with set and reset (3-State) ..... 166
74ABT845 8 -bit bus interface latch with set and reset (3-State) ..... 170
Devices with Parity
74ABT657 Octal transceiver with 8-bit parity generator/checker (3-State) ..... 147
74ABT833 8-bit transceiver with 9-bit parity checker/generator and error flip-flop ..... $\dagger$
74ABT834 8-bit inverting transceiver with 9-bit parity checker/generator and error flip-flop ..... $\dagger$
74ABT853 8-bit transceiver with 9-bit parity checker/generator and error flag latch ..... †
74ABT854 8 -bit inverting transceiver with 9-bit parity checker/generator and error flag latch ..... $\dagger$

[^0]
## ABT Products



| TEMPERATURE RANGE | DEVICE NUMBER | PACKAGE STYLE |
| :---: | :---: | :---: |
| $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABTXXX | $\mathrm{D}=$ Plastic Small Outline |
| $\mathrm{N}=$ Plastic Dual-In-Line |  |  |

## Section 1 Introduction

## ABT Products

## INTRODUCTION

A true BiCMOS process, such as QUBiC, gives and integrated circuit designer a great deal of freedom in approaching the optimum requirement goals of the system designer. The input and output structures can be designed in such a way that they are optimum from a system standpoint. Noise characteristics such as ground bounce and EMI can be minimized without performance degradation. Speed can be maximized towards that of the fastest bipolar devices and power dissipation can be greatly reduced below even pure CMOS approaches.

## QUBIC PROCESS

The QUBiC BiCMOS process from Philips Components-Signetics is truly a major achievement in semiconductor process technology. With equal emphasis on optimization of the CMOS as well as the bipolar devices, the process offers 13 GHz bipolar NPN devices, one micron NMOS devices, and one micron PMOS devices, altogether with three layers of $\mathrm{Al} / \mathrm{Cu}$ interconnect. The devices are completely free
of latch-up, have high ESD protection, show no electromigration, and due to low bipolar reverse leakage currents and lightly doped CMOS drains, show extremely long reliability lifetimes. From an electrical performance standpoint the results of this process are clear.

## AC CHARACTERISTICS

Speed is almost always the first characteristic considered when choosing an integrated circuit. With bus frequencies constantly on the rise and the demand for greater data transfer rates continuously increasing, bus interface devices have become especially sensitive to speed. Figure 1 clearly shows the advantage of Philips Components-Signetics ABT Advanced BiCMOS interface devices.

Supply voltage and temperature stability is also an important feature of a product. Figure 1 shows the propagation delay versus change in the supply voltage and change in temperature. The temperature stability of ABT devices is again a by-product of the process technology. A bipolar transistor generally
becomes stronger with increases in temperature and a CMOS transistor slows down with an increase in temperature. The effective addition of these two phenomena create the desirable feature shown in the figure. The flat slope of these curves essentially removes the variables of power supply and temperature from a designer's list of considerations. It also ensures that the device will be more resistant to unexpected system deviations from supply and temperature norms.

## INPUT CHARACTERISTICS

The ABT Advanced BiCMOS interface devices have TTL input electrical levels, guaranteed switching between 0.8 V and 2.0 V (typically 1.6 V ) in order to be driven by TTL or CMOS level buses. They have the desired CMOS characteristic of very low input current loading and input capacitance in the $3-4 \mathrm{pF}$ range. This feature ensures that the devices lightly load the buses they are interfacing to, allowing the devices to be driven from lower output current devices on a local bus, thus allowing higher system integration.


## Introduction



## OUTPUT CHARACTERISTICS

The BiCMOS interface devices have TTL output electrical levels, guaranteeing a $V_{O L}$ of 0.55 V (typically 0.4 V ) while sinking 64 mA and guaranteeing a $\mathrm{V}_{\mathrm{OH}}$ level of 2.0 V (typically 3.1 V ) while sourcing 32 mA . Unlike a pure bipolar output structure, these outputs will effectively "turn-off" when the output is in the high state or the disabled state and will no
contribute to $\mathrm{l}_{\mathrm{CC}}$. This causes $\mathrm{I}_{\mathrm{CCH}}$ and $\mathrm{I}_{\mathrm{CCZ}}$ values to be essentially zero. When the output is in the low state, the device will show some $l_{\text {CCL }}$ but this value is less than most equivalent bipolar devices by a factor of three to four.
In order to effectively drive heavily loaded local bus applications or almost all backplane or system bus applications, high output
current drivers are required. The Philips Components-Signetics ABT devices provide as standard 64 mA lol, enough current for nearly all bus driving applications. Figure 2 shows the output current versus voltage characteristic for an ABT output structure. This clearly shows the ability of the output to source and sink large amounts of current to and from the bus to which it is interfaced.

## Introduction



Figure 3. Current Consumption vs. Frequency ('245 Function)

## POWER DISSIPATION

Device power dissipation is of greater concern now than is was only a few years ago. The largest influence on this trend is almost certainly the move towards smaller, more compact systems and their related reliability concerns. Along with this, the increased popularity of surface mount devices has driven heat dissipation specifications towards zero. No longer can ten interface devices sitting disabled on a bus be allowed to dissipated five watts of power. The ABT Advanced BiCMOS interface devices from Philips Components-Signetics
will be guaranteed to dissipate typically zero power (microwatts) when disabled or in the high state.
It is certainly true that static power dissipation is not the entire story. The device, after all, will be in a critical path and will, therefore, be under some pressure from the devices to which they are interfaced to operate. Figure 3 illustrates the relative current consumption of a popular octal device when the devices is under operation. Each output is loaded with a 50 pF load and counts through a binary code from 00000000 to 11111111 at the given frequency.

It is common knowledge that pure CMOS devices perform rather poorly with respect to power dissipation at very high frequencies. It can also be noted, however, that pure bipolar devices also show a positive, non-zero slope of Icc versus frequency. It can be seen in the figure that the $A B T$ BiCMOS parts will consume roughly the same amount of delta current versus delta frequency (slope) as bipolar/other BiCMOS, but its overall magnitude is approximately 100 mA less than a pure bipolar approach over the entire frequency range and 40 mA less than a competing BiCMOS approach.

## Introduction



Figure 4. Ground Bounce Voltage ('245 Function)

## NOISE

Ground and $V_{C C}$ noise generated by an integrated circuit has been greatly recognized as an undesirable feature that needs to be addressed by the IC manufacturer and not by the system designer alone. Supply noise causes numerous problems ranging from propagation delay degradation to logic errors to EMI/FCC failures. Considerable attention has been focused on noise and its related issues and Figure 4 shows a comparison of various devices available and their equivalent
ground bounce voltage (VoLP). Philips Components-Signetics ABTXXX devices have been responsibly designed to exhibit less than 800 mV of ground noise which can be observed in Figure 4.

## CONCLUSION

Philips Components-Signetics Advanced BiCMOS interface logic begins a new chapter in interface logic performance. Using a new revolutionary integrated bipolar and CMOS
process, the devices allow for faster, high drive applications while lowering power dissipation to previously unreachable levels. High speed and high drive were not acquired at the cost of high power dissipation, increased bus loading, or increased noise. Together with support from the widest range international supplier of logic devices in the world, Philips Components-Signetics ABTXXX Advanced BiCMOS interface logic devices have become the high performance interface logic of choice.

## ABT Products

## AMIC PHILIPS COMPONENTSSIGNETICS ASSURANCE PROGRAM

## PHILIPS COMPONENTS-

 SIGNETICS QUALITY PROGRAM In 1979, Philips Components-Signetics recognized that quality was becoming a major competitive issue, not only in the semiconductor business but also in other industries. Increases in the volume of products imported from the Far East (steel, automobiles, and consumer products) sent strong signals that new competitive forces were at work.Philips Components-Signetics quickly began to investigate a variety of quality programs. The company realized that quality improvement would require a contribution from all employees. Management commitment and participation, however, was recognized as the primary prerequisite for this program to work successfully. Resources required for the resolution of defects under management control.

In 1980, Philips Components-Signetics developed a program which focused on quality management. Rearranging previous quality control philosophies, Philips Components-Signetics developed a decentralized, distributed quality organization and simultaneously installed a quality improvement process based on the 14-Step improvement program advocated by Phil Crosby. The process was formally begun company-wide in 1981. Since then substantial progress has been made in every aspect of Philips Components-Signetics' operations. From incoming raw material conformance to improvements in clerical errors - every department and individual is involved and striving for Zero Defects. Zero Accept sampling plans and Zero Defects warranties are evidence of Philips Components-Signetics' ongoing commitment and progress in quality.

Today, Philips Components-Signetics' quality improvement process has had a far-reaching impact on all aspects of our business. Philips Components-Signetics providedits customers with products of refinedelectrical and mechanical quality. And through continual use and modification of the Crosby program, Philips Components-Signetics is providing itself with well-defined method of managing ongoing improvement efforts.

## PHILIPS COMPONENTSSIGNETICS' ZERO DEFECTS WARRANTY

In recent years, American industry has demanded increased product quality of its IC suppliers in order to meet growing international competitive pressure. As a result of this quality focus, it is becoming clear that what once thought to be unattainable-Zero Defects-is, in fact achievable.

Philips Components-Signetics offers a Zero Defects Warranty which states that it will take back an entire lot if a single defective part is found. This precedent setting warranty has effectively ended the IC industry's "war of the AQLs" ( Acceptable Quality Levels). The ongoing efforts of IC suppliers to reduce PPM (Parts Per Million) defect levels is now a competitive customer service measure. This intense commitment to quality provides an advantage to today's electronics OEM. That advantage can be summed up in four words: Reduced Cost of Ownership.

As IC customers look beyond purchase price to the total cost of doing business with a vendor, it is apparent that a quality-conscious supplier like Philips Components-Signetics, represents a viable cost reduction resource. Consistent high-quality circuits reduce requirements for expensive test equipment and personnel, and allow for smaller inventories, less rework, and fewer field failures.

## PHILIPS COMPONENTSSIGNETICS' STATISTICAL PROCESS CONTROL (SPC)

Although application of statistics in our process developmentandmanufacturing activities goes back to the early 1970's, the corporate-wide emphasis on Statistical Process Control (SPC) did not come until mid-1984

A natural evolution of our quality process made introduction of SPC and other related programs an inevitable event. SPC was, therefore, introduced under the quality umbrella.

The objective of the SPC programs to introduce a systematic and scientific approach to business and manufacturing activities. This approach utilizes sound statistical theory. Managers are expected to be able to turn data into information, and make decisions solely on data (not perception).

The most critical and challenging aspect of implementing SPC is establishment of a discipline within the operating areas so that decision making is fundamentally based on verifiable data, and actions are documented. The other is realization of the fact that statistical tools merely point out the problems and are not solutions by themselves. The burden of action on the process is still on the implementers' shoulders. In order to implement SPC effectively, three steps are continually followed:

Documenting and understanding the process, using process flow charts and component diagrams.

Establishing data collection systems, andusing SPC tools to identify process problems and opportunities for improvement.
Acting on the process, and establishing guidelines to monitor and maintain process control.

Repeating steps $1-3$ again.
These fundamentals are the basis of establishing Philips Components-Signetics' specifications and operating philosophy with respect to SPC. Philips Components-Signetics believes a solid foundation creates a permanent system and accelerates our quality improvement process.

## PHILIPS COMPONENTSSIGNETICS QUALITY PERFORMANCE

Philips Components-Signetics Quality Improvement Program has influenced our entire production cycle - from the purchases of raw materials to the shipment of finished product. The involvement of all areas of the company has resulted in impressive quality improvements. A traditional quality gauge is final product electrical and visual-mechanical defect levels as measured upon first submittal results at Philips Components-Signetics outgoing Quality Assurance gates; Estimated Process Quality (This is the PPM Level at our firstoutgoing inspection for all accepted and rejected lots.). Current product shipments routinely record below 20PPM (Parts Per Million) electrical defect levels and 150PPM visual-mechanical defect levels. Since Philips Components-Signetics utilizes zero accept sampling on all finished production inspection, any lot with one or more rejects is 100 percent rejected.

## Quality and Reliability

The most meaningful measure in our product quality is how we measure up to our customer's expectations. Many customers routinely send us incoming inspection data on our products. One major mainframe manufacturer has reported zero defects in electrical, visual-mechanical, and hermeticity and has reported a 100 percent lot acceptance rate on Philips Components-Signetics' Standard Products Group product for over a year. Due to this type of performance, an increasing number of our customers are eliminating expensive incoming inspection testing and have begun implementation of Philips Components-Signetics' Shipto Stock Program.

## PHILIPS COMPONENTSSIGNETICS SHIP-TO-STOCK PROGRAM

Ship-to-Stock is a formal program developed at the request of our customers to help them reduce their costs by eliminating incoming test and inspection. Through close work with these customersin ourquality improvement program, they became confident that our defect rates were so low that the redundancy of incoming inspections and testing was not only expensive, but unnecessary. They also saw that addedcomponent handling increased the potential of causing defects.

Ship-to-Stock is a joint program between Philips Components-Signetics and a customer which formally certifies specific parts to go directly into the customer's assembly line or inventory. This program was developed at the
request of several major manufacturers after they had worked with us and had a chance to experience the data exchange and joint corrective action occurring as part of our quality improvement program.

Manufacturerusinglarge volumes of ICs, those who are evaluating Just-in-Time delivery programs, or those who want to reduce or avoid high-cost incoming inspection are strongly encouraged to participate in this worthwhile program. Contact your local Philips Components-Signetic's sales representative for further assistance and information on how to participate in this program.

## SUMMARY

The Philips Components-Signetics Quality Improvement Programhas had a far-reaching impact on all aspects of our business. It has, of course, provided our customers with products of improved electrical and mechanical quality and has provided Philips Components-Signetics with a method of managing product reliability improvement to ensure that Philips Components-Signetics' products continue to perform as specified.

The corrective action teams that work to eliminate the cause of defects in Philips Compo-nents-Signetics' products are committed to producing highly reliable integrated circuits and, as demonstrated by our continually improved product reliability
performance, we are well on the way to achieving our objective, ZERO DEFECTS.

## RELIABILITY ASSURANCE PROGRAMS

## FOCUS ON PRODUCT RELIABILITY

During the period from 1981 to 1984, continuing improvements in process and material quality had a significant impact on product reliability.
Since 1984, Philips Components-Signetics has intensified its effort to markedly improve product reliability. Corporate Reliability Engineering, Group and Plant Reliability Units, Philips Research Labs-Sunnyvale, and Manufacturing Engineering work jointly on numerous improvementactivities. These focused activities enhance the reliability of Philips Com-ponents-Signetics future products by providing improved methods for reliability assessment, increased understanding of failure physics, advanced analytical techniques, and aid in the development of material and processes.

## RELIABILITY MEASUREMENT PROGRAMS

Philips Components-Signetics has developed comprehensive product and process qualification programs to assure that its customers are receiving highly reliable products for their critical applications. Additionally, ongoing reliability monitoring programs, SURE III and Product Monitor, sample standard production on a regularly established basis (see Table I below).

## Table I Reliability Assurance Programs

| Reliability Function | Typical Stress | Frequency |
| :--- | :--- | :--- |
| New Process Qualification | High Temperature Operating Life <br> Temperature-Humidity, Biased, Static <br> High Temperature Storage Life <br> Pressure Pot <br> Temperature Cycle | Each new wafer fab process |
| New Product Qualification | High Temperature Operating Life <br> Temperature-Humidity, Biased, Static <br> High Temperature Storage Life <br> Pressure Pot <br> Temperature Cycle <br> Electrostatic Discharge Characterization | Each new product family |
| SURE III | High Temperature Operating Life <br> Temperature-Humidity, Biased, Static <br> High Temperature Storage Life <br> Pressure Pot <br> Temperature Cycle | Each fab process family, every four weeks |
| Product Monitor | Pressure Pot | Each package types and technology family at <br> each assembly plant, every week |

## DESCRIPTION OF STRESSES

SHTL-Static High Temperature Life:
SHTL stressing applies static DC bias to the device. This has specific merit in detecting ionic contamination problems which require continu-
ous uninterrupted bias to drive contaminants to the silicon surface. The voltage bias must be maintained until the device are cooled down to room temperature from the elevated life test temperature. DHTL stressing is not as effective
in detecting such problems because the bias continuously changes, intermittently generating and healing the problem. For this reason, SHTL has typically been used as the accelerated life stress for Standard Product products.

## Quality and Reliability

## HTSL-High Temperature Storage Life:

This stress exposes the parts to elevated temperatures ( $150^{\circ} \mathrm{C}-175^{\circ} \mathrm{C}$ ) with no applied bias.
For plastic packages, $175^{\circ} \mathrm{C}$ is the high end and of its safe temperature region without accelerating untypical failure mechanisms. This test is intended to accelerate mechanical package-related failure mechanism such as Gold-Aluminium bond integrity and other process instabilities.

THBS-Temperature-Humidity, Blased, Static:
The accelerated temperature and humidity bias is performed at $85^{\circ} \mathrm{C}$ and $85 \%$ relative humidity ( $85^{\circ} \mathrm{C} / 85 \% \mathrm{RH}$ ). In general, the worst case bias condition is the one which minimizes the device power dissipations and maximizes the applied voltages. Higher power dissipations tend to lower the humidity level at the chip surface and lessen the corrosion susceptibility.

## TMCL-Temperature-Cycling, Air to Air:

The device is cycled between the specified upper and lower temperature without power in an air or Nitrogen environment. Normal temperature extremes are $-65^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$ with a minimum 10 minute dwell and 5 minute transition per MIL-STD-883C, Method 1010.5, Condition C . This is a good test to measure the overall package to die mechanical compatibility, because the thermal expansion coefficients of the plastic are normally very much higher than those of the die and leadframe. However, for large die the stress may be too severe and induce failures that would not be expected in a real application.

## PPOT-Pressure Pot:

This stress exposes the devices to saturated steam at elevated temperature and pressure. The standard condition is 20 PSIG which occurs at a temperature of $127^{\circ} \mathrm{C}$ and $100 \% \mathrm{RH}$. The stress is used to test the moisture resistance of plastic encapsulated devices. The plastic encapsulant is not a moisture barrier and will saturate with moisture within 72 hours. Since the chip is not powered up the chip temperature and relative humidity will be the same as the autoclave once equilibrium is reached. Because the steam environment has an unlimited supply of moisture and ample temperature to catalyze thermally activated events, it is effective at detecting corrosion problems, contamination induced leakage problems, and general glassivation stability and integrity. It is also a good test for both package integrity (cracks in the package), and for die cracks (the moisture swells the plastic enough to stress the die-also the moisture causes leakage paths in the crack itself).

## PRODUCT AND PROCESS PROGRAMS

Qualification activity is centered around new products and processes and changes in products and processes. The goal is to assure that the products can meet the qualification requirements prior to general release, and on an ongoing basis to demonstrate conformance to those requirements. The nature and extent of reliability stressing required depends on the type of change and the amount of applicable reliability data available.

A full qualification may include Early Failure Rate (EFR), intrinsic Failure Rate (IFR), and Environmental Endurance Stressing. Such stress plans are reserved for introductions or changes that involve new or untested material or processes and, as such should be subjected to the maximum reliability interrogation. This normally entails a full range of biased and unbiased temperature and humidity stresses along with thermo-mechanical stresses.

For changes that are of limited scope, the full range of qualification stressing may notbe warranted. In these instances, the nature and extent of the change is examined and only those stresses which provide a valuable measure of the change, or those which will detect potential weaknesses, are performed.

## PHILIPS <br> COMPONENNTS-SIGNETICS' SELF-QUAL PROGRAM (SSQP)

Self-Qual is a joint program between Philips Components-Signetics and a customer which formally communicates Philips ComponentsSignetics' qualification activities for a new or changed product, process, or material. The Philips Components-Signetics Self Qual process provides our customer's engineering groups an opportunity to participate in the development of the qualification plan. During the qualification process, customers may audit the project, and can receive interim updates of qualification progress. Upon completion, formal detailed engineering reports are provided.

The major impact to the customer comes from the reduced workload on the component engineering and qualification groups. These engineering resources generally divide their time between routine qualification activity and problem resolution on critical components. By eliminating the need to perform qualification for one of the basic vendorchanges the customercomponentengineer can spendmore of his time resolving the critical product issues. In addition, the total amount of stress hardware needed to perform qualification life tests and other environmental evaluations can be reduced, saving
the customer facility costs and reducing operating expense.
Self-Qual is a no-risk proposition for the customer. Each Sell-Qual proposal provides a detailed description of what we are changing and why. It includes a detailed plan of what we intend to do to establish the reliability of the products affected. If the customer wishes to have product added to the plan or select some additional stresses, or prefers alternative stress conditions, Philips Components-Signetics will do everything possible to accommodate those requests. After that, if the customer is still uncomfortable with the recommended change, they are undernoobligation to accept our data, and they may perform their own qualification program in addition to Philips ComponentsSignetics.

Customers who are interested in participating in this program should contact their local Signetics sales representative or Philips Compo-nents-Signetics Corporate Reliability Engineering department directly.

## SURE III RELIABILITY MONITORING PROGRAM

In order to implement an improvement program, a standard measure of performance was needed. Philips Components-Signatics uses the results from the SURE III Reliability Monitoring Program as its basic ongoing measure of product reliability performance. This program samples all generic families of products manufactured by Philips Components-Signetics, and utilizes standardized stress methods and test procedures. This system is augmented by new product and process qualification activities and infant mortality monitoring programs.

Philips Components-Signetics adopted a measurement philosophy based on the premise of continual improvement toward our performance standard of zero defects.
We also increased our standard Pressure Pot stress conditions from $15 \mathrm{PSIG} / 121^{\circ} \mathrm{C}$ to 20 $\mathrm{PSIG} / 127^{\circ} \mathrm{C}$. This reduced stress duration from 168 hours to 72 hours, and increased high volume sampling, which increased sensitivity to low defect levels.
Our standard monitoring program, SURE III, includes the stress conditions as described in Table II.

## PRODUCT MONITOR

In addition to the SURE III program, each Philips Components-Signetics assembly plant performs Pressure Pot (20PSIG, $127^{\circ} \mathrm{C}$, 72 hours) reliability monitors on a weekly basis for each molded package type by pin count. The purpose of this program is to monitor the consistency of the assembly operations for

## Quality and Reliability

such attributes as molding quality and die attach and wire bond integrity. This data is reported back to manufacturing operations and corporate and group reliability and quality assurance departments by electronic mail each week.

## RELIABILITY EVALUATIONS

In addition to the product performance monitors encompassed in the SURE III program, Philips Components-Signetics' Corporate and Group Reliability Engineering departments sustain a broad range of evaluation and qualification activities.

Included in the engineering process are:
Evaluation and qualification of new or changed materials, assembly/wafer-fab processes and equipment, product designs, facilities, and subcontractors.

Devices or generic group failure rate studies.
Advanced environmental stress development.
Failure mechanism characterization and corrective action/prevention reporting.
The environmental stresses utilizedin the engineering programs are similar to those utilized for the SURE III program, however, more highly
-accelerated conditions and extended durations typify these engineering projects. Additional stress systems such as biased pressure pot, power-temperature cycling, and cyclebiased temperature-humidity, are often included in some evaluation programs.

## STRESS FACILITY QUALITY

Philips Components-Signetics quality improvement has reached all functional areas of the company, and the reliability stress laboratories are no exception. Corporate Reliability Laboratory (CRL) is one of the many areas where the benefits of the quality improvement process pays repeated dividends.

## Table II SURE III Reliability Monitoring Programs

| Reliability Function | Stress Conditions |
| :---: | :---: |
| Static High Temperature Operating Life (SHTL) | $\mathrm{T} \geq 150^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, Biased condition = Static, $\mathrm{V}_{\mathrm{cc}}=\mathrm{MAX}$. <br> Duration $=1000$ hours |
| High Temperature Storage Life (HTSL) | $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$, Biased condition = None, Duration $=1000$ hours |
| Temperature-Humidity, Biased, Static (THBS) | $\begin{aligned} & T_{A}=85^{\circ} \mathrm{C} \pm 3^{\circ} \mathrm{C}, \\ & \text { Humidity }=85 \% \text { RH } \pm 5 \%, \\ & \text { Biased condition }=\text { Static, } \\ & V_{C C}=M A X, \\ & \text { Duration }=1000 \text { hours } \end{aligned}$ |
| Temperature Cycling (TMCL) | $\mathrm{T}_{\mathrm{A}}=-65^{\circ} \mathrm{C}\left(+0^{\circ} \mathrm{C}-10^{\circ} \mathrm{C}\right)$ to $+150^{\circ} \mathrm{C}\left(+10^{\circ} \mathrm{C}-0^{\circ} \mathrm{C}\right)$, Air-to-Air, <br> Dwell time $=10$ minutes minimum each extreme. <br> Biased condition $=$ None, <br> Duration $=1000$ cycles for plastic package, 300 cycles for ceramic package |
| Pressure Pot | $T_{A}=127^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}, 20 \mathrm{PSIG} \pm 0.5$ PSIG (PPOT). $100 \%$ saturated steam, Biased condition $=$ None, Duration $=72$ hours |

NOTE : $\mathrm{V}_{\mathrm{CC}}=$ MAX is generally equal to $\mathrm{V}_{\mathrm{CC}}=$ MAX as specified in Data Manual

CRI utilizes stress which accelerate failure rates hundreds to thousands of times, requiring precision and control to make reliability data meaningful. Stress loading schedules are maintained with absolute regularity and chambers are never off-line beyond scheduled loading plans. Board currents are recorded prior to and at each interval on biased stresses, and monitoring of in-oven currents is conducted daily.

Thermal modeling of the Temperature Cycling systems has been accomplished and all loads are carefully weighed to ensure that thermal ramps are consistent.

Pressure Pot and Biased Pressure Pot systems utilize microprocessor controllers, and are accurate to within 0.1 degree centigrade. Saturation is guaranteed via automatic timing circuits, and a host of fail-safe controls ensure that test groups are never damaged.

Electrostatic discharge (ESD) handling precautions are standard procedures in the laboratories, and the occurrences of devices lost, zapped, or overstressed have become almost non-existent.

## RELIABILITY IMPROVEMENT PROGRAMS

Currently, Philips Components-Signetics is involved in a number of reliability improvement programs intended to enhance product reliability performance. A series of activities are currently addressing failure rate reduction in thermal cycling stresses, particularly on large die. Other reliability improvement programs involve the use of Silicon Nitride and other technologically advanced passivation systems to increase the high humidity resistance of sensitive products.

Reducing early life failures has become a major focus at Philips Components-Signetics. Nu-
merous corrective action teams are in the process of establishing high volume monitors capable of accurately describing parts per million (PPM) level infant failure rates. From data produces via these monitors, improvement in wafer fabrication process and assembly process technologies are developed to minimize integrated circuits defect levels.

## RELIABILITY PUBLICATIONS

Data from from all these activities is made available to all Philips Components-Signetics customers in a variety of publications:

## PRODUCT RELIABILITY SUMMARIES AND QUARTERLY UPDATES

Yearly, each Product Group's SURE III monitoring data is summarized and published in a Product Reliabilty Summary.

## Quality and Reliability

## SSQP - PHILIPS <br> COMPONENTS-SIGNETICS <br> SELF-QUAL PROGRAM

In addition to the regular publications of reliability monitor results, a special program for the publication of qualification proposals and final engineering reports has been in place since January of 1984.

## SMD RELIABILITY

In support of Philips Components-Signetics' leadership in Surface Mount Device (SMD) technology, we have published in-depth studies and evaluations on the reliability of numerous combinations of SMD packages and IC process technologies. These reports cover not
only the basic product performance, but also evaluate products after exposure to the unique environments created by the various SMD soldering and cleaning processes.

## SPECIAL RELIABILITY REPORTS

In addition to our standard reports, special reliability evaluation results are available on a wide variety of Philips Components-Signetics' products and processes. Custom reports can be generated to meet specific customer needs and the most accurate failure rate estimates can be prepared for your specific system application and environment.

DATA AVAILABILITY
The previously referenced documents are
available to all Philips Components-Signetics customers. Many are available in your local Philips Components-Signetics sales office, or:

Corporate Reliability Services
Reliability Publications Group
Department 9205, Mail Stop \#34
Arques Avenue
P. O. Box 3409

Sunnyvale, CA 94088-3409, USA
where you can be placed on a standard mailing list for ail documentation which meet your requirement(s).

The Table III below depicts the current organization for Philips Components-Signetics' Quality and Reliabilty Group.

Table III Philips Components-Signetics Quality And Reliability Organization Chart


## Quality and Reliability

## SIGNETICS' MANUFACTURING FACILITIES

Philips Components-Signetics, as part of a multinationalcorporation, utilize manufacturing facilities for wafer fabrication, package assembly, and test in threes states and three overseas countries as shown in Table I. All wafer fabrication is performed in Philips Components-Sig-
netics operated fabs which report to the Vice President of Die Manufacturing Operations (DMO) in Sunnyvale. Similarly, Signetics Assembly operations in Utah, Korea, and Thailand, report to the Vice President of Assembly Manufacturing Operations (AMO). Assembly subcontractors, Anam, Hyundai, MEC, Peibei, and Team are scheduled and controlled
through the AMO organization. Assembly subcontractors process all product to Philips Com-ponents-Signetics' specifications and materials. Philips Components-Signetics has onsite quality assurance personnel at each subcontractor to audit assembly processes and procedures.

Table IV Philips Components-Signetics Product Manufacturing

| Facilities | Designation | Location | Process or Package Families |
| :--- | :--- | :--- | :--- |
| Wafer Fabrication | Fab 01 | Sunnyvale, California, USA | Bipolar Junction Isolated and Quality Assurance |
|  | Fab 16 | Sunnyvale, California, USA | Oxide Isolated, BICMOS and Quality Assurance |
|  | Fab 21 | Orem, Utah, USA | Bipolar Gold Doped, Schottky, Oxide Isolated, ECL, and Quality <br> Assurance |
|  | Fab 22 | Albuquerque, New Mexico, USA | ACMOS, EPROM and Quality Assurance |
|  | Anam | Seoul, Korea | SO, PLCC, Metal Can and Quality Assurance |
|  | Hyundai | Ichon, Kyungki, Korea | Ceramic DIP (CERDIP) and Quality Assurance |
|  | MEC | Osaka, Japan | SO EIAJ, QFP 44 and Quality Assurance |
|  | Orem | Orem, Utah, USA | Military Final Test and Quality Assurance |
|  | Pebel | Kaomsiung, Taiwan | PDIP, SO, PLCC, and Quality Assurance |
|  | SigKor | Seoul, Korea | PDIP, SO and PLCC, and Quality Assurance |
|  | Sig Thai | Bangkok, Thailand | PDIP and Ceramic DIP(CERDIP) and Quality Assurance |
|  | Team | Manila, Philippine | PDIP and Quality Assurance |
| Test | TAO3 | Sunnyvale, California, USA | Wafer Sort, Final Test and Quality Assurance |
|  | SigKor | Seoul, Korea | Final Test and Quality Assurance |
|  | SigThai | Bangkok, Thailand | Final Test and Quality Assurance |

## TYPICAL IC MANUFACTURING FLOW

The manufacturing process for integrated

Circuits begins with wafer fabrication. The wafers are then electrically sorted, assembled and tested prior to customer shipment. Quality
assurance inspections are utilized throughout the manufacturing process.

## Table V Package Construction

| Items | Plastic DIP | SO/PLCC | Ceramic DIP(CERDIP) | Ceramic Flat Pack |
| :--- | :--- | :--- | :--- | :--- |
| Lead Frame | Copper, 194 Alloy | Copper, 194 or PMC102 | Alloy-42 | Alloy-42 |
| Lead Finish | Tin/Lead Solder Dip (60/40) | Tin/Lead Solder Dip (60/40) <br> or Solder Plate (80/20) | Tin/Lead Solder Dip (60/40) | Tin/Lead Solder Dip (60/40) |
| Bond Area Finish | Silver Spot | Silver Spot | Silver Spot | Silver Spot |
| Die Attach | Silver Filled Polymide or <br> Themoplastic | Silver Filled Polymide or <br> Thermoplastic | Silver Filled Glass | Silver Filled Glass |
| Bond Wire | Gold, 1.0-1.3 mils in <br> Diameter | Gold, 1.0-1.3 mils in <br> Diameter | Aluminum, 1.0-1.3 mils in <br> Diameter | Aluminum, 1.0-1.3 mils in <br> Diameter |
| Wire Bonding <br> Die <br> Lead Frame | Thermosonic <br> Ball <br> Stitch | Thermosonic <br> Ball <br> Stitch | Ultrasonic <br> Stitch <br> Stitch | Ultrasonic <br> Stitch <br> Stitch |
| Package Material | Novolac Epoxy | Novolac Epoxy | Ceramic | Ceramic |

## Quality and Reliability

Table VI Package Code Definition (For internal use)

| Pin count | Plastic DIP | Plastic SO | PLCC | Ceramic DIP | Ceramic Flat Pack |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | NJ1 | DJI | - | FJ1 | - |
| 24 |  | NN3 | - |  | FN1 |
|  |  |  | - | FN2 | YN1 |
| 28 |  | - | AQ1 | FN3 |  |

## Section 3 Family Characteristics

INDEX
Family Specifications ..... 15
Data Sheet Specification Guide ..... 21
Definitions and Symbols ..... 23

## Family Specifications

## GENERAL

These family specifications cover the common electrical ratings and characteristics of the entire 74ABT family, unless otherwise specified in the individual device data sheet.

## INTRODUCTION

The 74ABT Advanced BiCMOS family
combines the low power dissipation and low noise of BiCMOS with the high speed and high output drive of our bipolar modules.

The basic family of devices designated as 74ABTXXX will operate at BiCMOS input logic levels for high noise immunity, negligibie quiescent supply and
input current. It is operated from a power supply of 4.5 to 5.5 V .

## HANDLING MOS DEVICES

Inputs and outputs are protected against electrostatic effects in a wide variety of device-handling situations. However, to be totally safe, it is desirable to take handling precautions into account.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{C C}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta^{\mathrm{t} / \Delta \mathrm{V}}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{i}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Family Specifications

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; 1_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{LL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| lozh | 3-State output High current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| IozL | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $I_{\text {cch }}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cCL}}$ |  | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{Cc}}$ |  | 24 | 30 |  | 30 | mA |
| Iccz |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{\prime} \mathrm{cc}$ | Additional supply current per input pin² | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

## Family Specifications

## TEST CIRCUIT AND WAVEFORMS



## Family Specifications



## Family Specifications



NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.

## Family Specifications



## NOTES:

1. VOHV is defined as the minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs. VOLP is defined as the maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.
2. VOHP is defined as the maximum (peak) voltage induced on a quiescent high-level output during switching of other outputs. VOL.V is defined as the minimum (valley) voltage induced on a quiescent low-level output during switching of other outputs.
3. MIN and MAX lines are design and process characteristics. They are not necessarily guaranteed by test.

# Data Sheet Specification Guide 

## INTRODUCTION

The 74ABT data sheets have been designed for ease-of-use. A minimum of cross-referencing for more information is needed.

## TYPICAL PROPAGATION DELAY AND FREQUENCY

The typical propagation delays listed at the top of the data sheets are the average of $t_{\text {PLH }}$ and $t_{\text {PHL }}$ for a typical data path through the device with a 50pF load.

For clocked devices, the maximum frequency of operation is also given. The typical operating frequency is the maximum device operating frequency with a $50 \%$ duty factor and no constraints on $t_{R}$ and $t_{F}$.

## LOGIC SYMBOLS

Two logic symbols are given for each device - the conventional one (Logic Symbol) which explicitly shows the internal logic (except for complex logic) and the IEEE/IEC Logic Symbol.

The IEEE/IEC has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic current to each output without explicitly showing the internal logic.

## ABSOLUTE MAXIMUM RATINGS

The Absolute Maximum Ratings table lists the maximum limits to which the device can be subjected without damage. This does not imply that the device will function at these extreme conditions, only that, when these conditions are removed and the device operated within the Recommended Operating Conditions, it will still be functional and its useful life will not have been shortened.

## RECOMMENDED OPERATING CONDITIONS

The "Recommended Operating Conditions" table lists the operating ambient
temperature and the conditions under which the limits in the "DC Characteristics" and "AC Characteristics" table will be met. The table should not be seen as a set of limits guaranteed by the manufacturer, but as the conditions used to test the devices and guarantee that they will then meet the limits in the DC and AC Characteristics tables.

## TEST CIRCUITS

Good high-frequency wiring practices should be used in test circuits. Capacitor leads should be as short as possible to minimize ripples on the output waveform transitions and undershoot. Generous ground metal (preferably a ground plane) should be used for the same reasons. A V $\mathrm{CC}_{\mathrm{C}}$ decoupling capacitor should be provided at the test socket, also with short leads. Input signals should have rise and fall times of 3ns, a signal swing of $O V$ to $V_{C C}$; a 5 MHz square wave is recommended for most propagation delay tests. The repetition rate must be increased for testing $f_{\text {MAX }}$. Two pulse generators are usually required for testing such parameters as setup time, hold time and removal time. $\mathrm{f}_{\text {MAX }}$ is also tested with 3 ns input rise and fall times, with a $50 \%$ duty factor, but for typical $f_{\text {MAX }}$ as high as 150 MHz , there are no constraints on rise and fall times.

## DC CHARACTERISTICS

The "DC Characteristics" table reflects the DC limits used during testing. The values published are guaranteed.

The threshold values of $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ are applied to the inputs, the output voltages will be those published in the "DC Characteristics" table. There is a tendency, by some, to use the published $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ thresholds to test a device for functionality in a "function-table exerciser" mode. This frequently causes problems because of the noise present at the test head of automated test equipment with cables up to 1 meter. Parametric tests, such as those used
for the output levels under the $\mathrm{V}_{1 \mathrm{H}}$ and $V_{\text {IL }}$ conditions are done fairly slowly, in the order of milliseconds, so that there is no noise at the inputs when the outputs are measured. But in functionality testing, the outputs are measured much faster, so there can be noise on the inputs, before the device has assumed its final and correct output state. Thus, never use $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ to test the functionality of any ABT device type; instead, use input voltages of $\mathrm{V}_{\mathrm{CC}}$ (for the High state) and OV (for the Low state). In no way does this imply that the devices are noise-sensitive in the final system.

In the data sheets, it may appear strange that the typical $V_{\text {IL }}$ is higher than the maximum $V_{\text {IL }}$. However, this is because $\mathrm{V}_{\text {ILMAX }}$ is the maximum $\mathrm{V}_{\mathrm{IL}}$ (guaranteed) for all devices that will be recognized as a logic Low. However, typically a higher $V_{\text {IL }}$ will also be recognized as a logic Low. Conversely, the typical $\mathrm{V}_{I H}$ is lower than its minimum guaranteed level.

The quiescent supply current $\mathrm{I}_{\mathrm{Cc}}$ is the leakage current of all the reversed-biased diodes and the OFF-state MOS transistors.

## AC CHARACTERISTICS

The "AC Characteristics" table lists the guaranteed limits when a device is tested under the conditions given in the AC Test Circuits and Waveform section.

## PROPAGATION DELAY

The data included in this section is meant to aid the designer in understanding system performance over a wider range of operating temperatures and load conditions, as well as at varying voltages. It should be noted that these design characteristics are not $100 \%$ tested but should very closely reflect actual device performance over the ranges specified.

## Definitions of Symbols

## DEFINITIONS OF SYMBOLS AND TERMS USED IN ABT DATA SHEETS

## Current

Positive current is defined as conventional current flow into a device.

Negative current is defined as conventional current flow out of a device.
$I_{\text {CCH }}$ Quiescent power supply current; the current flowing into the $V_{C C}$ supply terminal when the output is at the High level.

ICCL Quiescent power supply current; the current flowing into the $V_{C C}$ supply terminal when the output is at the Low level.

Iccz Quiescent power supply current; the current flowing into the $V_{C C}$ supply terminal when the output is in the disabled mode.
$\Delta \mathrm{l}_{\mathrm{CC}} \quad$ Additional quiescent supply current per input pin at a specified input voltage and VCC.
$I_{G N D}$ Quiescent power supply current; the current flowing into the GND terminal.

II Input leakage current; the current flowing into a device at a specified input voltage and VCC.

IIK Input diode current; the current flowing into a device at a specified input voltage.

IO Input/output source or sink current; the current flowing into a device at a specified input/ output voltage.

Io Output source or sink current; the current flowing into a device at a specified output voltage.

High level output source current; the current into an output with input conditions applied that, according to the product specification, will establish a High level at the output. Current out of the output is given as a negative value.
loL Low level output source current; the current into an output with input conditions applied that, according to the product specification, will establish a Low level at the output. Current out of the output is given as a negative value.
lok Output diode current; the current flowing into a device at a specified output voltage.
loz OFF-state output current; the leakage current flowing into the output of a 3-State device in the OFF-state, when the output is connected to $\mathrm{V}_{\mathrm{CC}}$ or GND.

## Voltages

All voltages are referenced to GND (ground), which is typically OV.

GND Supply voltage; for a device with a single negative power supply, the most negative power supply, used as the reference level for other voltages; typically ground.
$V_{C C}$ Supply voltage; the most positive potential on the device.
$V_{E E}$ Supply voltage; one of two (GND and $V_{E E}$ ) negative power supplies.
$\mathrm{V}_{\mathrm{H}} \quad$ Hysteresis voltage; difference between the trigger levels when applying a positive and a negative-going input signal.
$\mathrm{V}_{\mathrm{IH}} \quad$ High-level input voltage; the range of input voltages that represents a logic High-level in the system.

VIL Low-level input voltage; the range of input voltages that represents a logic Low-level in the system.
$\mathrm{V}_{\mathrm{OH}}$ High-level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a High-level at the output.
$V_{\text {OHP }}$ Maximum (peak) voltage induced on a quiescent Highlevel output during switching of other outputs.
$\mathrm{V}_{\mathrm{OHV}}$ Minimum (valley) voltage induced on a quiescent Highlevel output during switching of other outputs.
$V_{\mathrm{OL}}$ Low-level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a Low-level at the output.
$V_{\text {OLP }}$ Maximum (peak) voltage induced on a quiescent Lowlevel output during switching of other outputs.

Volv Minimum (valley) voltage induced on a quiescent Lowlevel output during switching of other outputs.

## Definitions of Symbols

$\mathrm{V}_{\mathrm{T}+} \quad$ Trigger threshold voltage; positive-going signal.
$\mathrm{V}_{\mathrm{T} \text { - }} \quad$ Trigger threshold voltage; negative-going signal.

## Capacitances

$\mathrm{C}_{\boldsymbol{l}} \quad$ Input capacitance; the capacitance measured at a terminal connected to an input of a device.
$\mathrm{C}_{1 /}$ Input/Output capacitance; the capacitance measured at a terminal connected to an I/O pin (e.g. a transceiver).
$C_{L}$ Output load capacitance; the capacitance connected to an output terminal including jig and probe capacitance.
$\mathrm{C}_{\mathrm{PD}}$ Power dissipation capacitance; the capacitance used to determine the dynamic power dissipation per logic function when no extra load is provided to the device.

## AC Switching Parameters

$f_{l} \quad$ Input frequency; for combinatorial logic devices the maximum number of inputs and outputs switching in accordance with the device function table. For sequential logic devices the clock frequency using alternate High and Low for data input or using the toggle mode, whichever is applicable.
fo Output frequency; each output.
$f_{\text {MAX }}$ Maximum clock frequency; clock input waveforms should have a $50 \%$ duty factor and be such as to cause the outputs to be switching from $10 \% V_{C C}$ to $90 \% V_{\text {CC }}$ in accordance with device function table.
$t_{H} \quad$ Hold time; the interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the
data to be recognized must be maintained at the input to ensure their continued recognition. A negative hold time indicates that the correct logic level may be released prior to the timing pulse and still be recognized.
$t_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \quad$ Clock input rise and fall times; $10 \%$ and $90 \%$ values.
$t_{\text {PHL }} \quad$ Propagation delay time: The time between specified reference points on the input and the output waveforms with the output changing from the defined High-level to Low-level.
tpLH Propagation delay time: The time between specified reference points on the input and the output waveforms with the output changing from the defined Low-level to High-level.
$t_{\text {PHZ }}$ Output Disable time from High level to a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from the Highlevel to a high impedance "OFF" state.
$t_{\text {PLZ }}$ Output Disable time from Low level of a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from the Lowlevel to a high impedance "OFF" state.
$t_{\text {PZH }}$ Output Enable time to a High level of a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from a high impedance "OFF" state to a High-level.
tpZL Output Enable time to a Low level of a 3-State output: The delay time between the
specified reference points on the input and output voltage waveforms with the 3 -State output changing from a high impedance "OFF" state to a Low level.
$t_{\text {REC }}$ Recovering time: The time between the reference point on the trailing edge of an asynchronous input control pulse and the reference point on the activating edge of a synchronous (clock) pulse input such that the device will respond to the synchronous input.
ts Setup time; the interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval data to be recognized must be maintained at the input to ensure their recognition. A negative setup time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
$\mathrm{t}_{\mathrm{THL}}$ Output transition time; the time between two specified reference points on a waveform, normally $90 \%$ and $10 \%$ points, that is changing from High-toLow.
$t_{\text {TLH }}$ Output transition time; the time between two specified reference points on a waveform, normally $10 \%$ and $90 \%$ points, that is changing from Low-toHigh.
$t_{w}$ Pulse width: The time between the reference point on the leading and trailing edges of a pulse.

## Section 4 <br> Data Sheets

INDEX
74ABT240 Octal inverting buffer (3-State) ..... 27
74ABT241 Octal buffer/line driver (3-State) ..... 30
74ABT244 Octal buffer/line driver (3-State) ..... 37
74ABT245 Octal transceiver with direction pin (3-State) ..... 44
74ABT273 Octal D-type flip-flop ..... 51
74ABT373 Octal D-type transparent latch (3-State) ..... 56
74ABT374 Octal D-type flip-flop; positive-edge trigger (3-State) ..... 65
74ABT377 Octal D-type flip-flop with enable ..... 74
74ABT534 Octal D-type flip-flop, inverting (3-State) ..... 82
74ABT541 Octal buffer/line driver (3-State) ..... 88
74ABT543 Octal latched transceiver with dual enable (3-State) ..... 95
74ABT544 Octal latched transceiver with dual enable, inverting (3-State) ..... 99
74ABT573 Octal D-type transparent latch (3-State) ..... 103
74ABT574 Octal D flip-flop (3-State) ..... 112
74ABT620 Octal transceiver with dual enable, inverting (3-State) ..... 118
74ABT623 Octal transceiver with dual enable, non-inverting (3-State) ..... 121
74ABT640 Octal transceiver with direction pin, inverting (3-State) ..... 128
74ABT646 Octal bus transceiver/register (3-State) ..... 131
74ABT648 Octal bus transceiver/register, inverting (3-State) ..... 135
74ABT651 Transceiver/register, inverting (3-State) ..... 139
74ABT652 Transceiver/register, non-inverting (3-State) ..... 143
74ABT657 Octal transceiver with 8-bit parity generator/checker (3-State) ..... 147
74ABT821 10-bit D-type flip-flop, positive-edge trigger (3-State) ..... 152
74ABT823 9-bit D-type flip-flop; with reset and enable (3-State) ..... 156
74ABT827 10-bit buffer/line driver, non-inverting (3-State) ..... 160
74ABT841 10-bit bus interface latch (3-State) ..... 163
74ABT843 9 -bit bus interface latch with set and reset (3-State) ..... 166
74ABT845 8 -bit bus interface latch with set and reset (3-State) ..... 170
74ABT863 9-bit bus transceiver (3-State) ..... 174
74ABT2952 Octal registered transceiver (3-State) ..... 178

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | July 1990 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## FEATURES

- Octal bus interface
- 3-State buffers
- Output capability: $+64 \mathrm{~mA}-32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT240 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT240 device is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The device features two Output Enables (1 $\overline{\mathrm{OE}}$, $2 \overline{\mathrm{OE}}$ ), each controlling four of the 3 State outputs.

## FUNCTION TABLE

| INPUTS |  |  |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $1 A_{n}$ | $2 \overline{O E}$ | 2A ${ }_{n}$ | $1 \bar{Y}_{n}$ | $2 \bar{Y}_{n}$ |
| L | L | L | L | H | H |
| L | H | L | H | L | L |
| H | X | H | X | Z | z |

## PIN CONFIGURATION



## 74ABT240 <br> Octal inverting buffer (3-State)

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $T_{\text {amb }}=25^{\circ} C$ <br> GND |  |  |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation delay <br> $\mathrm{A}_{\mathrm{n}}$ to $\bar{Y}_{\mathrm{n}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | TYPICAL | UNIT |
| $\mathrm{C}_{\mathbb{N}}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3.5 | ns |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4 | pF |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 240 N |
| 20 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 240 D |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| $2,4,6,8$ | $1 A_{0}-1 A_{3}$ | Data inputs |
| $11,13,15,17$ | $2 \mathrm{~A}_{0}-2 \mathrm{~A}_{3}$ | Data inputs |
| $18,16,14,12$ | $1 \bar{Y}_{0}-1 \overline{\mathrm{Y}}_{3}$ | Data outputs |
| $9,7,5,3$ | $2 \bar{Y}_{0}-2 \overline{\mathrm{Y}}_{3}$ | Data outputs |
| 1,19 | $1 \overline{\mathrm{OE}}, 2 \overline{\mathrm{OE}}$ | Output enables |
| 10 | GND | Ground (OV) |
| 20 | $\mathrm{~V}_{\text {CC }}$ | Positive supply voltage |

## LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)


Octal inverting buffer (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta \mathrm{~V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{N}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage $^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $V_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {OzL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\text {cch }}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{Cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}^{\mathrm{CCL}}$ |  | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{\mathrm{I}}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 24 | 30 |  | 30 | mA |
| I'ccz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | August 20, 1990 |
| Status | Preliminary Specification |
| Advanced BiCMOS Products |  |

## 74ABT241 <br> Octal buffer/line driver (3-State)

## FEATURES

- Octal bus interface
- 3-State buffers
- Output capability: +64 mA/-32mA
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT241 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT241 device is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The device features two Output Enables (1 $\overline{\mathrm{OE}}$, 2OE), each controlling four of the 3State outputs.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{mmb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=\mathrm{OV}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{plH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay $A_{n} \text { to } Y_{n}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{P} ; \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | 2.9 | ns |
| $\mathrm{c}_{\text {in }}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{v}_{\mathrm{cc}}$ | 4 | pF |
| $\mathrm{c}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 7 | pF |
| ${ }^{\text {cccz }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $20-$ Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 241 N |
| $20-$ Pin Plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 241 D |



## PIN CONFIGURATION




LOGIC SYMBOL (IEEE/IEC)


## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{1}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta / \Delta V$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\mathrm{stg}}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## FUNCTION TABLE

| INPUTS $^{c \mid}$ |  |  |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \overline{O E}$ | $1 A_{n}$ | $\mathbf{2 O E}$ | $\mathbf{2 A _ { n }}$ | $\mathbf{1 Y _ { n }}$ | $\mathbf{2 Y _ { n }}$ |
| L | L | H | L | L | L |
| L | H | H | H | H | H |
| H | X | L | X | Z | Z |

PIN DESCRIPTION

| PIN NUMBER | SYMBOL |  |
| :---: | :---: | :--- |
| $2,4,6,8$ | $1 \mathrm{~A}_{0}-1 \mathrm{~A}_{3}$ | Data inputs |
| $17,15,13,11$ | $2 \mathrm{~A}_{0}-2 \mathrm{~A}_{3}$ | Data inputs |
| $18,16,14,12$ | $1 \mathrm{Y}_{0}-1 \mathrm{Y}_{3}$ | Data outputs |
| $3,5,7,9$ | $2 \mathrm{Y}_{0}-2 \mathrm{Y}_{3}$ | Data outputs |
| 1,19 | $1 \overline{\mathrm{OE}, 20 \mathrm{E}}$ | Output enables |
| 10 | GND | Ground (OV) |
| 20 | $\mathrm{~V}_{\text {CC }}$ | Positive supply voltage |

Octal buffer/line driver (3-State)

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; 1_{\text {OH }}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $V_{0 L}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; V_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V} ; \mathrm{V}_{0}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ozL }}$ | 3-State output Low current | $V_{C C}=5.5 \mathrm{~V} ; V_{O}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{1 H}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CLL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{Cc}}$ |  | 24 | 30 |  | 30 | mA |
| $I_{\text {ccz }}$ |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

AC CHARACTERISTICS
$G N D=0 V ; t_{R}=t_{F}=2.5 n s ; C_{L}=50 \rho F, R_{L}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\text {anb }}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & { }_{\mathrm{t}}^{\mathrm{PHLL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation delay } \\ & A_{n} \text { to } Y_{n} \end{aligned}$ | 1 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 2.6 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.6 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & { }_{\mathrm{t}}^{\mathrm{PZL}} \end{aligned}$ | Output enable time to High and Low level | 2 | $\begin{aligned} & 1.1 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & \hline 6.8 \\ & 6.8 \end{aligned}$ | ns |
| ${ }^{\mathrm{t}_{\text {PHZ }}}{ }_{\text {t }}$ | Output disable time from High and Low level | 2 | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.9 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 5.9 \end{aligned}$ | ns |

AC WAVEFORMS


Waveform 1. Waveforms Showing the Input $\left(A_{n}\right)$ to Output $\left(Y_{n}\right)$ Propagation Delays


Waveform 2. Waveforms Showing the 3-State Output Enable and Disable Times

## TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLZ }}$ | closed |
| $\mathrm{t}_{\text {PZL }}$ | closed |
| All other | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of pulse generators.

$V_{M}=1.5 \mathrm{~V}$
Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $\mathbf{t}_{\mathrm{W}}$ | $\mathbf{t}_{\mathbf{R}}$ | $\mathbf{t}_{\mathbf{F}}$ |
| 74 ABT | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |





## TTLH TTHL vs. NUMBER OF OUTPUTS SWITCHING ${ }^{1}$




## NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.


## NOTES:

1. VOHV is defined as the minimum (valley) voltage induced on a quiescenthigh-level output during switching of other outputs. VOLP is defined as the maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.
2. VOHP is defined as the maximum (peak) voltage induced on a quiescent high-level output during switching of other outputs. VOLV is defined as the minimum (valley) voltage induced on a quiescent low-level output during switching of other outputs.
3. MIN and MAX lines are design and process characteristics. They are not necessarily guaranteed by test.

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. | $853-144400227$ |
| Date of Issue | August 20, 1990 |
| Status | Product Specification |
| Advanced BiCMOS Products |  |

74ABT244
Octal buffer/line driver
(3-State)

## FEATURES

- Octal bus interface
- 3-State buffers
- Output capability: +64 mA/-32mA
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT244 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT244 device is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The device features two Output Enables (1 $\overline{O E}$, $2 \overline{\mathrm{OE}}$ ), each controlling four of the 3 State outputs.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay $A_{n} \text { to } Y_{n}$ | $C_{L}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2.9 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $V_{1}=O V$ or $V_{C C}$ | 4 | pF |
| $\mathrm{c}_{\text {OUT }}$ | Output capacitance | $V_{1}=O V$ or $V_{c c}$ | 7 | pF |
| ${ }^{\text {ccez }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $20-$ Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 244 N |
| 20 -Pin Plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 244 D |

LOGIC SYMBOL


LOGIC SYMBOL (IEEE/IEC)


## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\text {cc }}$ | DC supply voitage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $V_{\text {IL }}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| Iol | Low level output current |  | 64 | mA |
| $\Delta \\| \Delta v$ | Input transition rise or fall rate | 0 | 5 | ns N |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current |  | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | $\mathrm{~V}_{1}<0$ | -1.2 to +7.0 |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | VA |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## FUNCTION TABLE

| INPUTS |  |  |  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1} \overline{\mathrm{OE}}$ | $\mathbf{1 A}_{n}$ | $\mathbf{2} \overline{\mathrm{OE}}$ | $\mathbf{2 A _ { n }}$ | $\mathbf{1 Y}_{n}$ | $\mathbf{2 Y _ { n }}$ |  |
| L | L | L | L | L | L |  |
| L | H | L | H | H | H |  |
| H | X | H | X | Z | Z |  |

PIN DESCRIPTION

| PIN NUMBER | SYMBOL |  |
| :---: | :---: | :--- |
| $2,4,6,8$ | $1 A_{0}-1 A_{3}$ | Data inputs |
| $17,15,13,11$ | $2 A_{0}-2 A_{3}$ | Data inputs |
| $18,16,14,12$ | $1 \mathrm{Y}_{0}-1 \mathrm{Y}_{3}$ | Data outputs |
| $3,5,7,9$ | $2 \mathrm{Y}_{0}-2 \mathrm{Y}_{3}$ | Data outputs |
| 1,19 | $1 \overline{\mathrm{OE}}, 2 \overline{\mathrm{OE}}$ | Output enables |
| 10 | GND | Ground (OV) |
| 20 | $\mathrm{~V}_{\text {CC }}$ | Positive supply voltage |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ 10+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V} ; \mathrm{I}_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{1 \mathrm{H}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $I_{1}$ | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{LL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ozl }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| ${ }^{\text {cCH }}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{\text {ccl }}$ |  | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{\Delta l}{ }_{c c}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4V, other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Octal buffer/line driver (3-State)

## AC CHARACTERISTICS

$G N D=0 V ; t_{R}=t_{F}=2.5 n s ; C_{L}=50 p F, R_{L}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} T_{\text {amb }}=+25^{\circ} \mathrm{C} \\ V_{c C}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {and }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {cc }}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & { }_{\mathrm{t}}^{\mathrm{PHL}} \end{aligned}$ | Propagation delay $A_{n}$ to $Y_{n}$ | 1 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 2.6 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.6 \end{aligned}$ | ns |
| ${ }^{\text {t }}{ }^{\text {P PZH }}$ | Output enable time to High and Low level | 2 | $\begin{aligned} & 1.1 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 6.1 \end{aligned}$ | ns |
| ${ }^{\mathrm{t}_{\text {PHZ }}}$ | Output disable time from High and Low level | 2 | $\begin{aligned} & 2.1 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.2 \end{aligned}$ | $\begin{aligned} & 2.1 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 5.7 \end{aligned}$ | ns |

## AC WAVEFORMS

$\left(V_{M}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND}\right.$ to 3.0 V )


Waveform 1. Waveforms Showing the Input ( $A_{n}$ ) to Output $\left(Y_{n}\right)$ Propagation Delays


Waveform 2. Waveforms Showing the 3-State Output Enable and Disable Times

## TEST CIRCUIT AND WAVEFORMS



Test Clrcuit For 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLZ }}$ | closed |
| $\mathrm{t}_{\text {PZL }}$ | closed |
| All other | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$R_{T}=$ Termination resistance should be equal to $Z_{O U T}$ of pulse generators.


$$
V_{M}=1.5 \mathrm{~V}
$$

Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $\mathbf{t}_{\mathbf{W}}$ | $\mathbf{t}_{\mathbf{R}}$ | $\mathbf{t}_{\mathbf{F}}$ |
| 74 ABT | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |

Octal buffer/line driver (3-State)


## Octal buffer/line driver (3-State)



## NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.

## Octal buffer/line driver (3-State)



## NOTES:

1. VOHV is defined as the minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs. VOLP is defined as the maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.
2. VOHP is defined as the maximum (peak) voltage induced on a quiescent high-level output during switching of other outputs. VOLV is defined as the minimum (valley) voltage induced on a quiescent low-level output during switching of other outputs.
3. MIN and MAX lines are design and process characteristics. They are not necessarily guaranteed by test.

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. | $853-144700227$ |
| Date of Issue | August 20, 1990 |
| Status | Product Specification |
| Advanced BiCMOS Products |  |

## Octal transceiver with direction pin (3-State)

## FEATURES

- Octal bidirectional bus interface
- 3-State buffers
- Output capability: +64 mAN-32mA
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT245 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT245 device is an octal transceiver featuring noninverting 3 -State bus compatible outputs in both send and receive directions. The control function

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDTIONS $\mathrm{T}_{\mathrm{mmb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | $C_{L}=50 \mathrm{PF} ; \mathrm{V}_{C C}=5 \mathrm{~V}$ | 2.9 | ns |
| $C_{\text {DIR, OE }}$ | Input capacitance | $V_{1}=0 \mathrm{~V}$ or $V_{C C}$ | 4 | pF |
| $\mathrm{C}_{10}$ | //O pin capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 7 | pF |
| ${ }^{\text {ccez }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $20-$ Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 245 N |
| 20 -Pin Plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 245 D |

(continued)

PIN CONFIGURATION


LOGIC SYMBOL


LOGIC SYMBOL (IEEE/IEC)

implementation minimizes external timing requirements. The device features an Output Enable ( $\overline{\mathrm{OE}}$ ) input for easy
cascading and a Direction (DIR) input
for direction control.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{1}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta \mathrm{~V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## FUNCTION TABLE

| INPUTS |  | INPUTS/OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\overline{O E}$ | DIR | $\mathbf{A}_{\boldsymbol{n}}$ | $\mathbf{B}_{\boldsymbol{n}}$ |
| L | L | $\mathrm{A}=\mathrm{B}$ | Inputs |
| L | H | Inputs | $\mathrm{B}=\mathrm{A}$ |
| H | X | Z | Z |

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 1 | DIR | Direction control input |
| $2,3,4,5$ | $\mathrm{~A}_{0}-\mathrm{A}_{7}$ | Data inputs/outputs (A side) |
| $6,7,8,9$ |  |  |
| $18,17,16,15$ | $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | Data inputs/outputs (B side) |
| $14,13,12,11$ | $\overline{\mathrm{OE}}$ | Ouput enable |
| 19 | GND | Ground (OV) |
| 10 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |
| 20 |  |  |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V} ; 1_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{1 \mathrm{~L}}$ or $\mathrm{V}_{\mathrm{HH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; 1_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{1 \mathrm{H}}$ |  | 0.42 | 0.55 |  | 0.55 | $V$ |
| $I_{1}$ | Input leakage current | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $l_{1 \mathrm{H}}+I_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}+\mathrm{I}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| ${ }^{1} \mathrm{CCH}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cCL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

## AC CHARACTERISTICS

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ V_{\mathrm{cC}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| ${ }^{\text {t }}$ | Propagation delay $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | 1 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 2.6 \\ & 2.9 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.6 \end{aligned}$ | ns |
| ${ }^{\mathrm{t}_{\mathrm{PZH}}}{ }_{\text {t }}$ | Output enable time to High and Low level | 2 | $\begin{aligned} & 1.3 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 5.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 6.3 \end{aligned}$ | ns |
| ${ }_{\text {t }}^{\text {PHZ }}$ | Output disable time from High and Low level | 2 | $\begin{aligned} & 2.7 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 5.8 \end{aligned}$ | 2.7 2.3 | $\begin{aligned} & 7.2 \\ & 63 \end{aligned}$ | ns |

AC WAVEFORMS
$\left(\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{GND}\right.$ to 3.0 V )


Waveform 1. Waveforms Showing the Input to Output Propagation Delays


Waveform 2. Waveforms Showing the 3-State Output Enable and Disable Times

## TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLZ }}$ | closed <br> closed <br> $\mathrm{t}_{\text {PZ }}$ |
| All other | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$R_{T}=$ Termination resistance should be equal to $Z_{O U T}$ of pulse generators.

$V_{M}=1.5 \mathrm{~V}$
Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $\mathbf{t}_{\mathrm{W}}$ | $\mathbf{t}^{\mathbf{R}}$ | $\mathbf{t}_{\mathbf{F}}$ |
| 74 ABT | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |



## Octal transceiver with direction pin (3-State)



NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.

Octal transceiver with direction pin (3-State)


## NOTES:

1. VOHV is defined as the minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs. VOLP is defined as the maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.
2. VOHP is defined as the maximum (peak) voltage induced on a quiescent high-level output during switching of other outputs. VOLV is defined as the minimum (valley) voltage induced on a quiescent low-level output during switching of other outputs.
3. MIN and MAX lines are design and process characteristics. They are not necessarily guaranteed by test.

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | August 20, 1990 |
| Status | Preliminary Specification |
| Advanced BiCMOS Products |  |

## 74ABT273

Octal D-type flip-flop

## FEATURES

- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered asynchronous Master Reset
- See 74ABT377 for clock enable version
- See 74ABT373 for transparent latch version
- See 74ABT374 for 3-state version


## DESCRIPTION

The 74ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ( $\overline{\mathrm{MR}}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flipflop's Q output.

All outputs will be forced Low independently of Clock or Data inputs by a Low voltage level on the $\overline{\mathrm{MR}}$ input. The device is useful for applications where the true output only is required and the CP and $\overline{\mathrm{MR}}$ are common elements.

## PIN CONFIGURATION



## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $T_{\text {amb }}=25^{\circ} C ; G N D=0 V$ | TYPICAL | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ <br> $\mathrm{t}_{\text {PHL }}$ | Propagation delay <br> $C P$ to $Q_{n}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.4 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3.5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20-pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 273 N |
| 20-pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 273 D |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 11 | CP | Clock Pulse input (active rising edge) |
| $3,4,7,8$ <br> $13,14,17,18$ | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data inputs |
| $2,5,6,9$ | $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ | Data outputs |
| $12,15,16,19$ | $\overline{\mathrm{MR}}$ | Master Reset input (active-Low) |
| 1 | GND | Ground (OV) |
| 10 | $\mathrm{~V}_{\mathrm{cC}}$ | Positive supply voltage |
| 20 |  |  |

## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


## Octol D Flip-Flop

LOGIC DIAGRAM


FUNCTION TABLE

| INPUTS |  |  | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{M R}$ | $\mathbf{C P}$ | $\mathrm{D}_{\mathrm{n}}$ | $\mathbf{Q}_{\mathbf{0}}-\mathbf{Q}_{\mathbf{7}}$ |  |
| L | X | X | L | Reset (clear) |
| $H$ | $\uparrow$ | h | H | Load "1" |
| $H$ | $\uparrow$ | I | L | Load "0" |

$H=$ High voltage level
$h=H i g h$ voltage level one set-up time prior to the Low-to-High clock transition
L = Low voltage level
$I=$ Low voltage level one set-up time prior to the Low-to-High clock transition
$X=$ Don't care
$\uparrow=$ Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Octol D Flip-Flop

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\text {cc }}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voitage | 0 | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voitage |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High level output current |  | -32 | mA |
| la | Low level output current |  | 64 | mA |
| $\Delta t \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {GK }}$ | Input clamp voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; 1_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $V_{\text {CC }}=5.0 \mathrm{~V} ; 1_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $V_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $V_{0}$ | Low-level output voltage | $V_{C C}=4.5 \mathrm{~V} ; 1_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $I_{1}$ | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $l^{\text {cen }}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=G N D$ or $\mathrm{V}_{\text {cc }}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 1 CCL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\text {cc }}$ |  | 24 | 30 |  | 30 | mA |
| $\Delta \mathrm{cc}$ | Additional supply current per input pin² | $V_{C C}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test shouid not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

AC CHARACTERISTICS
$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | UMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{mmb}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {cc }}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum clock frequency | Waveform 1 | 150 | 200 |  | 150 |  | MHz |
| $\begin{aligned} & \hline \mathbf{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | Waveform 1 | $\begin{aligned} & 2.2 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 6.6 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 7.1 \end{aligned}$ | ns |
| ${ }^{\text {t }}$ PHL | Propagation delay $M R$ to $Q_{n}$ | Waveform 2 | 2.4 | 4.4 | 6.2 | 2.4 | 6.7 | ns |

## AC SETUP REQUIREMENTS

$G N D=O V ; t_{R}=t_{F}=2.5 n s ; C_{L}=50 \rho F, R_{L}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{mmb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {cC }}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{t}_{s}(\mathrm{H})$ $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | Setup time, High or Low $D_{n}$ to CP | Waveform 3 | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ |  | ns |
| $t_{\text {n }}(\mathrm{H})$ $\mathrm{t}_{\mathrm{h}}(\mathrm{L})$ | Hold time, High or Low $D_{n} \text { to } C P$ | Waveform 3 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  | ns |
| W $W_{W}^{(H)}$ (L) | Clock Pulse width High or Low | Waveform 1 | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ |  |  | 3.3 3.3 |  | ns |
| $w^{(L)}$ | Master Reset Pulse width, Low | Waveform 2 | 3.5 |  |  | 3.5 |  | ns |
| $\mathrm{t}_{\mathrm{REC}}$ | Recovery time $\overline{M R}$ to CP | Waveform 2 | 7.5 |  |  | 8.0 |  | ns |

## Octol D Flip-Flop

## AC WAVEFORMS



Waveform 1. Propagation Delay, Clock Input To Output, Clock Pulse Width, and Maximum Clock Frequency


Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time


Waveform 3. Data Setup And Hold Times

NOTE: For all waveforms, $V_{M}=1.5 V$.
The shaded areas indicate when the input is permitted to change for predictable output performance.

## TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLZ }}$ | closed |
| $\mathrm{t}_{\text {PLL }}$ | closed |
| All other | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$R_{T}=$ Termination resistance should be equal to $Z_{O U T}$ of pulse generators.

$V_{M}=1.5 \mathrm{~V}$
Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $\mathbf{t}_{\mathrm{W}}$ | $\mathbf{t}_{\mathbf{R}}$ | $\mathbf{t}_{\mathbf{F}}$ |
| 74 ABT | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. | $853-145400227$ |
| Date of Issue | August 20, 1990 |
| Status | Product Specification |
| Advanced BiCMOS Products |  |

74ABT373
Octal D-type transparent latch (3-State)

## FEATURES

- 8-bit Transparent Latch
- 3-State Output Buffers
- Output capability:+64mA-32mA
- Latch-up protection exceeds 500 mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT373 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT373 device is an octal transparent latch coupled to eight 3-state output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable ( $\overline{\mathrm{OE} \text { ) }}$ control gates.

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT373N}$ |
| 20 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT373D}$ |

PIN CONFIGURATION


LOGIC SYMBOL


LOGIC SYMBOL(IEEE/IEC)


The data on the $D$ inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable $(\overline{\mathrm{OE}})$ controls all eight 3-State buffers independent of the latch operation.

When $\overline{\mathrm{OE}}$ is Low, the latched or transparent data appears at the outputs. When $\overline{O E}$ is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | $\overline{\mathrm{OE}}$ | Output enable input (active Low) |
| $3,4,78,13$ <br> $14,17,18$ | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data inputs |
| $2,5,6,9,12$ |  |  |
| $15,16,19$ |  |  | $\mathrm{Q}_{0}-\mathrm{Q}_{7} \quad 1$| 3-State Outputs |
| :--- |
| 11 |

FUNCTION TABLE, 74ALS373

| INPUTS |  |  | INTERNAL REGISTER | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | E | $\mathrm{D}_{\mathrm{n}}$ |  | $Q_{0}-Q_{7}$ |  |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Enable and read register |
| $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \downarrow \\ & \downarrow \end{aligned}$ | $\begin{aligned} & \mathrm{I} \\ & \mathrm{~h} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Latch and read register |
| L | L | X | NC | NC | Hold |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{D}_{\mathrm{n}} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{D}_{\mathrm{n}} \end{aligned}$ | $\begin{aligned} & \mathrm{z} \\ & \mathrm{z} \end{aligned}$ | Disable outputs |

$\mathrm{H}=$ High voltage level
$h=$ High voltage level one set-up time prior to the High-to-Low E transition
$\mathrm{L}=$ Low voltage level
I = Low voltage level one set-up time prior to the High-to-Low E transition
NC = No change
$X=$ Don't care
Z = High impedance "off" state
$\downarrow=$ High-to-Low E transition

LOGIC DIAGRAM


RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{Cc}}$ | DC supply voitage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voitage | 0 | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input voitage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| IoL | Low level output current |  | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {sig }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal D-type transparent latch (3-State)

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$; $\mathrm{IOL}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {OzH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| IozL | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{Cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $I_{\text {ccl }}$ |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\text {cc }}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{c c}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{\prime} \mathrm{cc}$ | Additional supply current per input pin ${ }^{2}$ | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

## AC CHARACTERISTICS

$G N D=0 V ; t_{R}=t_{F}=2.5 n s ; C_{L}=50 p F, R_{L}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\text {and }}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ V_{\text {cc }}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| ${ }^{\mathrm{t}_{\mathrm{PLLH}}}{ }_{\mathrm{t}_{\mathrm{PHL}}}$ | Propagation delay $D_{n} \text { to } Q_{n}$ | Waveform 2 | $\begin{aligned} & 1.9 \\ & 2.2 \\ & \hline \end{aligned}$ | $\begin{array}{r} 3.9 \\ 4.2 \\ \hline \end{array}$ | $\begin{array}{r} 5.4 \\ 5.7 \\ \hline \end{array}$ | $\begin{array}{r} 1.9 \\ 2.2 \\ \hline \end{array}$ | $\begin{aligned} & 5.9 \\ & 6.2 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & { }^{{ }^{\mathrm{t}} \mathrm{PLH}} . \\ & { }^{\mathrm{P}} . \end{aligned}$ | Propagation delay $E$ to $Q_{n}$ | Waveform 1 | $\begin{aligned} & 2.6 \\ & 3.2 \\ & \hline \end{aligned}$ | $\begin{array}{r} 4.6 \\ 5.2 \\ \hline \end{array}$ | $\begin{array}{r} 6.1 \\ 6.7 \\ \hline \end{array}$ | $\begin{array}{r} 2.6 \\ 3.2 \\ \hline \end{array}$ | $\begin{aligned} & 6.6 \\ & 7.2 \\ & \hline \end{aligned}$ | ns |
| $\begin{array}{\|l\|} \hline \mathrm{t}_{\mathrm{PZH}} \\ \mathrm{t}_{\mathrm{PZL}} \\ \hline \end{array}$ | Output enable time to High and Low level | Waveform 4 Waveform 5 | $\begin{aligned} & 1.2 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 27 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 6.7 \end{aligned}$ | ns |
| ${ }_{\text {t }}^{\text {t }}$ | Output disable time from High and Low level | Waveform 4 Waveform 5 | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.4 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.9 \\ & 6.5 \end{aligned}$ | ns |

## AC SETUP REQUIREMENTS

GND $=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{anb}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {anb }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {cC }}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Set-up time $D_{n}$ to $E$ | Waveform 3 | $\begin{aligned} & 1.9 \\ & 1.5 \\ & \hline \end{aligned}$ |  |  | $\begin{array}{r} 1.9 \\ 1.5 \\ \hline \end{array}$ |  | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{H})$ $\mathrm{t}_{\mathrm{h}}(\mathrm{L})$ | Hold time $D_{n}$ to $E$ | Waveform 3 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | ns |
| $t_{w}(\mathrm{H})$ | E pulse width, High or Low | Waveform 1 | 3.3 |  |  | 3.3 |  | ns |

## AC WAVEFORMS



## Octal D-type transparent latch (3-State)

## TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| ${ }^{t^{\text {PLZ }}}$ | closed |
| $\mathrm{t}_{\text {PLL }}$ | closed |
| All other | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance: see AC CHARACTERISTICS for value.
$R_{T}=$ Termination resistance should be equal to $Z_{O U T}$ of

$V_{M}=1.5 \mathrm{~V}$
Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $\mathbf{t}_{\mathbf{W}}$ | $\mathbf{t}_{\mathbf{R}}$ | $\mathbf{t}_{\mathbf{F}}$ |  |
| 74 ABT | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |  | pulse generators.

Octal D-type transparent latch (3-State)


## Octal D-type transparent latch (3-State)



## NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.

## Octal D-type transparent latch (3-State)



## NOTES:

1. VOHV is defined as the minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs. VOLP is defined as the maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.
2. VOHP is defined as the maximum (peak) voltage induced on a quiescent high-level output during switching of other outputs. VOLV is defined as the minimum (valiey) voltage induced on a quiescent low-level output during switching of other outputs.
3. MIN and MAX lines are design and process characteristics. They are not necessarily guaranteed by test.

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. | $853-144800227$ |
| Date of Issue | August 20, 1990 |
| Status | Product Specification |
| Advanced BiCMOS Products |  |

## 74ABT374 <br> Octal D-type flip-flop; positive-edge trigger (3-State)

## FEATURES

- 8-bit positive edge triggered register
- 3-State output buffers
- Output capability: +64 mA -32mA
- Latch-up protection exceeds 500 mA per Jedec JC40. 2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT374 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT374 is an 8 -bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable ( $\overline{\mathrm{OE}}$ ) control gates.

PIN CONFIGURATION


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{mmb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | $C_{L}=50 \mathrm{FF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.1 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{Cc}}$ | 7 | pF |
| ${ }^{\text {ccez }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT374N}$ |
| 20 -Pin Plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT374D}$ |

LOGIC SYMBOL


LOGIC SYMBOL(IEEE/IEC)


## Octal D-type flip-flop; positive-edge trigger (3-State)

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flipflop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable ( $\overline{\mathrm{OE}}$ ) controls all eight 3-State buffers independent of the clock operation.

When OE is Low, the stored data appears at the outputs. When $\overline{O E}$ is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 1 | $\overline{O E}$ | Output Enable input (active Low) |
| $3,4,7,8,13$ <br> $14,17,18$ | $D_{0}-D_{7}$ | Data inputs |
| $2,5,6,9,12$ |  |  |
| $15,16,19$ | $Q_{0}-Q_{7}$ | Data outputs |
| 11 | CP | Clock Pulse input (active rising edge) |
| 10 | GND | Ground (OV) |
| 20 | $V_{\text {CC }}$ | Positive supply voltage |

## FUNCTION TABLE

| INPUTS |  |  | INTERNAL REGISTER | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | CP | $\mathrm{D}_{0}$ |  | $\mathrm{a}_{0}-\mathrm{Q}_{7}$ |  |
| $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \text { l } \\ & \text { h } \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | Load and read register |
| L | $\ddagger$ | X | NC | NC | Hold |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 7 \\ & \uparrow \end{aligned}$ | $\begin{aligned} & X \\ & D_{n} \end{aligned}$ | $\begin{aligned} & \hline N C \\ & D_{n} \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{Z} \end{aligned}$ | Disable outputs |

[^1]
## LOGIC DIAGRAM



## Octal D-type flip-flop; positive-edge trigger (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $V_{\text {cc }}$ | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| IoL | Low level output current |  | 64 | mA |
| $\Delta t \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\text {anb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current |  | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to 05.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathbf{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $V_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZH }}$ | 3-State output High current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{LL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| Iozl | 3-State output Low current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| $l_{0}$ | Short-circuit output current ${ }^{1}$ | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| ICCH | Quiescent supply current | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ccl }}$ |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs Low; $V_{1}=G N D$ or $V_{c c}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{c c}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

## AC CHARACTERISTICS

$\mathrm{GND}=\mathrm{OV} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{PF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\text {anb }}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{cC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| ${ }^{\text {f MAX }}$ | Maximum Clock frequency | Waveform 1 | 150 | 200 |  | 150 |  | MHz |
| $\begin{aligned} & { }^{\mathrm{t}_{\mathrm{PLH}}} \\ & { }_{\mathrm{t}}^{\mathrm{PHL}} \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | Waveform 1 | $\begin{aligned} & 2.2 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 6.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 3.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 7.1 \\ & \hline \end{aligned}$ | ns |
|  | Output enable time to High and Low level | Waveform 3 Waveform 4 | $\begin{aligned} & 1.2 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 27 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 6.7 \end{aligned}$ | ns |
| ${ }^{\mathrm{t}_{\mathrm{PLHZ}}}$ | Output disable time from High and Low level | Waveform 3 Waveform 4 | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ | ns |

## AC SETUP REQUIREMENTS

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {cc }}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| t ${ }_{\text {g }}(\mathrm{H})$ $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | Set-up time $D_{n}$ to CP | Waveform 2 | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ |  | ns |
| $t_{\text {h }}(\mathrm{H})$ $\mathrm{t}_{\mathrm{h}}(\mathrm{L})$ | Hold time $D_{n}$ to CP | Waveform 2 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | ns |
| $t_{W}(\mathrm{H})$ | CP pulse width, High or Low | Waveform 1 | 3.3 |  |  | 3.3 |  | ns |

## AC WAVEFORMS

$\left(V_{M}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\right.$ GND to 3.0 V )


Waveform 1. Propagation Delay,
Clock Input To Output, Clock Pulse Width, and Maximum Clock Frequency

Waveform 3. 3-State Output Enable Time To High Level And Output Disable Time From High Level


Waveform 2. Data Setup And Hold
Times


Waveform 4. 3-State Output Enable Time To Low Level And Output Disable Time From Low Level

NOTE: For all waveforms, $V_{M}=1.5 \mathrm{~V}$
The shaded areas indicate when the input is permitted to change for predictable output performance.

## Octal D-type flip-flop; positive-edge trigger (3-State)

## TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLZ }}$ | closed |
| $\mathrm{t}_{\text {PLL }}$ | closed |
| All other | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$R_{T}=$ Termination resistance should be equal to $Z_{O U T}$ of pulse generators.


| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $\mathbf{t}_{\mathrm{W}}$ | $\mathbf{t}_{\mathrm{R}}$ | $\mathbf{t}_{\mathbf{F}}$ |
| 74 ABT | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |



TPZH vs. TEMPERATURE ( $\mathrm{T}_{\mathrm{mb}}$ ) $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, 4$ Outputs Switching


TPZL vs. TEMPERATURE ( $T_{\text {amb }}$ ) $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, 4$ Outputs Switching


TPHL vs. TEMPERATURE ( $T_{\text {amb }}$ ) $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, 1$ Output Switching


TPHZ vs. TEMPERATURE ( $T_{\text {amb }}$ ) $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, 4$ Outputs Switching


TPLZ vs. TEMPERATURE ( $T_{\text {amb }}$ ) $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, 4$ Outputs Switching


## Octal D-type flip-flop; positive-edge trigger (3-State)



NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.

## Octal D-type flip-flop; positive-edge trigger (3-State)



## NOTES:

1. VOHV is defined as the minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs. VOLP is defined as the maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.
2. VOHP is defined as the maximum (peak) voltage induced on a quiescent high-level output during switching of other outputs. VOLV is defined as the minimum (valley) voltage induced on a quiescent low-level output during switching of other outputs.
3. $M \mathbb{N}$ and MAX lines are design and process characteristics. They are not necessarily guaranteed by test.

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | August 20, 1990 |
| Status | Preliminary Specification |
| Advanced BiCMOS Products |  |

## 74ABT377 <br> Octal D-type flip-flop with enable

## FEATURES

- Ideal for addressable register applications
- 8-bit positive edge triggered register
- Enable for address and data synchronization applications
- Output capability: $+64 \mathrm{~mA} / 32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT377 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT377 has 8 edge-triggered Dtype flip-flops with individual $D$ inputs
(continued)

PIN CONFIGURATION


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.1 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{1}=O \mathrm{~V}$ or $\mathrm{V}_{\text {cc }}$ | 4 | pF |
| $\mathrm{c}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 7 | pF |
| 'ccz | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $20-$ Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 377 N |
| $20-$ Pin Plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT377D}$ |

## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


## Octal D-type flip-flop with enable

and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) input is Low.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flipflop's Q output.

The $\bar{E}$ input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 1 | $\bar{E}$ | Enable input (active Low) |
| $3,4,7,8,13$ <br> $14,17,18$ | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data inputs |
| $2,5,6,9,12$ |  |  |
| $15,16,19$ | $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ | Data outputs |
| 11 | CP | Clock Pulse input (active rising edge) |
| 10 | GND | Ground (OV) |
| 20 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

## FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :--- |
| OPERATING MODE |  |  |  |  |
|  | $\mathbf{C P}$ | $\mathbf{D}_{\boldsymbol{n}}$ | $\mathbf{Q}_{\boldsymbol{n}}$ |  |
| I | $\uparrow$ | h | H | Load "1" |
| I | $\uparrow$ | I | L | Load "0" |
| h | $\uparrow$ | X | no change <br> no change | Hold (do nothing) |
| H | X | X |  |  |

[^2]
## LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

| SYMBOL PARAMETER | LIMITS |  | UNIT |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min |  |  |
| $V_{\text {CC }}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{1}$ | Input voltage | 0 | $V_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta V$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current |  | -18 | VA |
| $\mathrm{V}_{1}<0$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $V_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=V_{\mathrm{IL}}$ or $V_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $V_{\text {CC }}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $V_{C C}=4.5 \mathrm{~V} ; I_{\text {OH }}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $V_{\text {IH }}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $v_{\text {a }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {HH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $\mathrm{V}_{\text {cC }}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OzH}}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| Iozl | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCL}}$ |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs Low; $V_{1}=$ GND or $V_{C C}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

## Octal D-type flip-flop with enable

## AC CHARACTERISTICS

$G N D=0 V ; t_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{mbb}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} T_{\text {and }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ V_{c \mathrm{C}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $f_{\text {max }}$ | Maximum clock frequency | Waveform 1 | 150 | 200 |  |  |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | Waveform 1 | $\begin{aligned} & 2.5 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & \hline 4.5 \\ & 5.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.8 \end{aligned}$ | 2.5 3.3 | $\begin{aligned} & 6.5 \\ & 7.3 \end{aligned}$ | ns |

## AC SETUP REQUIREMENTS

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & T_{\mathrm{mmb}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} T_{\text {amb }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ V_{\text {cC }}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup time, High or Low $D_{n}$ to CP | Waveform 2 | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  | 2.0 2.0 |  | ns |
| ${ }^{t_{h}(\mathrm{H})} \mathrm{t}$ | Hold time, High or Low $D_{n}$ to CP | Waveform 2 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  | 1.0 1.0 |  | ns |
| $\mathrm{t}_{s}(\mathrm{H})$ $\mathrm{t}_{s}(\mathrm{~L})$ | Setup time, High or Low E to CP | Waveform 2 | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ |  |  | 3.0 3.0 |  | ns |
| $t_{\text {n }}(\mathrm{H})$ $\mathrm{t}_{\mathrm{h}}(\mathrm{L})$ | Hold time, High or Low $E$ to CP | Waveform 2 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  | 1.0 1.0 |  | ns |
| $\begin{aligned} & t_{w}(H) \\ & t_{w}(L) \end{aligned}$ | Clock Pulse width High or Low | Waveform 1 | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ |  |  | 3.3 3.3 |  | ns |

## AC WAVEFORMS



NOTE: For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$.
The shaded areas indicate when the input is permitted to change for predictable output performance.

## Octal D-type flip-flop with enable

## TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs

## SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| ${ }^{\mathrm{t}_{\text {PLZ }}}$ | closed |
| $\mathrm{t}_{\text {PZL }}$ | closed |
| All other | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of pulse generators.


## NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.



TPLH vs. LOAD CAPACITANCE ${ }^{1}$
1 Output Switching, $\mathrm{T}_{\text {amb }}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$


TTLH TTHL vs. NUMBER OF OUTPUTS SWITCHING ${ }^{1}$


NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | August 20, 1990 |
| Status | Preliminary Specification |
| Advanced BiCMOS Products |  |

## 74ABT534 Octal D-type flip-flop, inverting (3-State)

## FEATURES

* 8-bit positive edge triggered register
* 3-State output buffers
- Output capability: +64 mA/-32mA
- Latch-up protection exceeds 500 mA per Jedec JC40. 2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT534 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT534 is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable ( $\overline{\mathrm{OE}}$ ) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flipflop's Q output.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $T_{\text {anb }}=25^{\circ} C ; G N D=0 V$ | TYPICAL | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation delay <br> CP to $\mathrm{Q}_{\mathrm{n}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.4 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3.5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 534 N |
| 20 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT534D}$ |

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable $(\overline{\mathrm{OE}})$ controls all eight 3-State buffers independent of the latch operation.

When $\overline{\mathrm{OE}}$ is Low, the latched or transparent data appears at the outputs. When $\overline{\mathrm{OE}}$ is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.

## PIN CONFIGURATION



## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :---: |
| 1 | $\overline{\mathrm{OE}}$ | Output Enable input (active Low) |
| $\begin{gathered} \hline 3,4,7,8,13 \\ 14,17,18 \\ \hline \end{gathered}$ | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data inputs |
| $\begin{gathered} 2,5,6,9,12 \\ 15,16,19 \\ \hline \end{gathered}$ | $\bar{Q}_{0}-\bar{Q}_{7}$ | Inverting 3-State outputs |
| 11 | CP | Clock Pulse input (active rising edge) |
| 10 | GND | Ground (OV) |
| 20 | $V_{c c}$ | Positive supply voltage |

## FUNCTION TABLE

| InPUTS |  |  | INTERNAL REGISTER | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | CP | $\mathrm{D}_{\mathrm{n}}$ |  | $\overline{\mathrm{O}}_{0} \cdot \overline{\mathrm{Q}}_{7}$ |  |
| $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \mathrm{l} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | Load and read register |
| L | $\ddagger$ | X | NC | NC | Hold |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \uparrow \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & X \\ & D_{n} \end{aligned}$ | $\begin{gathered} N C \\ D_{n} \end{gathered}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | Disable outputs |

$H=$ High voltage level
$h=$ High voltage level one set-up time prior to the Low-to-High clock transition
$\mathrm{L}=$ Low voltage level
I = Low voltage level one set-up time prior to the Low-to-High clock transition
NC = No change
$X=$ Don't care
$Z=$ High impedance "off" state
$\uparrow=$ Low-to-High clock transition
$\hat{f}=$ Not a Low-to-High clock transition

LOGIC DIAGRAM


## Octal D-type flip-flop, inverting (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V / \Delta V$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} N$ |
| $\mathrm{~T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $V_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $v_{\alpha}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $1 /$ | Input leakage current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | 3-State output High current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ozl }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $V_{c C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $I_{\text {cch }}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ccl }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{Cc}}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $\begin{aligned} & V_{\mathrm{CC}}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta{ }_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | $V_{c c}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Octal D-type flip-flop, inverting (3-State)

## AC CHARACTERISTICS

GND $=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\text {anb }}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| ${ }^{\text {m MaX }}$ | Maximum Clock frequency | Waveform 1 | 150 | 200 |  | 150 |  | MHz |
| $\begin{aligned} & { }^{t_{\mathrm{PLH}}} \\ & { }^{\mathrm{t}} \mathrm{PHL} \\ & \hline \end{aligned}$ | Propagation delay CP to $\bar{Q}_{n}$ | Waveform 1 | $\begin{aligned} & 2.2 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 6.6 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 7.1 \end{aligned}$ | ns |
| $\begin{array}{\|l\|} \hline{ }^{\mathrm{t}_{\mathrm{PZH}}} \\ \mathrm{t}_{\mathrm{PZLL}} \\ \hline \end{array}$ | Output enable time to High and Low leve! | Waveform 3 Waveform 4 | $\begin{aligned} & \hline 1.2 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 6.7 \end{aligned}$ | ns |
|  | Output disable time from High and Low level | Waveform 3 Waveform 4 | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & \hline 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ | ns |

## AC SETUP REQUIREMENTS

$G N D=0 V ; t_{R}=t_{F}=2.5 n s ; C_{L}=50 p F, R_{L}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{cC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{t}_{s}(\mathrm{H})$ $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | Set-up time $D_{n}$ to CP | Waveform 2 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.5 \\ & \hline \end{aligned}$ |  | ns |
| $\begin{aligned} & t_{h}(H) \\ & t_{h}(\mathrm{~L}) \end{aligned}$ | Hold time $D_{n}$ to CP | Waveform 2 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | ns |
| $\mathrm{t}_{\mathbf{W}}(\mathrm{H})$ | CP pulse width, High or Low | Waveform 1 | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ |  |  | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ |  | ns |

## AC WAVEFORMS

$\left(V_{M}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\right.$ GND to 3.0 V )


## Octal D-type flip-flop, inverting (3-State)

## TEST CIRCUIT AND WAVEFORMS



Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | August 20, 1990 |
| Status | Preliminary Specification |
| Advanced BiCMOS Products |  |

74ABT541
Octal buffer/line driver
(3-State)

## FEATURES

- Octal bus interface
* Functions similar to the 'ABT241
* Provides ideal interface and increases fan-out of MOS Microprocessors
* Efficient pinout to facilitate PC board layout
- 3-State buffer outputs sink 64 mA and source 32mA
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT541 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $T_{\text {mmb }}=25^{\circ} C ; G N D=0 V$ | TYPICAL | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation delay <br> $\mathrm{I}_{\mathrm{n}}$ to $\mathrm{Y}_{\mathrm{n}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2.9 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3.5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT541N |
| 20 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT541D}$ |

LOGIC SYMBOL


LOGIC SYMBOL (IEEE/IEC)


## Octal buffer/line driver (3-State)

The 74ABT541 is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The outputs

## FUNCTION TABLE

| INPUTS $^{\prime}$ |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{O E}_{\mathbf{0}}$ | $\overline{O E}_{1}$ | $\mathrm{I}_{\mathbf{n}}$ | $\mathbf{Y}_{\mathbf{n}}$ |
| L | L | L | L |
| L | L | H | H |
| X | H | X | $\mathbf{Z}$ |
| H | X | X | Z |

are all capable of sinking 64 mA and sourcing 32 mA . The device features inputs and outputs on opposite sides of
the package to facilitate printed circuit board layout.

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| $2,3,4,5$ <br> $6,7,8,9$ | $I_{n}$ | Data inputs |
| $18,17,16,15$ <br> $14,13,12,11$ | $Y_{n}$ | Data outputs |
| 1,19 | $\overline{\mathrm{OE}}_{0}, \overline{\mathrm{OE}}_{1}$ | Output enables |
| 10 | GND | Ground (OV) |
| 20 | $V_{C C}$ | Positive supply voltage |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathbf{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta t / \Delta \mathrm{V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{anb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

[^3]DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $I_{1}$ | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| 1 OZH | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{I H}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| lozı | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| ${ }^{1} \mathrm{CCH}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{Cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 1 ccl |  | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{Cc}}$ |  | 24 | 30 |  | 30 | mA |
| $I_{\text {ccz }}$ |  | $\begin{aligned} & V_{c C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{c C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{\prime}{ }_{c c}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

AC CHARACTERISTICS $G N D=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {cc }}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| ${ }^{\text {t }}{ }_{\text {PLH }}$ | Propagation delay $A_{n}$ to $Y_{n}$ | 1 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 2.6 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & \hline 4.1 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.6 \end{aligned}$ | ns |
| ${ }^{\text {t }}{ }_{\text {PZZH }}$ | Output enable time to High and Low level | 2 | $\begin{aligned} & 1.1 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 6.4 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{PHZ}}$ | Output disable time from High and Low level | 2 | $\begin{aligned} & 3.1 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 6.7 \end{aligned}$ | ns |

AC WAVEFORMS
( $V_{M}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=$ GND to 3.0 V )


Waveform 1. Waveforms Showing the Input $\left(I_{n}\right)$ to Output $\left(Y_{n}\right)$ Propagation Delays


Waveform 2. Waveforms Showing the 3-State Output Enable and Disable Times

## TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLZ }}$ | closed <br> closed <br> $\mathrm{t}_{\text {PZL }}$ <br> All other |
| open |  |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of pulse generators.

## Octal buffer/line driver (3-State)



TPZH vs. TEMPERATURE ( $T_{\text {mbb }}$ )


TPZL vs. TEMPERATURE ( $T_{\text {mbb }}$ )
$\mathbf{C}_{\text {L }}=50 \mathrm{pF}, 1$ Output Switching



TPHZ vs. TEMPERATURE ( $\mathrm{T}_{\text {amb }}$ )



NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.

## Octal buffer/line driver (3-State)



## NOTES:

1. VOHV is defined as the minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs. VOLP is defined as the maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.
2. VOHP is defined as the maximum (peak) voltage induced on a quiescent high-level output during switching of other outputs. VOLV is defined as the minimum (valley) voltage induced on a quiescent low-level output during switching of other outputs.
3. MIN and MAX lines are design and process characteristics. They are not necessarily guaranteed by test.

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 21,1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT543 <br> Octal latched transceiver with dual enable (3-State)

## FEATURES

- Combines 74ABT245 and 74ABT373 type functions in one device
- 8-bit octal transceiver with D-type latch
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- Output capability: $+64 \mathrm{mAl}-32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT543 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT543 Octal Registered Transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable ( $\overline{\mathrm{LEAB}}, \overline{\mathrm{LEBA}})$ and Output Enable ( $\overline{\mathrm{OEAB}}, \overline{\mathrm{OEBA}}$ ) inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The outputs are guaranteed to sink 64 mA .

PIN CONFIGURATION


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation delay } \\ & A_{n} \text { to } B_{n} \end{aligned}$ | $C_{L}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 4.0 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $V_{1}=0 \mathrm{~V}$ or $V_{\text {cc }}$ | 4 | pF |
| $\mathrm{c}_{10}$ | V/O capacitance | $\mathrm{V}_{1}=O \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 7 | pF |
| 'ccz | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP ( 300 mil $)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT543N}$ |
| 24 -pin plastic SOL ( 300 mil $)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT543D}$ |

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 14,1 | $\overline{\mathrm{LEAB}} / \overline{\mathrm{LEBA}}$ | A to $\mathrm{B} / \mathrm{B}$ to A Latch Enable input (Active Low) |
| 11,23 | $\overline{\mathrm{EAB}} / \overline{\mathrm{EBA}}$ | A to $\mathrm{B} / \mathrm{B}$ to A Enable input (Active Low) |
| 13,2 | $\overline{\mathrm{OEAB}} / \overline{\mathrm{OEBA}}$ | A to $\mathrm{B} / \mathrm{B}$ to A Output Enable input (Active Low) |
| $3,4,5,6$ <br> $7,8,9,10$ | $\mathrm{~A}_{0}-\mathrm{A}_{7}$ | Port $\mathrm{A}, 3$-State outputs |
| $22,21,20,19$ <br> $18,17,16,15$ | $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | Port B, 3-State outputs |
| 12 | GND | Ground (OV) |
| 24 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

LOGIC SYMBOL


LOGIC SYMBOL(IEEE/IEC)


## LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION
The 'ABT543 contains two sets of eight D-type latches, with separate input and controls for each set. For data flow from $A$ to $B$, for example, the $A$-toB Enable ( $\overline{E A B}$ ) input must be Low in order to enter data from $A_{0}-A_{7}$ or take data from $B_{0}-B_{7}$, as indicated in the

Function Table. With $\overline{E A B}$ Low, a Low signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent Low-to High transition of the $\overline{\text { LEAB }}$ signal puts the $A$ latches in the storage mode and their outputs no longer change with the $A$ inputs. With $\overline{E A B}$ and $\overline{O E A B}$ both Low,
the 3-state B output buffers are active and display the data present at the outputs of the $A$ latches.

Control of data flow from $B$ to $A$ is similar, but using the $\overline{\mathrm{EBA}}, \overline{\mathrm{LEBA}}$, and $\overline{O E B A}$ inputs.

FUNCTION TABLE for 'F543 and 'F544

| INPUTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| OEXX | EXX | LEXX | DATA |  | STATPUTS |
| H | X | X | X | Z |  |
| X | H | X | X | Z | Disabled |
| L | $\uparrow$ | L | h | Z | Disabled + Latch |
| L | $\uparrow$ | L | I | Z |  |
| L | L | $\uparrow$ | h | H | Latch + Display |
| L | L | $\uparrow$ | I | L |  |
| L | L | L | H | H | Transparent |
| L | L | L | L | L |  |
| L | L | H | X | NC | Hold |

$\mathrm{H}=$ High voltage level
L= Low voltage level
$h=$ High state must be present one setup time before the Low-to-High transition of $\overline{\operatorname{LEXX}}$ or $\overline{E X X}$ ( $X X=A B$ or $B A$ )
$I=$ Low state must be present one setup time before the Low-to -High transition of $\overline{L E X X}$ or $\overline{E X X}$ ( $X X=A B$ or $B A$ )
$\uparrow=$ Low-to-High transition of $\overline{\mathrm{LEXX}}$ or $\overline{\mathrm{EXX}}(X X=A B$ or $B A)$
X=Don't care
NC=No change
$Z=$ High impedance "off" state

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{IOH}_{\mathrm{O}}$ | High level output current |  | -32 | mA |
| lat | Low level output current |  | 64 | mA |
| $\Delta t \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\text {CC }}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal latched transceiver with dual enable (3-State)

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $I_{1}$ | Input leakage current | $\mathrm{V}_{\text {cC }}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}+I_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}+I_{\text {OzL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{\text {cal }}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=G N D$ or $\mathrm{V}_{C C}$ |  | 24 | 30 |  | 30 | mA |
| ${ }^{\text {I ccz }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta{ }_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3 -State, one enable input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 21,1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT544

Octal latched transceiver with dual enable, inverting (3-State)

## FEATURES

- Combines 74ABT245 and 74ABT373 type functions in one device
- 8-bit octal transceiver with D-type latch
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- 3-State buffer outputs sink 64 mA and source 32 mA
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT544 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT544 Octal Registered Transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable ( $\overline{\operatorname{LEAB}}, \overline{\mathrm{LEBA}})$ and Output Enable ( $\overline{\mathrm{OEAB}}, \overline{\mathrm{OEBA}}$ ) inputs are provided for each register to permit independent control of inputting and output-

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{mmb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay $A_{n} \text { to } B_{n}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 4.3 | ns |
| $\mathrm{C}_{1 \times}$ | Input capacitance $\overline{L E}, \bar{E}, \overline{O E}$ | $V_{1}=O V$ or $V_{\text {cc }}$ | 4 | pF |
| $\mathrm{c}_{\text {OUT }}$ | U/O capacitance | $V_{1}=O V$ or $V_{\text {cc }}$ | 7 | pF |
| ${ }^{\prime} \mathrm{CCZ}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24-pin plastic DIP ( 300 mil ) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT544N}$ |
| 24-pin plastic SOL ( 300 mil ) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT544D}$ |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 14,1 | $\overline{\overline{E A B} / \overline{\mathrm{EBA}}}$ | A to $\mathrm{B} / \mathrm{B}$ to A Latch Enable input (Active Low) |
| 11,23 | $\overline{\mathrm{EAB}} / \overline{\mathrm{EBA}}$ | A to $\mathrm{B} / \mathrm{B}$ to A Enable input (Active Low) |
| 13,2 | $\overline{\mathrm{OEAB}} / \overline{\mathrm{OEBA}}$ | A to $\mathrm{B} / \mathrm{B}$ to A Output Enable input (Active Low) |
| $3,4,5,6$ | $\overline{\mathrm{~A}}_{0}-\overline{\mathrm{A}}_{7}$ | Port $\overline{\mathrm{A}}, 3$-State outputs |
| $7,8,9,10$ | $\overline{\mathrm{~B}}_{0}-\overline{\mathrm{B}}_{7}$ | Por $\bar{B}, 3$-State outputs |
| $22,21,20,19$ |  |  |
| $18,17,16,15$ | GND | Ground (OV) |
| 12 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |
| 24 |  |  |

PIN CONFIGURATION


## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


Octal latched transceiver with dual enable, inverting

LOGIC DIAGRAM


## FUNCTIONAL DESCRIPTION

The 'ABT544 contains two sets of eight D-type latches, with separate input and controls for each set. For data flow from A to B, for example, the A-to-B Enable ( $\overline{\mathrm{EAB}}$ ) input must be Low in order to enter data from $\mathrm{A}_{0}-\mathrm{A}_{\text {, }}$ or take data from $\mathrm{B}_{0}-\mathrm{B}_{7}$, as indicated in the Function

Table. With EAB Low, a Low signal on the A-to-B Latch Enable ( $\overline{\mathrm{LEAB}}$ ) input makes the A-to-B latches transparent; a subsequent Low-to High transition of the $\overline{\text { LEAB }}$ signal puts the $A$ latches in the storage mode and their outputs no longer change with the A inputs. With $\overline{E A B}$ and $\overline{O E A B}$ both Low, the 3 -state $B$
output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from $B$ to $A$ is similar, but using the EBA, $\overline{L E B A}$, and $\overline{O E B A}$ inputs.

FUNCTION TABLE for 'F543 and 'F544

| OEXX | InPUTS |  |  | OUTPUTS | Status |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | EXX | LEXX | DATA |  |  |
| H | X | X | X | $z$ | Disabled |
| X | H | X | X | z | Disabled |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\uparrow$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & n \\ & 1 \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | Disabled + Latch |
| $\stackrel{L}{L}$ | $\stackrel{L}{L}$ | $\uparrow$ | $\begin{aligned} & h \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Latch + Display |
| ${ }_{L}^{L}$ | $\stackrel{L}{L}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\underset{\mathrm{L}}{\mathrm{H}}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Transparent |
| L | L | H | X | NC | Hold |

[^4]RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{C C}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| 10 L | Low level output current |  | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current |  | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V} ; \mathrm{I}_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}+\mathrm{I}_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}+I_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{1 \mathrm{H}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $I_{\text {cch }}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{Cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 1 CCL |  | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\text {cc }}$ |  | 24 | 30 |  | 30 | mA |
| Iccz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. | $853-145500227$ |
| Date of Issue | August 20, 1990 |
| Status | Product Specification |
| Advanced BiCMOS Products |  |

## 74ABT573

## Octal D-type transparent latch (3-State)

## DESCRIPTION

- 74ABT573 is broadside pinout version of 74ABT373
- Inputs and Outputs on opposite side of package allow easy interface to Microprocessors
- 3-State Outputs for Bus Interfacing Common Output Enable
- Latch-up protection exceeds 500 mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT573 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT573 device is an octal transparent latch coupled to eight 3 -state output buffers. The two sections of the

## PIN CONFIGURATION



## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $D_{n} \text { to } Q_{n}$ | $C_{L}=50 \mathrm{pF} ; \mathrm{V}_{C C}=5 \mathrm{~V}$ | 4.0 | ns |
| $C_{\text {IN }}$ | Input capacitance | $V_{1}=0$. or $V_{c c}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 7 | pF |
| ${ }^{\text {cccz }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT573N}$ |
| 20-pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT573D}$ |



LOGIC SYMBOL(IEEE/IEC)

device are controlled independently by Enable ( E ) and Output Enable ( $\overline{\mathrm{OE}}$ ) control gates. The 74ABT573 is functionally identical to the 74ABT373 but has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

The data on the D inputs are transferred to the latch outputs when the

Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable
$(\overline{\mathrm{OE}})$ controls all eight 3-State buffers independent of the latch operation.

When $\overline{\mathrm{OE}}$ is Low, the latched or transparent data appears at the outputs. When $\overline{\mathrm{OE}}$ is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | $\overline{\mathrm{OE}}$ | Output enable input (active Low) |
| $2,3,4,5$ | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data inputs |
| $6,7,8,9$ | $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ | 3-State Outputs |
| $19,18,17,16$ |  |  |
| $15,14,13,12$ | E | Enable input (active High) |
| 11 | GND | Ground (OV) |
| 10 | $\mathrm{~V}_{\mathrm{cc}}$ | Positive supply voltage |
| 20 |  |  |

FUNCTION TABLE

| INPUTS |  |  | INTERNAL REGISTER | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | E | $\mathrm{D}_{n}$ |  | $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ |  |
| $\begin{aligned} & L \\ & L \end{aligned}$ | H H | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Enable and read register |
| $\begin{aligned} & L \\ & L \end{aligned}$ | $\downarrow$ $\downarrow$ | $\begin{aligned} & \mathrm{I} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | Latch and read register |
| L | L | X | NC | NC | Hold |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | L | $\begin{aligned} & \mathrm{X} \\ & \mathrm{D}_{\mathrm{n}} \end{aligned}$ | $\begin{gathered} N C \\ D_{n} \end{gathered}$ | $\begin{aligned} & z \\ & Z \end{aligned}$ | Disable outputs |

[^5]LOGIC DIAGRAM


## Octal D-type transparent latch (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{IOH}^{\text {O }}$ | High level output current |  | -32 | mA |
| $l_{\text {a }}$ | Low level output current |  | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | 0 | 5 | ns N |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in OHf or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LMMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $V_{\text {CC }}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OzH }}$ | 3-State output High current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{0}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| Iozl | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{cch}}$ | Quiescent supply current | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{Cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Cl}}$ |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs Low; $V_{1}=G N D$ or $V_{C C}$ |  | 24 | 30 |  | 30 | mA |
| Iccz |  | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{\prime} \mathrm{cc}$ | Additional supply current per input pin ${ }^{2}$ | $V_{C C}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{c c}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

## AC CHARACTERISTICS

$G N D=O V ; t_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{PF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cC}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| ${ }^{\mathrm{t}_{\mathrm{PLLH}}}$ | Propagation delay $D_{n}$ to $Q_{n}$ | Waveform 2 | $\begin{aligned} & 1.9 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 3.9 \\ & 4.2 \end{aligned}$ | $\begin{array}{r} 5.4 \\ 5.7 \\ \hline \end{array}$ | $\begin{array}{r} 1.9 \\ 2.2 \\ \hline \end{array}$ | $\begin{aligned} & 5.9 \\ & 6.2 \end{aligned}$ | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $E$ to $Q_{n}$ | Waveform 1 | $\begin{array}{r} 2.6 \\ 3.2 \\ \hline \end{array}$ | $\begin{array}{r} 4.6 \\ 5.2 \\ \hline \end{array}$ | $\begin{aligned} & 6.1 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 3.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 7.2 \\ & \hline \end{aligned}$ | ns |
| $\begin{array}{\|l\|} \hline \mathrm{t}_{\mathrm{PZH}} \\ \mathrm{t}_{\mathrm{PZL}} \\ \hline \end{array}$ | Output enable time to High and Low level | Waveform 4 Waveform 5 | $\begin{aligned} & 1.2 \\ & 2.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 4.7 \\ & \hline \end{aligned}$ | $\begin{array}{r} 4.7 \\ 6.2 \\ \hline \end{array}$ | $\begin{array}{r} 1.2 \\ 2.7 \\ \hline \end{array}$ | $\begin{aligned} & 5.2 \\ & 6.7 \end{aligned}$ | ns |
| ${ }_{\mathrm{t}_{\text {PHZ }}}$ | Output disable time from High and Low level | Waveform 4 Waveform 5 | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 4.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.4 \\ & 6.0 \end{aligned}$ | 2.5 2.0 | $\begin{aligned} & 6.9 \\ & 6.5 \end{aligned}$ | ns |

AC SETUP REQUIREMENTS
$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\text {anb }}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {and }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {cC }}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Set-up time $D_{n}$ to $E$ | Waveform 3 | $\begin{aligned} & 1.9 \\ & 1.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.9 \\ & 1.5 \\ & \hline \end{aligned}$ |  | ns |
| th $\mathrm{t}_{\mathrm{h}}(\mathrm{H})$ $\mathrm{h}^{(L)}$ | Hold time $D_{n}$ to $E$ | Waveform 3 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  | ns |
| $t_{W}(\mathrm{H})$ | E pulse width, High or Low | Waveform 1 | 3.3 |  |  | 3.3 |  | ns |

## AC WAVEFORMS

$\left(\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\right.$ GND to 3.0 V$)$


TEST CIRCUIT AND WAVEFORMS


Test Circuit For 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLZ }}$ | closed |
| $\mathrm{t}_{\text {PZL }}$ | closed |
| All other | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$R_{T}=$ Termination resistance should be equal to $Z_{O U T}$ of pulse generators.

$V_{M}=1.5 \mathrm{~V}$
Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $\mathbf{t}_{\mathbf{W}}$ | $\mathbf{t}_{\mathbf{R}}$ | $\mathbf{t}^{\mathbf{F}}$ |
| 74 ABT | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |

## Octal D-type transparent latch (3-State)



## Octal D-type transparent latch (3-State)



## NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.

Octal D-type transparent latch (3-State)


## NOTES:

1. VOHV is defined as the minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs. VOLP is defined as the maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.
2. VOHP is defined as the maximum (peak) voltage induced on a quiescenthigh-level output during switching of other outputs. VOLV is defined as the minimum (valley) voltage induced on a quiescent low-level output during switching of other outputs.
3. $M \mathbb{N}$ and $M A X$ lines are design and process characteristics. They are not necessarily guaranteed by test.

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | August 20, 1990 |
| Status | Preliminary Specification |
| Advanced BiCMOS Products |  |

## FEATURES

- 74ABT574 is broadside pinout version of 74ABT374
- Inputs and outputs on opposite side of package allow easy interface to microprocessors
- Useful as an input or output port for microprocessors
- 3-State outputs for bus interfacing common output enable
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT574 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT574 device is an 8 -bit, edge triggered register coupled to eight 3state output buffers. The two sections of the device are controlled independently by clock (CP) and Output Enable $(\overline{\mathrm{OE}})$ control gates.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{mmb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLLH}} \\ & \mathrm{t}_{\mathrm{PH}} \\ & \hline \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | $C_{L}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.1 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $V_{1}=O V$ or $V_{c c}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 7 | pF |
| ${ }^{\text {c CCZ }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT574N}$ |
| 20 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT574D}$ |

## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


Octal D flip-flop (3-State)

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | $\overline{\text { OE }}$ | Output enable input (active Low) |
| $2,3,4,5$ | $D_{0}-D_{7}$ | Data inputs |
| $19,7,8,9$ <br> $15,14,17,16$ <br> 112 | $Q_{0}-Q_{7}$ | 3-State Outputs |
| 10 | $C P$ | Clock Pulse input (active rising edge) |
| 20 | GND | Ground (OV) |
|  | $V_{C C}$ | Positive supply voltage |

FUNCTION TABLE, 74ALS373

| INPUTS |  |  | INTERNAL REGISTER | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | CP | $\mathrm{D}_{n}$ |  | $Q_{0}-Q_{7}$ |  |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \mathrm{l} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Load and read register |
| L | 千 | X | NC | NC | Hold |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & D_{n} \\ & x^{n} \end{aligned}$ | $\overline{D_{n}}$ | $\begin{aligned} & \mathrm{z} \\ & \mathrm{Z} \end{aligned}$ | Disable outputs |

$H=$ High voltage level
$h=$ High voltage level one set-up time prior to the High-to-Low E transition
L = Low voltage level
$I=$ Low voltage level one set-up time prior to the High-to-Low E transition
$N C=$ No change
$X=$ Don't care
$Z=$ High impedance "off" state
$\uparrow=$ Low-to-High clock transition
$\mathcal{F}=$ Not a Low-to-High clock transition

## LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta V$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\text {CC }}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{0}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \mathrm{to}+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $V_{C C}=4.5 \mathrm{~V} ; I_{1 K}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {OzL }}$ | 3-State output Low current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{iH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\text {cC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| 1 CCH | Quiescent supply current | $V_{C C}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\text {cc }}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 1 ccL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\text {cc }}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{cc}$ | Additional supply current per input pin ${ }^{2}$ | $V_{C C}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

## Octal D flip-flop (3-State)

## AC CHARACTERISTICS

$G N D=O V ; t_{R}=t_{F}=2.5 n s ; C_{L}=50 \mathrm{PF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cC}}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cC}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $f_{\text {MAX }}$ | Maximum Clock frequency | Waveform 1 | 150 | 200 |  | 150 |  | MHz |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | Waveform 1 | $\begin{aligned} & 2.2 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 6.6 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 7.1 \end{aligned}$ | ns |
| $\begin{array}{\|l\|} \hline \mathrm{t}_{\mathrm{PZH}} \\ \mathrm{t}_{\mathrm{PZL}} \\ \hline \end{array}$ | Output enable time to High and Low level | Waveform 3 <br> Waveform 4 | $\begin{aligned} & 1.2 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 3.2 \\ & 4.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 6.2 \end{aligned}$ | $\begin{array}{r} 1.2 \\ 2.0 \\ \hline \end{array}$ | $\begin{aligned} & 5.2 \\ & 6.7 \end{aligned}$ | ns |
| $\begin{aligned} & { }^{\mathrm{t}} \mathrm{PHZ} \\ & { }^{\mathrm{t}} \mathrm{PLZ} \end{aligned}$ | Output disable time from High and Low level | Waveform 3 Waveform 4 | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ | ns |

## AC SETUP REQUIREMENTS

$\mathrm{GND}=\mathrm{OV} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cC}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Set-up time $D_{n}$ to CP | Waveform 2 | $\begin{aligned} & \hline 1.0 \\ & 1.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ |  | ns |
| the $t_{h}(H)$ $t_{h}(L)$ | Hold time $D_{n}$ to $C P$ | Waveform 2 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | CP pulse width, High or Low | Waveform 1 | 3.3 3.3 |  |  | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ |  | ns |

## AC WAVEFORMS



## Octal D flip-flop (3-State)

## TEST CIRCUIT AND WAVEFORMS


$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$R_{T}=$ Termination resistance should be equal to $Z_{O U T}$ of pulse generators.


Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of issue | November 21, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

74ABT620
Octal transceiver with
dual enable, inverting
(3-State)

## FEATURES

- Octal bidirectional bus interface
- 3-State buffer outputs sink 64 mA and source 32mA
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT620 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT620 device is an octal transceiver featuring inverting 3-State bus compatible outputs in both send and receive directions. The 74ABT620 is designed for asynchronous two-way communication between data busses. The control function implementation allows for maximum flexibility in timing. This device allows data transmission from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending upon the logic levels at the Enable inputs (OEBA and OEAB). The Enable inputs can be used to disable the device so that the busses are effectively isolated. The dual-enable configuration gives the

## PIN CONFIGURATION



QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $A_{n}$ to $B_{n}$, or $B_{n}$ to $A_{n}$ | $C_{L}=50 \mathrm{pF} ; \mathrm{V}_{C C}=5 \mathrm{~V}$ | 3.5 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance OE, $\overline{O E}$ | $V_{1}=O V$ or $V_{c c}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | I/) capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| ${ }^{\text {cccz }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT620N}$ |
| 20 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT620D}$ |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | OEAB | Output Enable input |
| $2,3,4,5$ | $\mathrm{~A}_{0}-\mathrm{A}_{7}$ | Data inputs/outputs (A side) |
| $6,7,8,9$ |  |  |
| $18,17,16,15$ | $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | Data inputs/outputs (B side) |
| $14,13,12,11$ | $\overline{\mathrm{OEBA}}$ | Ouput Enable input |
| 19 | GND | Ground (OV) |
| 10 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |
| 20 |  |  |

## LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)

'ABT620 the capability to store data by simultaneously enabling $\overline{O E B A}$ and OEAB. Each output reinforces its input
in this transceiver configuration. Thus when both control inputs are enabled and all other data sources to the two
sets of bus lines are at high impedance, both sets of bus lines ( 16 in all) will remain at their last states.

FUNCTION TABLE

| INPUTS |  | INPUTS / OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { OEBA }}$ | OEAB | $\mathrm{A}_{\mathrm{n}}$ | $\mathrm{B}_{n}$ |
| L | L | $\bar{B}_{n}$ | Inputs |
| H | H | Inputs | $\bar{A}_{n}$ |
| H | $L$ | Z | Z |
| L | H | $\bar{B}_{n}$ or Inputs | Inputs <br> $\bar{A}_{n}$ |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{1}$ | Input voltage | 0 | $V_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta \mathrm{~V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} N$ |
| $\mathrm{~T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal transceiver with dual enable, inverting

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} T_{\text {amb }}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $V_{C C}=4.5 \mathrm{~V} ; \mathrm{I}_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{O}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}+I_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{H}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $I_{\text {LL }}+I_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| Io | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $I_{\text {cch }}$ | Quiescent supply current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{C c}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 1 CaL |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs Low; $V_{1}=G N D$ or $V_{C C}$ |  | 24 | 30 |  | 30 | mA |
| $I_{\text {ccz }}$ |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{I}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{l} \mathrm{cc}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | August 20,1990 |
| Status | Preliminary Specification |
| Advanced BiCMOS Products |  |

## 74ABT623

Octal transceiver with dual enable, non-inverting (3-State)

## FEATURES

- Octal bidirectional bus interface
- 3-State buffers
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT623 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT623 device is an octal transceiver featuring non-inverting 3-State bus compatible outputs in both send (continued)

PIN CONFIGURATION


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $T_{\text {mmb }}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ <br> $\mathrm{t}_{\text {PHL }}$ | Propagation delay <br> $\mathrm{A}_{n}$ to $\mathrm{B}_{\mathrm{n}}$, or $\mathrm{B}_{\mathrm{n}}$ to $\mathrm{A}_{\mathrm{n}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2.9 | ns |
| $\mathrm{C}_{\mathrm{OExx}}$ | Input capacitance | $\mathrm{V}_{\mathrm{l}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4 | pF |
| $\mathrm{C}_{\mathrm{VO}}$ | //O pin capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT623N}$ |
| 20 -Pin Plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT623D}$ |

LOGIC SYMBOL


LOGIC SYMBOL (IEEE/IEC)


## Octal transceiver with dual enable, non-inverting (3-State)

and receive directions. The 74ABT623 is designed for asynchronous two-way communication between data busses.

The control function implementation allows for maximum flexibility in timing. This device allows data transmission from the $A$ bus to the $B$ bus or from the
$B$ bus to the $A$ bus, depending upon the logic levels at the Enable inputs (OEBA and OEAB). The Enable inputs can be used to disable the device so that the busses are effectively isolated. The dual-enable configuration gives the 'ABT623 the capability to store data by simultaneously enabling $\overline{O E B A}$ and

OEAB. Each output reinforces its input in this transceiver configuration. Thus when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta \mathrm{~V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{N}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in OHf or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\mathrm{stg}}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## FUNCTION TABLE

| INPUTS |  | INPUTS/OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| OEBA | OEAB | $A_{n}$ | $B_{n}$ |
| L | L | A $=\mathrm{B}$ | Inputs |
| $H$ | $H$ | Inputs | $\mathrm{B}=\mathrm{A}$ |
| H | L | Z | Z |
| L | H | A=B | $\mathrm{B}=\mathrm{A}$ |

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 1 | OEAB | Output Enablel input |
| $2,3,4,5$ <br> $6,7,8,9$ | $A_{0}-A_{7}$ | Data inputs/outputs ( $A$ side) |
| $18,17,16,15$ | $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | Data inputs/outputs ( B side) |
| $14,13,12,11$ | $\overline{\mathrm{OEBA}}$ | Ouput Enable input |
| 19 | GND | Ground (OV) |
| 10 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |
| 20 |  |  |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{LL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $1 /$ | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; V_{1}=G N D$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $I_{\text {IH }}+l_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}+\mathrm{I}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\text {cc }}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 24 | 30 |  | 30 | mA |
| Iccz |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{I}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{c C}$ or GND; $V_{c C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

## Octal transceiver with dual enable, non-inverting (3-State)

## AC CHARACTERISTICS

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {ando }}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {cC }}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation delay $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | 1 | $\begin{aligned} & 1.0 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.3 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & { }^{\mathrm{t}_{\mathrm{PZL}}} \end{aligned}$ | Output enable time to High and Low level | 2 | $\begin{array}{r} 1.7 \\ 1.7 \\ \hline \end{array}$ | $\begin{array}{r} 5.0 \\ 5.0 \\ \hline \end{array}$ | $\begin{aligned} & 6.5 \\ & 6.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.7 \\ & \hline \end{aligned}$ | $\begin{array}{r} 7.0 \\ 7.0 \\ \hline \end{array}$ | ns |
| ${ }^{\text {t }}{ }_{\text {PHZ }}$ | Output disable time from High and Low level | 2 | $\begin{aligned} & 2.7 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 4.9 \end{aligned}$ | $\begin{aligned} & 7.2 \\ & 6.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 1.9 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8.2 \\ & 6.9 \end{aligned}$ | ns |

AC WAVEFORMS
$\left(\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND}\right.$ to 3.0 V )


Waveform 1. Waveforms Showing the Input to Output Propagation Delays


Waveform 2. Waveforms Showing the 3-State Output Enable and Disable Times

## TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLZ }}$ | closed |
| $\mathrm{t}_{\text {PZL }}$ | closed |
| All other | open |

DEFINITIONS
$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$R_{T}=$ Termination resistance should be equal to $Z_{O U T}$ of pulse generators.


$$
V_{M}=1.5 \mathrm{~V}
$$

Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $\mathbf{t}_{\mathrm{W}}$ | $\mathbf{t}_{\mathbf{R}}$ | $\mathbf{t}_{\mathbf{F}}$ |
| 74 ABT | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |

## Octal transceiver with dual enable, non-inverting (3-State)



TPZH vs. TEMPERATURE (T ${ }_{\text {mbl }}$ ) $\mathbf{C}_{\mathrm{L}}=\mathbf{5 0 p F}, 1$ Output Switching


TPZL vs. TEMPERATURE ( $T_{\text {amb }}$ ) $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, 1$ Output Switching



TPHZ vs. TEMPERATURE ( $T_{\text {amb }}$ ) $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0 p F}, 1$ Output Switching


TPLZ vs. TEMPERATURE ( $T_{\text {amb }}$ )



## NOTES:

1. MIN and MAX lines are design characteristics and are not necessarily guaranteed by test.

## Octal transceiver with dual enable, non-inverting (3-State)



## NOTES:

1. VOHV is defined as the minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs. VOLP is defined as the maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.
2. VOHP is defined as the maximum (peak) voltage induced on a quiescent high-level output during switching of other outputs. VOLV is defined as the minimum (valley) voltage induced on a quiescent low-level output during switching of other outputs.
3. MIN and MAX lines are design and process characteristics. They are not necessarily guaranteed by test.

# Philips Components-Signetics 

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 21, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT640

Octal transceiver with
direction pin, inverting
(3-State)

## FEATURES

- Octal bidirectional bus interface
- Output capability: +64 mA/-32mA
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT640 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT640 device is an octal transceiver featuring inverting 3 -State bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. The device features an Output Enable ( $\overline{\mathrm{OE}}$ ) input for easy cascading and a Direction (DIR) input for direction control.

## FUNCTION TABLE

| INPUTS |  | INPUTS/OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { OE }}$ | DIR | $A_{n}$ | $\mathbf{B}_{n}$ |
| $L$ | $L$ | $\bar{B}_{n}$ | Inputs $^{\prime} \overline{\bar{A}}_{n}$ |
| $L$ | $H$ | Inputs | $Z_{n}$ |
| $H$ | $X$ | $Z$ | $Z$ |

## PIN CONFIGURATION



## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\text {mmb }}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & { }^{\mathbf{t}_{\mathrm{PLH}}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $A_{n}$ to $B_{n}$, or $B_{n}$ to $A_{n}$ | $\mathrm{C}_{L}=50 \mathrm{FF} ; \mathrm{V}_{C C}=5 \mathrm{~V}$ | 3.5 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance DIR, $\overline{O E}$ | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 4 | pF |
| $\mathrm{c}_{\text {vo }}$ | I/O capacitance | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{Cc}}$ | 7 | pF |
| ${ }^{\text {ccz }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 640 N |
| 20 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT640D}$ |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :---: |
| 1 | DIR | Direction control input |
| $\begin{aligned} & 2,3,4,5 \\ & 6,7,8,9 \end{aligned}$ | $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Data inputs/outputs (A side) |
| $\begin{aligned} & 18,17,16,15 \\ & 14,13,12,11 \\ & \hline \end{aligned}$ | $\mathrm{B}_{0}-\mathrm{B}_{7}$ | Data inputs/outputs (B side) |
| 19 | $\overline{O E}$ | Ouput enable |
| 10 | GND | Ground ( OV ) |
| 20 | $\mathrm{V}_{\mathrm{cc}}$ | Positive supply voltage |



LOGIC SYMBOL (IEEE/IEC)


## Octal transceiver with direction pin, inverting (3-State)

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathbf{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta \mathrm{~V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {arnb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal transceiver with direction pin, inverting (3-State)

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & \mathrm{T}_{\text {smb }}=-40^{\circ} \mathrm{C} \\ & \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V} ; \mathrm{I}_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{1 \mathrm{H}}$ | 2.5 |  |  | 2.5 |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; I_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $v_{0}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $\mathrm{V}_{\text {cC }}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}+I_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{ILL}+\mathrm{I}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $I_{\text {cch }}$ | Quiescent supply current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\text {cc }}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $I^{\text {cal }}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\text {cc }}$ |  | 24 | 30 |  | 30 | mA |
| l ccz |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{\Delta l}{ }^{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3 -State, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 21, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

74ABT646
Octal bus transceiver/register (3-State)

## FEATURES

- Combines 'ABT245 and 'ABT374 type functions in one device
- Independent registers for $A$ and $B$ buses
- Multiplexed real-time and stored data
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT646 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT646 Transceiver/Register consists of bus transceiver circuits with 3 -state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable $(\overline{\mathrm{OE}})$ and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both. (continued)

## PIN CONFIGURATION



## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & { }^{\mathrm{t}_{\mathrm{PHL}}} \end{aligned}$ | Propagation delay $A_{n}$ to $B_{n}$, or $B_{n}$ to $A_{n}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 4.5 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance $C P, S, \overline{O E}$ | $V_{1}=O V$ or $V_{c c}$ | 4 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | I/O capacitance | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {cc }}$ | 7 | pF |
| ${ }^{1} \mathrm{ccz}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP ( 300 mil ) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT646N}$ |
| 24-pin plastic SOL $(300 \mathrm{mil})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT646D}$ |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1,23 | CPAB / CPBA | Clock input $A$ to $B /$ Clock input $B$ to $A$ |
| 2,22 | SAB / SBA | Select input $A$ to $B /$ Select input $B$ to $A$ |
| 3 | DIR | Direction control input |
| $4,5,6,7$ <br> $8,9,10,11$ | $A_{0}-A_{7}$ | Data inputs/outputs ( $A$ side) |
| $20,19,18,17$ <br> $16,15,14,13$ | $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | Data inputs/outputs (B side) |
| 21 | $\overline{\mathrm{OE}}$ | Ouput enable input |
| 12 | GND | Ground (OV) |
| 24 | $\mathrm{~V}_{\text {CC }}$ | Positive supply voltage |

## LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)


Octal bus transceiver/register (3-State)

FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA I/O |  | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | DIR | CPAB | CPBA | SAB | SBA | $\mathrm{A}_{0}-\mathrm{A}_{7}$ | $\mathrm{B}_{0}-\mathrm{B}_{7}$ |  |
| X | $X$ | $\uparrow$ | X | X | X | Input | Unspecified* | Store A, B unspecified* |
| X | X | X | $\uparrow$ | $x$ | X | Unspecified* | Input | Store B, A unspecified* |
| $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\uparrow$ <br> Hor L | $\uparrow$ <br> HorL | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Input | Input | Store A and B data Isolation, hold storage |
| L | L | X X | $x$ <br> HorL | X $\times$ | L | Output | Input | Real time $B$ data to $A$ bus Stored $B$ data to $A$ bus |
| L | H H | X <br> HorL | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{gathered} \mathrm{L} \\ \mathrm{H} \end{gathered}$ | X x | Input | Output | Real time $A$ data to $B$ bus Stored $A$ data to $B$ bus |

$H=$ High voltage level
$\mathrm{L}=$ Low voltage level
$X=$ Don't care
$\uparrow=$ Low-toHigh clock transition

* = The data output function may be enabled or disabled by various signals at the $\overline{\mathrm{OE}}$ and DIR inputs. Data input functions are always enabled,i.e., data at the bus pins will be stored on every Low-toHigh transition of the clock.

The select (SAB, SBA) pins determine whether data is stored or transfered through the device in real-time. The DIR determines which bus will receive data when the $\overline{O E}$ is active Low. In the isolation mode ( $\overline{O E}=$ High $)$, data from

Bus A may be stored in the B register and/or data from Bus B may be stored in the A register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two
busses, A or B may be driven at a time. The following examples demonstrate the four fundamental bus management functions that can be performed with the 74ABT646.


## Octal bus transceiver/register (3-State)

## LOGIC DIAGRAM



To 7 other channels

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal bus transceiver/register (3-State)

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{\text {CC }}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{I}$ | Input voltage | 0 | $V_{C C}$ | V |
| $\mathrm{~V}_{\text {IH }}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta t / \Delta \mathrm{V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}$; $\mathrm{l}_{\text {OH }}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{tH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $I_{\text {HH }}+I_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{ILI}^{+} \mathrm{I}_{\text {ozl }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{Cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{\text {ccL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 24 | 30 |  | 30 | mA |
| $I_{\text {ccz }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $\mathrm{V}_{1}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{1} \mathrm{cc}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 21, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT648

## Octal bus transceiver/register, inverting (3-State)

## FEATURES

- Combines 74ABT245 and 74ABT374 type functions in one device
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT648 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT648 Transceiver/Register consists of bus transceiver circuits with Inverting 3-state outputs, D-type flipflops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable ( $\overline{\mathrm{OE}})$ and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the (continued)

## PIN CONFIGURATION



## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $A_{n}$ to $B_{n^{\prime}}$ or $B_{n}$ to $A_{n}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.4 | ns |
| $C_{\text {IN }}$ | Input capacitance CP, S, $\overline{O E}$, DIR | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 4 | pF |
| $c_{10}$ | I/O capacitance | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {cc }}$ | 7 | pF |
| ${ }^{\text {c ccz }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP (300mil) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT648N}$ |
| 24 -pin plastic SOL $(300 \mathrm{mil})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT648D}$ |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1,23 | CPAB / CPBA | Clock input $A$ to $B /$ Clock input $B$ to $A$ |
| 2,22 | SAB / SBA | Select input A to B / Select input B to $A$ |
| 3 | DIR | Direction control input |
| $4,5,6,7$ | $\bar{A}_{0}-\bar{A}_{7}$ | Data inputs/outputs (A side) |
| $8,9,10,11$ | $\bar{B}_{0}-\bar{B}_{7}$ | Data inputs/outputs (B side) |
| $20,19,18,17$ |  |  |
| $16,15,14,13$ | $\overline{\text { OE }}$ | Ouput enable input |
| 21 | GND | Ground (OV) |
| 12 | $V_{\text {CC }}$ | Positive supply voltage |
| 24 |  |  |

## LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)


FUNCTION TABLE

| InPUTS |  |  |  |  |  | DATA I/O |  | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OE | DIR | CPAB | CPBA | SAB | SBA | $\mathrm{A}_{0}-\mathrm{A}_{7}$ | $B_{0}-B_{7}$ |  |
| X | X | $\uparrow$ | $X$ | X | $X$ | Input | Unspecified* | Store A, B unspecified* |
| X | X | X | $\uparrow$ | $x$ | $X$ | Unspeecified* | Input | Store B, A unspecified* |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\uparrow$ <br> Hor L | $\uparrow$ <br> Hor L | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Input | Input | Store $A$ and $B$ data Isolation, hold storage |
| L L | L | $\begin{gathered} x \\ x \\ \hline \end{gathered}$ | X <br> Hor L | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{gathered} \mathrm{L} \\ \mathrm{H} \end{gathered}$ | Output | Input | Real time $\bar{B}$ data to $A$ bus Stored $\overline{\mathrm{B}}$ data to A bus |
| $\begin{aligned} & L \\ & L \end{aligned}$ | H H | $x$ <br> HorL | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | L | $x$ $x$ | Input | Output | Real time $\bar{A}$ data to $B$ bus Stored $\bar{A}$ data to $B$ bus |

$H=$ High voltage level
$L=$ Low voltage level
$\mathrm{X}=$ Don't care
$\uparrow=$ Low-toHigh clock transition

* = The data output function may be enabled or disabled by various signals at the $\overline{O E}$ and DIR inputs. Data input functions are always enabled,i.e., data at the bus pins will be stored on every Low-toHigh transition of the clock.

The select (SAB, SBA) pins determine whether data is stored or transfered through the device in real-time. The DIR determines which bus will receive data when the $\overline{O E}$ is active Low. In the isolation mode ( $\overline{\mathrm{OE}}=\mathrm{High}$ ), data from Bus

A may be stored in the $B$ register and/or data from Bus B may be stored in the $A$ register. Outputs from real-time, or stored register will be inverted. When an output function is disabled, the input function is still enabled and may be
used to store and transmit data. Only one of the two busses, A or B may be driven at a time. The following examples demonstrate the four fundamental bus management functions that can be performed with the 74ABT648.


## LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal bus transceiver/register, inverting (3-State)

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| lob | Low level output current |  | 64 | mA |
| $\Delta t \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{iK}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $V_{C C}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| ${ }_{1 / 2}+I_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}+\mathrm{I}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{ccL}}$ |  | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{cc}}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3 -State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 22, 1989 |
| Status | Objecctive Specification |
| Advanced BiCMOS Products |  |

## 74ABT651 <br> Transceiver/register, inverting (3-State)

## FEATURES

- Independent registers for $A$ and $B$ buses
- The 74ABT651 is the inverting version of the 74ABT652.
- Multiplexed real-time and stored data
- 3-state outputs
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT651 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT651 Transceiver/ Register consists of bus transceiver circuits with 3 -state, inverting outputs, D-type flipflops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the $A$ or $B$ bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OEAB, OEBA) and Select (SAB, SBA) pins are provided for bus management.

## PIN CONFIGURATION



QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $T_{\text {amb }}=25^{\circ} C ; G N D=0 V$ | TYPICAL | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ <br> $\mathrm{t}_{\text {PHL }}$ | Propagation delay <br> CPAB or CPBA to $A_{n}$ or $\mathrm{B}_{\mathrm{n}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.4 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP $(300 \mathrm{mil})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT651N}$ |
| 24 -pin plastic SOL $(300 \mathrm{mil})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT651D}$ |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1,23 | CPAB / CPBA | Clock input $A$ to $B /$ Clock input $B$ to $A$ |
| 2,22 | SAB / SBA | Select input $A$ to $B /$ Select input $B$ to $A$ |
| 3,21 | OEAB / OEBA | Output enable inputs |
| $4,5,6,7$ |  |  |
| $8,9,10,11$ | $\mathrm{~A}_{0}-\mathrm{A}_{7}$ | Data inputs/outputs (A side) |
| $20,19,18,17$ <br> $16,15,14,13$ | $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | Data inputs/outputs (B side) |
| 12 | GND | Ground (OV) |
| 24 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


Transceiver/register, inverting (3-State)

FUNCTION TABLE

| INPUTS |  |  | DATA 1/O |  | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB $\overline{O E B A}$ | CPAB CPBA | SAB SBA | An | Bn |  |
| $\begin{array}{ll} \mathrm{L} & \mathrm{H} \\ \mathrm{~L} & \mathrm{H} \\ \hline \end{array}$ | $\begin{gathered} \text { H or L H or L } \\ \uparrow \quad \uparrow \\ \hline \end{gathered}$ | $\begin{array}{r} x \\ x \\ x \\ \hline \end{array}$ | Input | Input | Isolation <br> Store $A$ and $B$ data |
| $\begin{array}{ll} X & H \\ H & H \end{array}$ | $\begin{gathered} \uparrow \text { HorL } \\ \uparrow \quad \uparrow \\ \hline \end{gathered}$ | $\begin{array}{ll} x & x \\ * * & x \end{array}$ | Input | Unspecified output * | Store A, Hold B Store A in both registers |
| $\begin{array}{ll} \mathrm{L} & \mathrm{X} \\ \mathrm{~L} & \mathrm{~L} \end{array}$ | $\begin{array}{cc} \text { Hor L } & \uparrow \\ \uparrow & \uparrow \\ \hline \end{array}$ | $\begin{array}{ll} x & x \\ x & * * \end{array}$ | Unspecified output * | Input | Hold A, Store B Store $B$ in both registers |
| $\begin{array}{ll} L & L \\ L & L \end{array}$ | $\begin{array}{cc} x & x \\ X & H \text { or } L \\ \hline \end{array}$ | $\begin{array}{rr} \mathrm{X} & \mathrm{~L} \\ \mathrm{X} & \mathrm{H} \\ \hline \end{array}$ | Output | Input | Real time $\bar{B}$ data to $A$ bus Stored $\bar{B}$ data to $A$ bus |
| $\begin{array}{ll} H & H \\ H & H \end{array}$ | $\begin{array}{cc} X & X \\ H \text { or } L & X \\ \hline \end{array}$ | $\begin{array}{ll} L & X \\ H & X \end{array}$ | Input | Output | Real time $\bar{A}$ data to $B$ bus Store $\bar{A}$ data to $B$ bus |
| H L | HorLH orL | H H | Output | Output | Stored $\bar{A}$ data to $B$ bus Stored $\overline{\mathrm{B}}$ data to A bus |

$H=$ High voltage level
$\mathrm{L}=$ Low voltage level

* = The data output function may be enabled or disabled by various signals at the $\overline{O E B A}$ and $O E A B$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.
$\uparrow=$ Low-to-High clock transition
X=Don't care
** If Select control = L, then clocks can occur simultaneously. If Select control = H, the clocks must be staggered in order to load both registers.

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'ABT651.

The select pins determine whether data is stored or transferred through the device in real time.

The output enable pins determine the direction of the data flow.


Transceiver/register, inverting (3-State)

## LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Transceiver/register, inverting (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{C C}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $V_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V / \Delta V$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $V_{\text {IK }}$ | input clamp voltage | $V_{C C}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} 1_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{1 \mathrm{H}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{t}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | $v$ |
| 1 | Input leakage current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $l_{\text {IH }}+l_{\text {OZH }}$ | 3-State output High current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{0}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}+l_{\text {OZL }}$ | 3-State output Low current | $V_{C C}=5.5 \mathrm{~V} ; V_{O}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | - 100 | -180 | -50 | -180 | mA |
| ${ }^{\text {cCH }}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCL}}$ |  | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{cc}}$ |  | 24 | 30 |  | 30 | mA |
| ${ }^{\text {c ccz }}$ |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{l} \mathrm{cc}$ | Additional supply current per input pin² | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 22, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT652

Transceiver/register, non-inverting (3-State)

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay CPAB or CPBA to $A_{n}$ or $B_{n}$ | $C_{L}=50 \mathrm{pF} ; \mathrm{V}_{C C}=5 \mathrm{~V}$ | 5.4 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $V_{1}=O V$ or $V_{C C}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $V_{1}=O V$ or $V_{C C}$ | 7 | pF |
| ${ }^{\text {cccz }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24-pin plastic DIP (300mil) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT652N}$ |
| 24-pin plastic SOL (300mil) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT652D}$ |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :---: |
| 1,23 | CPAB / CPBA | Clock input $A$ to $B$ / Clock input $B$ to $A$ |
| 2,22 | SAB / SBA | Select input $A$ to $B /$ Select input $B$ to $A$ |
| 3, 21 | OEAB/ $\overline{O E B A}$ | Output enable inputs |
| $\begin{gathered} 4,5,6,7 \\ 8,9,10,11 \end{gathered}$ | $A_{0}-A_{7}$ | Data inputs/outputs (A side) |
| $\begin{aligned} & 20,19,18,17 \\ & 16,15,14,13 \end{aligned}$ | $\mathrm{B}_{0}-\mathrm{B}_{7}$ | Data inputs/outputs (B side) |
| 12 | GND | Ground ( OV ) |
| 24 | $\mathrm{V}_{\mathrm{cc}}$ | Positive supply voltage |

## PIN CONFIGURATION



LOGIC SYMBOL


LOGIC SYMBOL(IEEE/IEC)

## Transceiver/register, non-inverting (3-State)

## FUNCTION TABLE

| INPUTS |  |  |  | DATA I/O |  | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB OEBA | CPAB CPBA | SAB SBA | An | Bn | I solation <br> Store $A$ and B data |  |
| L | H | H or L H or L | X | X | Input | Input |

$H=$ High voltage level
L= Low voltage level
*= The data output function may be enabled or disabled by various signals at the $\overline{O E B A}$ and $O E A B$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.
$\uparrow=$ Low-to-High clock transition
$X=$ Don't care

* If Select control = L, then clocks can occur simultaneously. If Select control = H, the clocks must be staggered in order to load both registers.

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74ABT652.

The select pins determine whether data is stored or transferred through the device in real time.

The output enable pins determine the direction of the data flow.


## Transceiver/register, non-inverting (3-State)

## LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Transceiver/register, non-inverting (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | $V$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{IOH}^{\text {O}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 11 | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; V_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}+I_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}+\mathrm{I}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| ${ }^{1} \mathrm{CCH}$ | Quiescent supply current | $V_{C C}=5.5 \mathrm{~V}$; Outputs High; $V_{1}=$ GND or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CLL}}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{Cc}}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{1} \mathrm{cc}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

| Document No. |  |
| :--- | :---: |
| ECN No. |  |
| Date of Issue | November 21, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT657

Octal transceiver with 8-bit parity generator/checker (3-State)

## FEATURES

- Combinational functions in one package
- Low static and dynamic power dissipation with high speed and high output drive
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT657 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT657 is an octal transceiver featuring non-inverting buffers with 3 state outputs and an 8-bit parity generator/checker, and is intended for busoriented applications. The buffers have a guaranteed current sinking capability of 64 mA . The Transmit/Receive ( $\mathrm{T} / \overline{\mathrm{R}}$ ) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active-High) enables data from A ports to B ports; Receive

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $T_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $A_{n} \text { to } B_{n} \text { or } B_{n} \text { to } A_{n}$ | $C_{L}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2.9 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $V_{1}=0 \mathrm{~V}$ or $V_{\text {cc }}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}$ | 7 | pF |
| ${ }^{\text {I CCZ }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24-pin plastic DIP $(300 \mathrm{mil})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 657 N |
| 24 -pin plastic SOL $(300 \mathrm{mil})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT657D}$ |

(active-Low) enables data from $B$ ports to A ports.

The Output Enable ( $\overline{\mathrm{OE}}$ ) input disables both the $A$ and $B$ ports by placing them in a high impedance condition when the $\overline{O E}$ input is High. The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems. The parity (PARITY) pin is an output from the generator/checker when transmitting from the port $A$ to $B(T / \bar{R}=H i g h)$ and an input when receiving from port
$B$ to A port (T/ $\bar{R}=$ Low). When transmitting ( $T / \overline{\mathrm{R}}=$ High) the parity select (ODD/ EVEN) input is set, then the A port data is polled to determine the number of High bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number of High bits on port A. For example, if the parity select (ODD/EVEN) is set Low (even parity), and the number of High bits on port $A$ is odd, then the parity (PARITY) output will be High, transmitting even parity. If
(Continued on next page)
LOGIC SYMBOL(IEEE/IEC)


## Octal Transceiver with Parity Generator/Checker (3-State)

the number of High bits on port $A$ is even, then the parity (PARITY) output will be Low, keeping even parity. When in receive mode ( $T / \bar{R}=$ Low) the $B$ port is polled to determine the number of High bits. If parity select (ODD/EVEN) is

Low (even parity) and the number of Highs on port $B$ is:
(1) odd and the parity (PARITY) input is High, then ERROR will be High, signifying no error.
(2) even and the parity (PARITY) input is High, then ERROR will be asserted Low, indicating an error.

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :---: |
| 13 | PARITY | Parity output |
| 11 | ODD/EVEN | Parity select input |
| 12 | ERROR | Error output |
| 1 | T/ $\overline{\mathrm{R}}$ | Transmission/Receive input |
| $\begin{gathered} 2,3,4,5,6 \\ 8,9,10 \\ \hline \end{gathered}$ | $A_{0}-A_{7}$ | A port 3-State outputs |
| $\begin{aligned} & 23,22,21,20 \\ & 17,16,15,14 \\ & \hline \end{aligned}$ | $\mathrm{B}_{0}-\mathrm{B}_{7}$ | B port 3-State outputs |
| 24 | $\overline{O E}$ | Ouput enable input activelow |
| 18, 19 | GND | Ground ( OV ) |
| 7 | $\mathrm{V}_{\mathrm{Cc}}$ | Positive supply voltage |

## FUNCTION TABLE

| NUMBER OF INPUTS THAT ARE HIGH | INPUTS |  |  | INPUT/ OUPUT | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\overline{O E}}$ | $\mathbf{T} / \overline{\mathbf{R}}$ | ODD/EVEN | PARITY | ERROR | OUTPUTSMODE |
| 0, 2, 4, 6, 8 | L | H | H | H | $z$ | Transmit |
|  | L | H | L | L | Z | Transmit |
|  | L | L | H | H | H | Receive |
|  | L | L | H | L | L | Receive |
|  | L | L | L | H | L | Receive |
|  | L | L | L | L | H | Receive |
| $1,3,5,7$ | L | H | H | L | z | Transmit |
|  | $L$ | H | L | H | Z | Transmit |
|  | L | L | H | H | L | Receive |
|  | L | L | H | L | H | Receive |
|  | L | L | L | H | H | Receive |
|  | L | L | L | L | L | Receive |
| Don't care | H | X | X | Z | Z | 3-state |

[^6]LOGIC DIAGRAM


## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\text {CC }}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{Cc}}$ | $\checkmark$ |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input voltage |  | 0.8 | V |
| $\mathrm{IOH}^{\text {O}}$ | High level output current |  | -32 | mA |
| lob | Low level output current |  | 64 | mA |
| $\Delta v \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V} ; \mathrm{I}_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $V_{\text {IH }}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{1 \mathrm{H}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $I_{\text {IH }}+I_{\text {OZH }}$ | 3-State output High current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{0}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}+\mathrm{l}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| ${ }^{\text {cCH }}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $V_{1}=$ GND or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 1 CCL |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs Low; $V_{1}=G N D$ or $V_{C C}$ |  | 24 | 30 |  | 30 | mA |
| $I_{\text {ccz }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {cc }}$ | Additional supply current per input pin² | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 30, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## FEATURES

- High speed parallel registers with positive edge-triggered D-type flipflops
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT821 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT821 Bus interface Register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

The 'ABT821 is a buffered 10 -bit wide version of the 'ABT374/'ABT534 functions.

## PIN CONFIGURATION



QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITONS $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | $C_{L}=50 \mathrm{FF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.4 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $V_{1}=0 \mathrm{~V}$ or $V_{\text {cc }}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $V_{1}=0 \mathrm{~V}$ or $V_{\text {cc }}$ | 7 | pF |
| 'ccz | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT821N}$ |
| 24 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT821D}$ |

The 'ABT821 is a 10 -bit, edge triggered register coupled to ten 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable ( $\overline{\mathrm{OE}}$ ) control gates.

The register is fully edge triggered. The state of each $D$ input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flipflop's Q output.

## LOGIC SYMBOL



The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

The active Low Output Enable ( $\overline{\mathrm{OE}}$ ) controls all ten 3-State buffers independent of the register operation. When $\overline{\mathrm{OE}}$ is Low, the data in the register appears at the outputs. When $\overline{\mathrm{OE}}$ is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

LOGIC SYMBOL(IEEE/IEC)


## 10-bit D-type flip-flop; positive-edge trigger (3-State)

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :---: |
| 1 | $\overline{\mathrm{OE}}$ | Output Enable input (active Low) |
| $\begin{gathered} 2,3,4,5,6,7 \\ 8,9,10,11 \end{gathered}$ | $D_{0}-D_{9}$ | Data inputs |
| $\begin{aligned} & 14,15,16,17,18, \\ & 19,20,21,22,23 \end{aligned}$ | $Q_{0}-Q_{9}$ | Data outputs |
| 13 | CP | Clock Pulse input (active rising edge) |
| 12 | GND | Ground (0V) |
| 24 | $V_{c c}$ | Positive supply voltage |

FUNCTION TABLE

| InPUTS |  |  | INTERNAL REGISTER | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | CP | $\mathrm{D}_{\mathrm{n}}$ |  | $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ |  |
| $\begin{aligned} & L \\ & L \end{aligned}$ | $\uparrow$ | $\begin{aligned} & \mathrm{l} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | Load and read register |
| L | ¢ | X | NC | NC | Hold |
| H H | $\uparrow$ | X $\mathrm{D}_{\mathrm{n}}$ | $\begin{aligned} & N C \\ & D_{n} \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{Z} \end{aligned}$ | Disable outputs |

[^7]
## LOGIC DIAGRAM



## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta V$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{N}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING |
| :---: | :--- | :---: | :---: |
| $V_{C C}$ | DC supply voltage |  | -0.5 to +7.0 |
| $I_{I K}$ | DC input diode current |  | -18 |
| $V_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | -0.5 to +5.5 |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | 128 |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $V_{C C}=4.5 \mathrm{~V} ; 1_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $V_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\text {OH }}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=V_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; V_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| 1 OZH | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| Io | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{cC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{cch}}$ | Quiescent supply current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CCL}$ |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs Low; $V_{1}=G N D$ or $V_{C C}$ |  | 24 | 30 |  | 30 | mA |
| ${ }^{\text {ccz }}$ |  | $V_{c c}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | $V_{C C}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 30, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT823 <br> 9-bit D-type flip-flop; <br> with reset and enable (3-State)

## FEATURES

- High speed parallel registers with positive edge-triggered D-type flipflops
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT823 Bus interface Register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

The 'ABT823 is a 9-bit wide buffered register with Clock Enable ( $\overline{\mathrm{CE}}$ ) and Master Reset ( $\overline{\mathrm{MR}}$ ) which are ideal for parity bus interfacing in high microprogrammed systems.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flipflop's Q output.

PIN CONFIGURATION


## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & { }^{{ }^{\mathrm{P}_{\mathrm{PLH}}}} \\ & { }^{\mathrm{t}_{\mathrm{PH}}} \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | $C_{L}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.4 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $V_{1}=0 V$ or $V_{c c}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $V_{1}=0 \mathrm{~V}$ or $V_{C C}$ | 7 | pF |
| ${ }^{\text {ccez }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT823N |
| 24 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT823D}$ |

## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


## 9-bit D-type flip-flop with reset and enable; (3-State)

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :---: |
| 1 | $\overline{\mathrm{OE}}$ | Output Enable input (active Low) |
| $\begin{gathered} 2,3,4,5,6,7 \\ 8,9,10 \\ \hline \end{gathered}$ | $D_{0}-D_{8}$ | Data inputs |
| $\begin{gathered} 15,16,17,18 \\ 19,20,21,22,23 \end{gathered}$ | $Q_{0}-Q_{8}$ | Data outputs |
| 13 | CP | Clock Pulse input (active rising edge) |
| 14 | $\overline{\mathrm{CE}}$ | Clock Enable input (active Low) |
| 11 | $\overline{\mathrm{MR}}$ | Master Reset input (active Low) |
| 12 | GND | Ground (OV) |
| 24 | $V_{c c}$ | Positive supply voltage |

FUNCTION TABLE

| INPUTS |  |  |  |  | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{MR}}$ | $\overline{\text { CE }}$ | CP | $\mathrm{D}_{\mathrm{n}}$ | $\mathrm{Q}_{0}-\mathrm{Q}_{8}$ |  |
| L | L | X | X | X | L | Clear |
| L | H | L | $\uparrow$ | h | H | Load and read data |
| L | H | L | $\uparrow$ | 1 | L | Load and read dala |
| L | H | H | $\ddagger$ | X | NC | Hold |
| H | X | X | X | X | Z | High impedance |

[^8]= High voltage level one set-up time prior to the Low-to-High clock transition
$\mathrm{L}=$ Low voltage level
$=$ Low voltage level one set-up time prior to the Low-to-High clock transition
$N C=$ No change
$X=$ Don't care
$Z=$ High impedance "off" state
$=$ Low-to-High clock transition
$\mp=$ Not a Low-to-High clock transition

## LOGIC DIAGRAM



## 9-bit D-type flip-flop with reset and enable; (3-State)

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{Cc}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | $\checkmark$ |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| Iol | Low level output current |  | 64 | mA |
| $\Delta t \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {K }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functionat operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 9-bit D-type flip-flop with reset and enable; (3-State)

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{LL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $1 /$ | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; V_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{LL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OzL }}$ | 3-State output Low current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{LL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $I_{\text {ccl }}$ |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs Low; $V_{1}=G N D$ or $V_{C C}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | $V_{C C}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or $G N D$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 30, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT827

## 10-bit buffer/line driver, non-inverting (3-State)

## FEATURES

- Ideal where high speed, light bus loading and increased fan-in are required
- Fiow through pinout architecture for microprocessor oriented applications
- Outputs capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Slim 300 mil-wide plastic 24-pin package
- Pinout and function compatible with AMD 29827


## DESCRIPTION

The 74ABT827 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT827 10-bit buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. They have NOR Output Enables ( $\overline{O E}_{0}, \overline{O E}_{1}$ ) for maximum control flexibility.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDTIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay $C P$ to $Q_{n}$ | $C_{L}=50 \mathrm{pF} ; \mathrm{V}_{C C}=5 \mathrm{~V}$ | 2.9 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $V_{1}=O V$ or $V_{C C}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{Cc}}$ | 7 | pF |
| ${ }^{\text {ccez }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT827N}$ |
| 24 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT827D}$ |

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1,13 | $\overline{\mathrm{OE}}_{0} \overline{\mathrm{OE}}_{1}$ | Output Enable inputs (active Low) |
| $2,3,4,5,6,7$ <br> $8,9,10,11$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | Data inputs |
| $14,15,16,17,18$ <br> $19,20,21,22,23$ | $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ | Data outputs |
| 12 | GND | Ground (OV) |
| 24 | $\mathrm{~V}_{\text {CC }}$ | Positive supply voltage |

## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


FUNCTION TABLE

| INPUTS | OUTPUTS | OPERATING MODE |  |
| :---: | :---: | :---: | :--- |
| $\overline{O E_{n}}$ | $D_{n}$ |  |  |
| $L$ | $L$ | $L$ | Transparent |
| $L$ | $H$ | $H$ | Transparent |
| $H$ | $X$ | $Z$ | High impedance |

$H=$ High voltage level
L = Low voltage leve!
$X=$ Don't care
$Z=$ High impedance "off" state

LOGIC DIAGRAM


RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{c c}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2.0 |  | V |
| $V_{\text {iL }}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| lol | Low level output current |  | 64 | mA |
| $\Delta \mathrm{v} \Delta \mathrm{v}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

10-bit buffer/line driver, non-inverting (3-State)

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current |  | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current |  | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | $\mathrm{~V}_{\mathrm{O}}<0$ | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Off or High state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | output in Low state | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \\ 10+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{1 K}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{1 \mathrm{~L}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | v |
| 11 | Input leakage current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| lozh | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{iH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| Iozl | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{\text {ccl }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{Cc}}$ |  | 24 | 30 |  | 30 | mA |
| ${ }^{\text {c ccz }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $\mathrm{V}_{1}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{\prime}{ }_{c c}$ | Additional supply current per input pin ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3 -State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 30, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

74ABT841
10-bit bus interface latch (3-State)

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $T_{\text {amb }}=25^{\circ} C ; G N D=0 V$ | TYPICAL | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ <br> $\mathrm{t}_{\text {PHL }}$ | Propagation delay <br> $D_{n}$ to $Q_{n}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 4.0 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | pF |  |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 841 N |
| 24 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 841 D |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | $\overline{\mathrm{OE}}$ | Output Enable input (active Low) |
| $2,3,4,5,6,7$ <br> $8,9,10,11$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | Data inputs |
| $14,15,16,17,18$ <br> $19,20,21,22,23$ | $\mathrm{Q}_{0}-\mathrm{Q}_{9}$ | Data outputs |
| 13 | LE | Latch Enable input (active falling edge) |
| 12 | GND | Ground (OV) |
| 24 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

LOGIC SYMBOL


LOGIC SYMBOL(IEEE/IEC)


LOGIC DIAGRAM


FUNCTION TABLE

| INPUTS |  |  | OUTPUTS | OPERATING MODE |
| :--- | :---: | :---: | :---: | :--- |
| $\overline{O E}$ | LE | $D_{n}$ | $Q_{n}$ |  |
| $L$ | $H$ | $L$ | $L$ | Transparent |
| L | $H$ | $H$ | $H$ |  |
| $L$ | $\downarrow$ | I | L | Latched |
| L | $\downarrow$ | h | $H$ |  |
| $H$ | $X$ | $X$ | Z | High impedance |
| $L$ | $L$ | $X$ | NC | Hold |

$H=$ High voltage level
L= Low voltage level
$\mathrm{h}=$ High state one setup time before the High-to-Low LE transition
I = Low state one setup time before the High-to-Low LE transition
$\downarrow=$ High-to-Low transition
X=Don't care
NC=No change
Z =High impedance "off" state

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| 1 OL | Low level output current |  | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\text {CC }}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $V_{C C}=4.5 \mathrm{~V} ; \mathrm{t}_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; 1_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; V_{1}=G N D$ or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OzL}}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| ICCH | Quiescent supply current | $V_{C C}=5.5 \mathrm{~V}$; Outputs High; $V_{1}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCL}}$ |  | $V_{C C}=5.5 \mathrm{~V}$; Outputs Low; $V_{1}=G N D$ or $V_{C C}$ |  | 24 | 30 |  | 30 | mA |
| I ccz |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{\prime} \mathrm{cc}$ | Additional supply current per input pin ${ }^{2}$ | $V_{C C}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or $G N D$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 30, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

74ABT843
9-bit bus interface latch with set and reset (3-State)

## QUICK REFERENCE DATA

| SYMBOL | PARAMETE | CONDITONS <br> $T_{A}=25^{\circ} C ; G N D=0 V$ | TYPICAL | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation delay <br> $\mathrm{D}_{\mathrm{n}}$ to $\mathrm{Q}_{\mathrm{n}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 4.0 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | p |  |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT843N}$ |
| 24 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 443 D |

## DESCRIPTION

The 'ABT843 consists of nine D-type latches with 3 -state outputs. In addition to the LE and $\overline{\mathrm{OE}}$ pins, the 'ABT843 has a Master Reset ( $\overline{\mathrm{MR}}$ ) pin and Preset (PRE) pin. These pins are ideal for parity bus interfacing in high performance systems. When $\overline{M R}$ is Low, the outputs areLow if $\overline{\mathrm{OE}}$ is Low. When $\overline{\mathrm{MR}}$ is High, data can be entered ento the latch. When PRE os Low, the outputs are High, if $\overline{\mathrm{OE}}$ is Low. $\overline{\mathrm{PRE}}$ overrides $\overline{M R}$.

The 'ABT843 is functionally, and pin compatible to the AMD AM29843.

## PIN CONFIGURATION



## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


## 9-bit bus interface latch with set and reset (3-State)

## LOGIC DIAGRAM



## FUNCTION TABLE

| INPUTS |  |  |  |  | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\overline{\text { PRE }}$ | $\overline{\mathrm{MR}}$ | LE | $\mathrm{D}_{\mathrm{n}}$ | $Q_{n}$ |  |
| L | L | X | X | X | H | Preset |
| L | H | L | X | X | L | Clear |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Transparent |
| $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \downarrow \\ & \downarrow \end{aligned}$ | $\begin{aligned} & \mathrm{l} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | Latched |
| H | X | X | X | X | Z | High impedance |
| L | H | H | L | X | NC | Hold |

$\mathrm{H}=$ High voltage level
$\mathrm{L}=$ Low voltage level
$h=$ High state one setup time before the High-to-Low LE transition
$1=$ Low state one setup time before the High-to-Low LE transition
$\downarrow=$ High-to-Low transition
X=Don't care
$\mathrm{NC}=$ No change
$Z=$ High impedance "off " state

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | $\overline{\mathrm{OE}}$ | Output Enable input (active Low) |
| $2,3,4,5,6$ <br> $7,8,9,10$ | $\mathrm{D}_{0}-\mathrm{D}_{8}$ | Data inputs |
| $15,16,17,18,19$ <br> $20,21,22,23$ | $\mathrm{Q}_{0}-\mathrm{Q}_{8}$ | Data outputs |
| 11 | $\overline{\mathrm{MR}}$ | Master Reset input (active Low) |
| 13 | $\overline{\mathrm{E}}$ | Latch Enable input (active falling edge) |
| 14 | $\overline{\mathrm{PRE}}$ | Preset input (active Low) |
| 12 | GND | Ground (OV) |
| 24 | $\mathrm{~V}_{\propto}$ | Positive supply voltage |

9-bit bus interface latch with set and reset (3-State)

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{\text {CC }}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $V_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta \Delta \Delta V$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}^{1} \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $V_{C C}=4.5 \mathrm{~V} ; I_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {HH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $I_{1}$ | input leakage current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | 3-State output High current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| IozL | 3-State output Low current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{\text {1 }}$ | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{COH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 1 CCL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 24 | 30 |  | 30 | mA |
| $I_{\text {ccz }}$ |  | $\begin{aligned} & V_{\mathrm{CC}}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{\mathrm{CC}} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or $G N D$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | November 30, 1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT845

## 8-bit bus interface latch with set and reset (3-State)

## FEATURES

- High speed parallel latches
- Extra data width for wide address/ data paths or busses carrying parity
- Ideal where high speed, light loading, or increased fan-in are required as with MOS microprocessors
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Slim Dip 300 mil package
- Broadside pinout
- Pin-for-pin and function compatible with AMD AM29845


## DESCRIPTION

The 'ABT845 consists of eight D-type latches with 3 -state outputs. In addition to the LE, $\overline{\mathrm{OE}}, \overline{\mathrm{MR}}$ and $\overline{\mathrm{PRE}}$ pins, the 'ABT845 has two additional OE pins making a total of three Output Enables $\left(\overline{O E}_{0}, \overline{O E}_{1}, \overline{O E}_{2}\right)$ pins. The multiple Output Enables ( $\left.\overrightarrow{\mathrm{OE}}_{0}, \overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}\right)$ allow multiuser control of the interface, e.g., $\overline{\mathrm{CS}}, \mathrm{DMA}$, and RD/ $\overline{\mathrm{WR}}$.

The 'ABT845 is functionally, and pin compatible to the AMD AM29845.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation delay $D_{n} \text { to } Q_{n}$ | $C_{L}=50 p F ; V_{C C}=5 \mathrm{~V}$ | 4.0 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $V_{1}=O V$ or $V_{c c}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $V_{1}=O V$ or $V_{C C}$ | 7 | pF |
| ${ }^{\text {c Ccz }}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT845N}$ |
| 24 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 845 D |

## PIN CONFIGURATION



## LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)


8-bit bus interface latch with set and reset (3-State)

## LOGIC DIAGRAM for 'F841



GND $=$ Pin 12

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| $1,2,23$ | $\overline{\mathrm{OE}}_{\mathrm{n}}$ | Output Enable input (active Low) |
| $3,4,5,6$ <br> $7,8,9,10$ | $\mathrm{D}_{0}-\mathrm{D}_{8}$ | Data inputs |
| $15,16,17,18$ <br> $19,20,21,22$ | $\mathrm{Q}_{0}-\mathrm{Q}_{8}$ | Data outputs |
| 11 | $\overline{\mathrm{MR}}$ | Master Reset input (active Low) |
| 13 | $\overline{\mathrm{E}}$ | Latch Enable input (active falling edge) |
| 14 | $\overline{\mathrm{PRE}}$ | Preset input (active Low) |
| 12 | GND | Ground (OV) |
| 24 | $\mathrm{~V}_{\propto}$ | Positive supply voltage |

FUNCTION TABLE for 'F845 and 'F846

| INPUTS |  |  |  |  | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{n}}$ | $\overline{\text { PRE }}$ | $\overline{\mathrm{MR}}$ | LE | $D_{n}$ | $Q_{n}$ |  |
| L | L | X | X | X | H | Preset |
| L | H | L | X | X | L | Clear |
| $\bar{L}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | Transparent |
| $L$ | H $\mathrm{H}$ | H $\mathrm{H}$ | $\downarrow$ | 1 $h$ | L H | Latched |
| H | X | X | X | X | Z | High impedance |
| L | H | H | L | X | NC | Hold |

[^9]L= Low voltage level
$h=$ High state one setup time before the High-to-Low LE transition
I =Low state one setup time before the High-to-Low LE transition
$\downarrow=$ High-to-Low transition
X=Don't care
$\mathrm{NC}=$ No change
$Z=$ High impedance "off" state

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $V_{C C}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta t \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\text {CC }}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\text {IK }}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; I_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{0}$ | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{cc}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cCL}}$ |  | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{cc}}$ |  | 24 | 30 |  | 30 | mA |
| $I_{\text {ccz }}$ |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & \mathrm{V}_{\mathrm{l}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{cc}}$ | Additional supply current per input pin ${ }^{2}$ | $V_{C C}=5.5 \mathrm{~V}$; One input at 3.4 V , other inputs at $V_{C C}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | December 8,1989 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

## 74ABT863

## 9-bit bus transceiver (3-State)

## FEATURES

- Provide high performance bus interface buffering for wide data/address paths or busses carrying parity
- Buffered control inputs for light loading, or increased fan-in as required with MOS microprocessors
- Slim Dip 300 mil package
- Broadside pinout compatible with AMD AM 29863
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Latch-up protection exceeds 500 mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model


## DESCRIPTION

The 74ABT863 Bus Transceiver provides high performance bus interface buffering for wide data/address paths of busses carrying parity. The 'ABT863 9bit Bus Transceiver has NOR-ed transmit and receive output enables for maximum control flexibility.

PIN CONFIGURATION


## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay $A_{n} \text { to } B_{n} \text {, or } B_{n} \text { to } A_{n}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 4.0 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $V_{1}=0 \mathrm{~V}$ or $V_{\text {cc }}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $V_{1}=O V$ or $V_{C C}$ | 7 | pF |
| ICCZ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT863N}$ |
| 24 -pin plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT863D}$ |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 14,13 | $\overline{\mathrm{OEAB}}_{0}, \overline{\mathrm{OEAB}}_{1}$ | Direction control input |
| $2,3,4,5$ <br> $6,7,8,9,10$ | $\mathrm{~A}_{0}-\mathrm{A}_{7}$ | Data inputs/outputs ( A side) |
| $15,16,17,18$ <br> $19,20,21,22,23$ | $\mathrm{~B}_{0}-\mathrm{B}_{7}$ | Data inputs/outputs ( $B$ side) |
| 1,11 | $\overline{\mathrm{OEBA}}_{0}, \overline{\mathrm{OEBA}}_{1}$ | Ouput enable |
| 12 | $\mathrm{GND}^{2}$ | Ground (OV) |
| 24 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

LOGIC SYMBOL


LOGIC SYMBOL(IEEE/IEC)


## 9-bit bus transceiver (3-State)

## LOGIC DIAGRAM



FUNCTION TABLE


[^10]
## 9-bit bus transceiver (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{\text {CC }}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{I}$ | Input voltage | 0 | $V_{C C}$ | V |
| $V_{\text {IH }}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\text {IL }}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $T_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\text {CC }}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {K }}$ | DC input diode current | $V_{1}<0$ | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V} ; \mathrm{I}_{1 \mathrm{~K}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; 1_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $1_{1 H}+I_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}+\mathrm{I}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{0}=0.5 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | -5.0 | - 50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $V_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 1 ccL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\text {cc }}$ |  | 24 | 30 |  | 30 | mA |
| $I_{\text {ccz }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{l}=G N D$ or $V_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta^{\text {cc }}$ | Additional supply current per input pir، ${ }^{2}$ | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4V, other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

Philips Components-Signetics

| Document No. |  |
| :--- | :--- |
| ECN No. |  |
| Date of Issue | July 1990 |
| Status | Objective Specification |
| Advanced BiCMOS Products |  |

74ABT2952

## Octal registered transceiver (3-State)

## FEATURES

- 8-bit Registered Transceivers
- Two 8-bit , back-to-back registers store data moving in both directions between two bidirectional busses
- Separate Clock, Clock Enable and 3state Enable provided for each register
- AM2952 functional equivalent
- Outputs sink 64 mA and source 15 mA
- 300 mil wide 24 -pin Slim DIP package


## DESCRIPTION

The 74ABT2952 is an 8-bit Registered Transceiver. Two 8-bit back to back registers store data flowing in both directions between two bi-directional busses. Data applied to the inputs is entered and stored on the rising edge of the Clock (CPXX) provided that the Clock Enable ( $\overline{\mathrm{CEXX}}$ ) is Low. The data is then present at the 3 -state output buffers, but is only accessible when the Output Enable ( $\overline{\mathrm{OEXX}}$ ) is Low. Data flow from $A$ inputs to $B$ outputs is the same as for $B$ inputs to $A$ outputs.

PIN CONFIGURATION DIP


## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $T_{\text {amb }}=25^{\circ} C ; G N D=0 V$ | TYPICAL | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation delay <br> CPAB or CPBA to $A_{n}$ or $B_{n}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 5.0 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs Disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24 -pin plastic DIP $(300 \mathrm{mil})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT2952N |
| 24 -pin plastic SOL $(300 \mathrm{mil})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT2952D}$ |

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :---: |
| 10, 14 | CPAB / CPBA | Clock input $A$ to $B$ / Clock input $B$ to $A$ |
| 11, 13 | $\overline{C E A B} / \overline{C E B A}$ | Clock enable input $A$ to $B$ / Clock enable $B$ to $A$ |
| $\begin{aligned} & 16,17,18,19 \\ & 20,21,22,23 \end{aligned}$ | $A_{0}-A_{7}$ | Data inputs/outputs (A side) |
| $\begin{aligned} & 1,2,3,4 \\ & 5,6,7,8 \end{aligned}$ | $B_{0}-B_{7}$ | Data inputs/outputs (B side) |
| 9, 15 | $\overline{O E A B} / \overline{O E B A}$ | Ouput enable input |
| 12 | GND | Ground ( OV ) |
| 24 | $\mathrm{V}_{\mathrm{cc}}$ | Positive supply voltage |

LOGIC SYMBOL


LOGIC SYMBOL(IEEE/IEC)


LOGIC DIAGRAM


| INPUTS |  |  | $\begin{gathered} \text { INTERNAL } \\ \mathrm{Q} \\ \hline \end{gathered}$ | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: |
| $A_{n}$ or $B_{n}$ | CPXX | $\overline{\text { CEXX }}$ |  |  |
| X | X | H | NC | Hold data |
| L | $\uparrow$ | L | L | Load data |
| H | $\uparrow$ | L | H |  |

$H=$ High voltage level
$L=$ Low voltage level
$\uparrow=$ Low-to-High transition
$\mathrm{X}=$ Don't care
$X X=A B$ or $B A$
$N C=$ No change

FUNCTION TABLE for Output Enable

| INPUTS | INTERNAL$Q$ | $A_{n}$ or $B_{n}$ OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: |
| $\overline{\text { OEXX }}$ |  |  |  |
| H | X | Z | Disable outputs |
| L | L | L | Enable outputs |
| L | H | H |  |

$\mathrm{H}=$ High voltage level
$L=$ Low voltage level
$\mathrm{X}=$ Don't care
$X X=A B$ or $B A$
$\mathrm{Z}=$ High impedance "off" state

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{C C}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current |  | -18 | mA |
| $\mathrm{~V}_{1}$ | DC input voltage ${ }^{2}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | DC output voltage ${ }^{2}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{0}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current |  | 64 | mA |
| $\Delta V \Delta V$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $V_{C C}=4.5 \mathrm{~V} ; 1_{1 K}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; 1_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 |  |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  |  | 3.0 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $I_{1}$ | Input leakage current | $V_{C C}=5.5 \mathrm{~V}: \mathrm{V}_{1}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}+\mathrm{I}_{\text {OZH }}$ | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{IIL}+\mathrm{I}_{\text {OZL }}$ | 3-State output Low current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| 10 | Short-circuit output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{cch}}$ | Quiescent supply current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; Outputs High; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{C C}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $I_{\text {ccl }}$ |  | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; Outputs Low; $\mathrm{V}_{1}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{cc}}$ |  | 24 | 30 |  | 30 | mA |
| $I_{\text {ccz }}$ |  | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} ; \text { Outputs 3-State; } \\ & V_{1}=G N D \text { or } V_{C C} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta l^{\prime}$ | Additional supply current per input pin² | Outputs enabled, one input at 3.4 V , other inputs at $V_{C C}$ or GND; $V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  | Outputs 3-State, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $V_{C C}$ or $G N D ; V_{C C}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .

# Section 5 Application Notes 

INDEX<br>AN602 Printed circuit board test fixtures for high-speed logic<br>185

Philips Components-Signetics

| ApNote No. | AN602 |
| :--- | :--- |
| Author |  |
| Date of Issue | September 1990 |
| Status |  |
| Advanced BiCMOS Products |  |

## AN602

Printed circuit board test fixtures for high-speed logic

## INTRODUCTION

The Signetics Standard Products Group (SPG) operates a Characterization Laboratory in Orem, Utah. This Lab maintains the capability of testing the 11 logic product families the Division supports. These include: AuTTL74XXX, Schottky-74SXXX, Low-Power Schottky-74LSXXX, FAST-74FXXX, ALS-74ALSXXX, High-Speed CMOS74HCXXX, High-Speed CMOS/TTL74HCTXXX, Advanced CMOS/TTL (ACL)-74ACT11XXX, Advanced CMOS (ACL)-74AC11XXX, Advanced BiCMOS (ABT)-74ABTXXX, and both 10 K and 100K ECL.

In the past Signetics SPG Characterization has designed and built a series of bench test AC fixtures that provide the ability to have one fixture that addresses many product types across families. It allowed the use of a smaller fixture inventory to perform well over the majority of the devices. With the advent of the 74ACL11xxx and 74ABTXXX series the existing fixtures were no longer adequate. The largest problem with the older fixtures is the method of bypassing switching noise from $V_{c c}$ to GND. They use bus bars running down the top and bottom sides of the PC board from the end of the device to the point of connection to the DUT $V_{c c} / G N D$ pins. Connection was then made using a copper braid to the DUT pin. While adequate for earlier logic families there is too much inductance in the power supply path to allow switching the faster transitions and higher currents of the ACL and ABT families without causing severe aberrations in output waveforms. These families of devices are also the first "TTL" types to specify operation over the entire $\mathrm{V}_{\mathrm{cc}}$ /GND extremes in a simultaneous switching condition.

## THEORY OF OPERATION

There are several key points in testing the ABT and ACL families. They are:

- Low inductance/high frequency power supply by-passing.


Figure 1- DUT GND/V $c c$ Connections

- Large ground and $V_{c c}$ planes (covering virtually the entire board area).
- $50 \Omega$ signal lines for uniform impedance, high bandwidth and easy interface to test gear.
- Output AC load capacitance close to the DUT.
- Measurement point close to the DUT.


## POWER SUPPLY AND GROUND

The largest difference between these fixtures and the earlier series is the inclusion of dedicated GND and other power supply planes internal to the PC board. The GND layers are used for impedance control of the signal traces and internal to the GND planes are $\mathrm{V}_{\mathrm{cc}}$ and other power supply planes. In order to provide the lowest possible impedance in the power and GND connections the planes are connected directly to the DUT power/GND pad vias (See Figure \#1). This feature reduces the $V_{c c} / G N D$ path inductances to a minimum and provides the highest possible frequency response under simultaneous switching conditions. This series of boards has a ring frequency of approximately 500 MHz between the power supply pins. This ensures that the output waveforms seen on the test equipment are due to the device and
package, not the fixture. The trade-off for these features is that the boards must be purchased for a particular $\mathrm{V}_{\mathrm{cc}}$ ' GND pin combination. Signetics has designated an extension to the DUT board PC board numbers to allow calling out the separate internal layers needed for the various GND/power supply combinations. See Appendix I for the GND $N_{c c}$ combinations.

## DEVICE SOCKETS

These boards do not use a DUT socket. All surface mount packages in this series of PC boards use a conductive polymer from Shin-Etsu for signal transmission (See Figure \#3). This polymer type MAF, only conducts in the vertical direction and provides a low impedance path to connect between the DUT leads and the PC board pad. DIP pattern boards use Augat sockets soldered flush with the PC board surface. This effectively eliminates any inductance due to a socket. The trade-off is decreased insertions on the surface mount boards. In order to align an SMT device to the required DUT pads alignment blocks and alignment guides are required (See Appendix I for dimensions). They are machined from a phenolic material for over temperature operation and electrical isolation. The block is designed to align the DUT to

Printed circuit board test fixtures for high-speed logic


Figure 2a - SO/SOL Board Layout

Printed circuit board test fixtures for


Figure 2b-.3" DIP Board Layout

## Printed circuit board test fixtures for high-speed logic

the pads, allow circulation for a temperature stream and on gull-wing devices, to provide mechanical pressure to the leads to ensure contact with the conductive polymer. The top hole in the block also doubles as the vacuum wand access to change devices. The boards are also designed to use the alignment
guides to provide a mechanical clamp and hold the polymer in place and allow easy replacement. See Figure \#4.

## SIGNAL LINES

All signal lines have a $50 \Omega$ impedance, determined by the microstrip layout method. The $50 \Omega$ value was selected
to allow easy termination for input signal generators and a 10:1 divider for outputs. The inputs are also terminated into a 10:1 divider, $50 \Omega$ terminator. This allows the boards to be built with very small stubs for signal integrity and all oscilloscope channels can be set up to the same vertical amplification.


Figure 3-Shin-Etsu Polymer


Figure \#4. Illustrated Parts Breakout of SO Device Assembly

## Printed circuit board test fixtures for high-speed logic

On the top of the PC board is a trace running straight from the SMB connector to the DUT pad. The only connection to this line is a jumper allowing connection of a pull-up resistor for TTL 3-S or open-collector outputs. On the bottom of the PC board the trace has a
break in it to allow mounting a $453 \Omega$ resistor (R1) for the 10:1 divider network. Since the worst case load in simultaneous switching conditions is to mount a lumped capacitance directly on the DUT pin, a direct connection to the internal GND plane is in the center of
the DUT pads to allow soldering on load capacitors. For input pins it is also used for mounting termination resistors directly beneath the device. Therefor the PC boards must be assembled for a particular I/O pin combination.


Figure 5a - Signetics SSE PC Board Input Schematics


## Printed circuit board test fixtures for high-speed logic

If a DUT pin is an input the board is configured in a loop through mode. The outer circle of SMB connectors is connected to the signal source. On the bottom side of the PC board a $56.2 \Omega$ (R2) resistor is soldered between the DUT pad and the GND. Across the break in the bottom trace a $453 \Omega$ resistor is soldered. In combination with a $50 \Omega$ o-scope termination or a $50 \Omega$ SMB terminator the $450+50 \Omega$ in parallel with the $56.2 \Omega$ provides the proper $50 \Omega$ termination for signals and a monitoring capability (See Figure 5a).

For an output pin the outer ring of SMB's is not used. The same $453 \Omega /$ $50 \Omega$ pair is used as a 10:1 divider into the o-scope and still provide the specified $500 \Omega$ pull-down resistor. A chip capacitor of sufficient capacitance to bring the total to 50 pF is soldered between the bottom DUT pad and the GND (See Figure 5b). For 3-S or open collector devices the $500 \Omega$ pull-up resistor (R3) on the top trace is jumpered in with a. 1 " jumper (\#1). The outside of the pull-up resistor also has a .1 " jumper (\#2) to allow connection to the internal $\mathrm{V}_{\mathrm{T}}$ bus or some other termination voltage as needed for any particular test (See Figure 5c).

The bottom trace SMB connector is always connected either to an SMB $50 \Omega$ terminator or the $50 \Omega$ terminated input of the scope to complete the load. See Figure 6 for a $50 \Omega$ terminator example.

## INPUT STIMULUS AND MEASUREMENT

As stated previously, the measurements are made with $50 \Omega$ sampling systems. The connections to these systems are made via SMB connectors. This was chosen since it is a standard connector, available from several sources, uses push-on operation, is small for easy configuration and is capable of high bandwidth operation. Figure 8 shows where the connections are made and also where the pulse generators connect to the input, also an SMB connector. Since the $450 \Omega$ resistor, R1, is soldered directly to the pin of the device, see Figure 6, the actual probe tip is at that point. This has the advantage of eliminating any distance from the de-


Figure 6 - Resistive Load Used on Non-monitored SMB Connectors
vice to the probe tip, thus guaranteeing accurate results.

## INSERTING DEVICES

To hold surface mount devices in place the alignment block is clipped down to the PC board with brass clips mounted to the alignment guides. This provided the simplest solution to several conflicting demands. The device had to have good contact with the Shin-Etsu polymer to function. There needed to be some method of allowing a temperature stream flow around the device, and the devices needed to be changed. For SO devices the edges of the package cutout provide enough pressure to the top of the DUT leads to make good contact with the polymer, for PLCC the top of the cutout provides the same function. The hole through the middle of the alignment block allows a vacuum wand to be inserted and hold the device and block together until they are clipped to the PC board. Several models of wands are available from H -Square Company for handling devices, including one with a built in static dissipation resistor and lead for ESD protection. They also have designed a custom tip to mate with the top hole of the alignment blocks and prevent the block from
bouncing up the wand tube prior to clipping it to the PC board. Cutouts around the device allow exit for the temperature stream.

## VERSATILITY AND COST

At some point, there is a choice between the most technically attractive options and the cost of such options. This fixture has been designed to optimize its technical effectiveness. This was dictated by the test requirements of the ACL and ABT families, specifically the simultaneous switch specifications. It is also suitable for testing FAST, ALS and ECL product devices if the existing series of boards do not provide the needed environment to get accurate, repeatable results.

For the user the only connections being made to the fixture are:

- $V_{C C}$ (banana jack) This is the positive DUT voltage supply.
- GND (banana jack) This is the common ground of all input supplies.
- $V_{T}$ supply (banana jack) This is the 3 -state/O.C. pull-up voltage and is jumpered to each pin as needed.


## Printed circuit board test fixtures for high-speed logic

- $V_{G N D}$ supply (banana jack) This is the DUT GND layer used for ECL which requires $a+2 V$ offset for proper termination on the output pins when using oscilloscope input termination.
- $V_{E E}$ supply (banana jack) This is the negative DUT power supply layer used for ECL devices
- Input Stimulus (outside SMB connectors) This is found on every input/ output pin. More than one pin may be used in this manner.
- Output Measurement or Scope Connection (inside SMB connectors). More than one pin may be used in this manner. Remember, if this pin is not connected to a scope, a $50 \Omega$ resistor must be connected here to
ground to complete the $500 \Omega$ resistive load or input termination network. Signetics has constructed their own $50 \Omega$ load by soldering a high quality (high frequency) $50 \Omega$ resistor inside a female SMB cable connector. See Figure 6.

With these seven connection types, the fixture is capable of testing the product lines mentioned.

Included in Appendix I are the internal GND $/ V_{C C}$ connections of the existing defined layers.

In Appendix II are the dimensions of the alignment blocks and guides for the SMT packages.

In Appendix III is the parts list for these fixtures and the supplies used by Signetics.

This in no way constitutes Signetics endorsements of these suppliers and the customer may select their own supplier if they so desire. This fixture is offered to the public to duplicate and use within their own environments. Signetics will not provide any materials but will allow the manufacturers of the board and materials to build and/or supply for any requesting party. Pricing and availability are left to the vendors and Signetics has no control over those issues. The intent is to provide something for users of ACL and ABT, and other advanced logic family devices, that has been proven and tested in use, namely the characterization of these products prior to the introduction to the market place.

## Printed circuit board test fixtures for high-speed logic



VCC 漛 GND
(On each package outline the outer numbers refer to the PCB footprint and the inner numbers refer to the DUT pins.)

For .3" DIP boards, substitute SD8807.27:nnn for SD8803.29:nnn


## Printed circuit board test fixtures for high-speed logic

## VCC 莥 GND <br> 




NOTE: The PC board/package configurations shown above require the use of the SO alignment blocks with offset package cutouts.

Defined layers and their connections for SO (SD8803.29:nnn) and .3" DIP (SD8807.27:nnn) boards are:

| GROUND LAYER (2.x) | $V_{c C}$ |  | LAYER (3.y) |
| ---: | ---: | ---: | ---: |
| $2.1=$ | 7 | $3.1=$ | 22 |
| $2.2=$ | 10 | $3.2=$ | 21,22 |
| $2.3=$ | $6,7,8,9$ | $3.3=$ | 28 |
| $2.4=$ | 21,22 | $3.4=$ | 21 |
| $2.5=$ | 21 | $3.5=$ | 8 |
| $2.6=$ | 8 | $3.6=$ | 7 |
| $2.7=$ | 12 | $3.7=$ | 1 |
| $2.8=$ | 14 |  |  |
| $2.9=$ | $4,8,11,18,22,25$ |  |  |
| $2.4=$ |  |  |  |

## Printed circuit board test fixtures for high-speed logic



VCC
GND



## Printed circuit board test fixtures for high-speed logic

APPENDIX II - SMT Alignment Blocks and Guides


| DIMENSIONS FOR VARIOUS SIGNETICS PRODUCED PACKAGES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PACKAG |  | A | B | C | OFFSET FROM |
| JEDEC | 14 PIN .150" | . $346+-.001$ | . 205 | . $055+-.001$ | . 025 |
| JEDEC | 14 PIN .150" | . $346+-.001$ | . 205 | . $055+-.001$ | . 175 |
| EIAJ II | 14 PIN .210" | . $405+-.001$ | . 265 | . $075+-.001$ | . 025 |
| EIAJ II | 14 PIN .210" | . $405+-.001$ | . 265 | . $075+-.001$ | . 175 |
| JEDEC | 16 PIN .150" | $.400+-.001$ | . 200 | . $050+-.001$ | . 000 |
| JEDEC | 16 PIN.150" | $.400+-.001$ | . 200 | . $050+-.001$ | . 150 |
| EIAJ II | 16 PIN .210" | $.405+. .001$ | . 265 | . $070+$-. 001 | . 000 |
| EIAJ II | 16 PIN .210" | $.405+. .001$ | . 265 | . $070+-.001$ | . 150 |
| JEDEC | 16 PIN .300" | . $406+-.001$ | . 360 | .090+-. 003 | . 000 |
| JEDEC | 16 PIN .300" | $.406+-.001$ | . 360 | . $090+-.003$ | . 150 |
| EIAJ II | 20 PIN .210" | . $505+-.001$ | . 265 | . $075+-.001$ | . 000 |
| EIAJ II | 20 PIN .210" | . $505+-.001$ | . 265 | . $075+$-. 001 | . 100 |
| JEDEC | 20 PIN .300" | $.510+-.001$ | . 365 | . $095+$-. 003 | . 000 |
| JEDEC | 20 PIN .300" | $.510+-.001$ | . 365 | .095+-.003 | . 100 |
| JEDEC | 24 PIN .300" | . $605+-.001$ | . 365 | .095+-. 003 | . 000 |
| JEDEC | 24 PIN .300" | . $605+-.001$ | . 365 | . $095+-.003$ | . 050 |
| JEDEC | 28 PIN .300" | . $710+-.001$ | . 365 | . $090+$-. 003 | . 000 |

## Printed circuit board test fixtures for high-speed logic



## Printed circuit board test fixtures for high-speed logic



PLCC/LCC Alignment Guide


Hole .116 +-. $003^{\prime \prime}$ diameter. .020" Brass shim stock Edges deburred Corners radiused .050"

All other dimensions +- .025"
Alignment Block Retainer Clip

## Printed circuit board test fixtures for high-speed logic

## APPENDIX III - Component and Vendor List and Construction Hints

The following prices have been quoted for a 10 piece build of a 28 pin test fixture and are not binding in any way.

1. Printed circuit board, requirement: 1 per part configuration.

| BOARD | PART \# |
| :--- | :--- |
| SO and SOL | SD8803.29:nnn |
| DIP | SD8807.27:nnn |
| PLCC (20/28 pin) | SD8901.20:nnn |
| PLCC (20/28 pin) | SD8901.20:nnn |
|  |  |
| Supplier: | Prototype and Production Circuits |
|  | 8040 S. 1444 W. |
|  | West Jordan, UT 84084 |
|  | (801) 566-5431 |

COST
\$160.00
$\$ 160.00$
$\$ 160.00$ ( 6 layer)
$\$ 182.65$ (8 layer)

8040 S. 1444 W.
West Jordan, UT 84084
(801) 566-5431
2. Conductive Polymer Shin-Etsu\# to Available in sheets of 0.2 to 0.8 mm in thickness in 0.1 mm steps and $50 \mathrm{~mm} \times 100$ mm .

| $(0.2 \mathrm{~mm})$ | MAF2t $\times 50 \times 100$ | $\$ 70.00 @$ |  |
| :--- | :--- | :--- | :--- |
| $(0.4 \mathrm{~mm})$ | MAF4t $\times 50 \times 100$ | $\$ 7.00 @$ | (recommended) |
| $(0.6 \mathrm{~mm})$ | MAF6t $\times 50 \times 100$ | $\$ 81.00 @$ |  |
|  |  |  |  |
| Supplier: | Shin-Etsu Polymer, |  |  |
|  | SP America Inc. |  |  |
|  | 34135 7th Street |  |  |
|  | Union City, CA 94587 |  |  |
|  | (415) 475-9000 |  |  |

3. Ceramic multilayer chip capacitors from Johanson Dialectrics.

| 27 pF | 101R09N270JP (5\%) | $\$ 0.45 @$ in 1000's |
| :--- | :--- | :--- |
| 33 pF | 101R09N330JP (5\%) | $\$ 0.45 @$ in 1000's |
|  |  |  |
| Supplier: |  |  |
|  |  |  |
|  | Johanson Dialectrics |  |
|  | Burbank, CA 91505 |  |
|  | $(213) 848-4465$ |  |

4. Tantalum dipped capacitors from Sprague.
4.7 uF, 35 V 196D475X9035JA1 \$0.63@ 50's

Supplier: Newark Electronics
5. Ceramic chip resistors from Dale Electronics, Inc or Bourns, Inc.

| 453 Ohm (Dale) | CRCW0805-4530F (1\%) | \$137.00/Reel (1000 or 5000) |
| :---: | :---: | :---: |
| 56.2 Ohm | CRCW0805-56R2F (1\%) | (These are also available in a |
| 500 Ohm | CRCW0805-4990F (1\%) | CRCW1206 size.) |
| 453 Ohm (Bourns) | CR0805-4530FVBA (1\%) | \$100.00/Reel (5000) |
| 56.2 Ohm | CR0805-56R2JVBA (5\%) | (These are also available in a |
| 500 Ohm | CR0805-4990FVBA (1\%) | CR1206 size.) |
| Suppliers: | Dale Electronics, Inc. | Bourns, Inc |
|  | 2300 Riverside Blvd. | 1200 Columbia Avenue |
|  | Norfolk, NE 68701 | Riverside, CA 92507 |
|  | (402) 371-0080 | (714)781-5500 |

## Printed circuit board test fixtures for high-speed logic

6. SMB connectors from Applied Engineering Products.

SMB Straight Male Jack Receptacle 2009-1511-000
SMB Straight Female Cable Plug for RG-174 coax 2002-1551-003
SMB Tee Adaptor (Jack-Plug-Jack) 5215-1501-000
SMB Tee Adaptor (Plug-Plug-Jack) 5235-1501-000

Supplier: Spirit Electronics, Inc 7819 East Greenway, Suite 9 Scottsdale, AZ 85206 (602) 998-1533
7. Sockets-pins and jumpers from Augat.

Socket Terminal Pin LSG-1AG14-1
Jumpers (.1") 8156-651P2
Supplier: Augat, Inc 33 Perry Ave P.O. Box 779 Attleboro, MA 02703 (617)-222-2202
8. Vacuum wand and tips from H -Square Co.

Vacuum wand NOS
Vacuum wand w/conductive connection for ESD protection NOSCA
Tip-modified (to fit Signetics alignment blocks) T502VG(SPECIAL)

H-Square Co. 1289-H Reamwood Ave Sunnyvale, CA 94089 (408)734-2543
9. Mounting screws.

Phillips pan head machine screws

$$
\begin{aligned}
& 4-40 \times 3 / 8 \\
& 4-40 \times 3 / 4 \\
& 6-32 \times 3 / 8
\end{aligned}
$$

Supplier: $\quad$ Bonneville Industry Supply Co. 45 So. 1500 W. Orem, Utah 84058 (801) 225-7770
10. Banana Plug Jack.
H.H. Smith Type

White 1509-101
Order \#
28F1178
Red 1509-102 35F870
Black 1509-103 35F869
Green 1509-104 28F1179
Blue 1509-105 28F1180
Yellow 1509-107 28F1182
\$2.19 @ in 100-250's
$\$ 3.59$ @ in 100-250's
\$12.51 @ in 50-99's
\$17.26 @ in 1-24's
\$0.20@ in 1000's
$\$ 0.05$ @ in 1000's
\$28.14 @
\$66.00 @
\$186.00/6 ea
$\$ 0.02 @ 100 ' s$
$\$ 0.02 @ 100 ' s$
$\$ 0.03 @ 100 ' s$

3/board-color your choice 3/board-color your choice 3/board-color your choice 3/board-color your choice 3/board-color your choice 3/board-color your choice \$. 35 @ 3 's

Supplier: Newark Electronics.

## Printed circuit board test fixtures for high-speed logic

## Construction Hints:

A suggested order of assembly is as foliows:

1. Install SMB Connectors. Elevate base from board $.05^{\prime \prime}$ (this can be done with a shim or the posts can be soldered flush with the bottom side of the PC board).
2. Install Augat pin-sockets (3-S or DIP boards only, use a device inserted into the sockets on the DIP boards to hold them steady or tape over the open end of the socket with masking tape and remove after soldering).
3. Install 453 Ohm load/termination resistors (for surface mount components apply a drop of solder to one pad then reflow and mount the component, then solder the other side to its pad).
4. Install the 56.2 Ohm load/termination resistors and load caps (solder the ends on the individual lines and then the common GND connections).
5. Install banana jacks.
6. Connect $\mathrm{V}_{\mathrm{CC}}$, GND , and $\mathrm{V}_{\mathrm{T}}$ supplies from banana jacks to board.
7. Attach alignment blocks and guides with 4-40 Phillips pan head machine screws (SMT boards only).
8. Remove all remaining flux. Keep "flux-off" or other solvent from banana jacks.

Philips Components-Signetics

## Section 6

Package Outlines

ABT Products

## 14-PIN PLASTIC DUAL-IN-LINE



## 20-PIN PLASTIC DUAL-IN-LINE



## Package Outlines

## 24-PIN PLASTIC DUAL-IN-LINE (300mil-wide)



## Package Outlines

14-PIN PLASTIC SMALL OUTLINE (SO)


NOTES

1. PACKAGE OLMENEIONS CONFORM.TO FOR STANDARD SMAL OOHT1NE

2. CONTROLLING INIMENSIONS ARE MM
3. DIMENSIONING AND TOLERANCING


4. PIN NUMBERS STARTMITHPINH1
5. SIGNETICS ORDERING CODE FOR


## Package Outlines

## 20-PIN PLASTIC SMALL OUTLINE (SOL)



## Package Outlines

24-PIN PLASTIC SMALL OUTLINE (SOL)


## Section 7

Sales Offices, Representatives \&
Distributors

## Sales Offices, Representatives \& Distributors

## ABT Products

SIGNETICS
HEADQUARTERS
811 East Arques Avenue
P.O. Box 3409

Sunnyvale, CA 94088-3409
Phone: (408) 991-2000
ALABAMA
Huntsville
Phone: (205) 830-4082
CALIFORNIA
Calabasas
Phone: (818) 880-6304
Irvine
Phone: (714) 833-8980
(714) 752-2780

San Diego
Phone: (619) 560-0242
Sunnyvale
Phone: (408) 991-3737
COLORADO
Aurora
Phone: (303) 751-5071
GEORGIA
Atlanta
Phone: (404) 594-1392
ILLINOIS
Itasca
Phone: (708) 250-0050
INDIANA
Kokomo Phone: (317) 459-5355
MASSACHUSETTS
Westford
Phone: (508) 692-6211
MICHIGAN
Farmington Hills Phone: (313) 553-6070

NEW JERSEY
Parsippany Phone: (201) 334-4405

Toms River Phone: (201) 505-1200
NEW YORK
Wappingers Falls
Phone: (914) 297-4074
OHIO
Columbus
Phone: (614) 888-7143
Dayton
Phone: (513) 436-0066
OREGON
Beaverton
Phone: (503) 627-0110

PENNSYLVANIA
Plymouth Meeting
Phone: (215) 825-4404
TENNESSEE
Greeneville
Phone: (615) 639-0251

## TEXAS

Austin
Phone: (512) 339-9945
Richardson
Phone: (214) 644-1610
CANADA
SIGNETICS CANADA, LTD.
Etoblcoke, Ontario
Phone: (416) 626-6676
Nepean, Ontario
Phone: (613) 225-5467

## REPRESENTATIVES

ALABAMA
Huntsville
Elcom, Inc.
Phone: (205) 830-4001

## ARIZONA

Scottsdale
Thom Luke Sales, Inc.
Phone: (602) 941-1901
CALIFORNIA
Folsom
Webster Associates
Phone: (916) 989-0843
COLORADO
Aurora
Thom Luke Sales, Inc.
Phone: (303) 751-5011
CONNECTICUT
Wallingford
JEBCO
Phone: (203) 265-1318
FLORIDA
Oviedo
Conley and Assoc., Inc.
Phone: (407) 365-3283

## GEORGIA

Norcross
Elcom, Inc.
Phone: (404) 447-8200

## ILLINOIS

Hoffman Estates
Micro-Tex, Inc.
Phone: (708) 382-3001

## INDIANA

Indianapolis
Mohrfield Marketing, Inc.
Phone: (317) 546-6969

IOWA
Cedar Rapids
J.R. Sales

Phone: (319) 393-2232
MARYLAND
Columbla
Third Wave Solutions, Inc.
Phone: (301) 290-5990
MASSACHUSETTS
Chelmsford
JEBCO
Phone: (508) 256-5800
MICHIGAN
Brighton
AP Associates, Inc.
Phone: (313) 229-6550
MINNESOTA
Eden PraIrie
High Technology Sales
Phone: (612) 944-7274

## MISSOURI

Bridgeton
Centech, Inc.
Phone: (314) 291-4230
Raytown
Centech, Inc
Phone: (816) 358-8100
NEW HAMPSHIRE
Hooksett
JEBCO
Phone: (603) 645-0209
NEW MEXICO
Albuquerque
F.P. Sales

Phone: (505) 345-5553

## NEW YORK

Ithaca
Bob Dean, Inc.
Phone: (607) 257-1111
Rockville Centre
S-J Associates
Phone: (516) 536-4242
Wappingers Falls
Bob Dean, Inc.
Phone: (914) 297-6406
NORTH CAROLINA
Smithfield
ADI
Phone: (919) 934-8136
OHIO
Aurora
InterActive Technical Sales
Inc.
Phone: (216) 562-2050
Columbus
InterActive Technical Sales,
Inc.
Phone: (614) 888-1256

Dayton
InterActive Technical Sales,
Inc.
Phone: (513) 436-2230

## OREGON

Beaverton
Western Technical Sales
Phone: (503) 644-8860

## PENNSYLVANIA

Hatboro
Delta Technical Sales, Inc.
Phone: (215) 957-0600

## TEXAS

Austin
Synergistic Sales, Inc.
Phone: (512) 346-2122
Houston
Synergistic Sales, inc.
Phone: (713) 937-1990
Richardson
Synergistic Sales, Inc.
Phone: (214) 644-3500
UTAH
Salt Lake City
Electrodyne
Phone: (801) 264-8050
WASHINGTON
Bellevue
Western Technical Sales
Phone: (206) 641-3900
Spokane
Western Technical Sales
Phone: (509) 922-7600
WISCONSIN
Waukesha
Micro-Tex, Inc.
Phone: (414) 542-5352
CANADA
Calgary, Alberta
Tech-Trek, Ltd.
Phone: (403) 241-1719
Mississauga, Ontario Tech-Trek, Ltd. Phone: (416) 238-0366
Nepean, Ontario
Tech-Trek, Ltd.
Phone: (613) 225-5161
Richmond, B.C.
Tech-Trek, Ltd
Phone: (604) 276-8735
Ville St. Laurent, Quebec
Tech-Trek, Ltd.
Phone: (514) 337-7540

## PUERTO RICO

Santurce
Mectron Group
Phone: (809) 728-3280

## Sales Offices, Representatives \& Distributors

## DISTRIBUTORS

Contact one of our
local distributors:
Anthem Electronics
Falcon Electronics, Inc.
Gerber Electronics
Hamilton/Avnet Electronics
Marshall Industries
Schweber Electronics
Wyle/LEMG
Zentronics, Ltd.
FOR SIGNETICS
PRODUCTS
WORLDWIDE:
ARGENTINA
Philips Argentina S.A.
Buenos Aires
Phone:54-1-541-4261
AUSTRALIA
Philips Components PTY Lid. Artarmon, N.S.W.
Phone: 61-2-439-3322

## AUSTRIA

Osterreichische Philips Wien
Phone: 43-222-60-101-820
BELGIUM
N.V. Phillips Prof. Systems Brussels
Phone: 32-2-525-61-11
BRAZIL
Philips Components Sao Paulo
Phone: 55-11-534-2211
CANADA
Philips Electronics Ltd. Scarborough, Ontario Phone: (416)292-5161

## CHILE

Philips Chilena S.A. Santiago
Phone:56-02-077-3816
COLUMBIA
Iprelenso, Lida.
Bogota
Phone:57-1-2497624

DENMARK
Philips Components A/S
Copenhagen S
Phone:45-1-54-11-33
FINLAND
Philips Components Espoo
Phone:358-0-502-61
FRANCE
Philips Composants
Issy-les-Moulineaux
Cedex
Phone: 33-1-40-93-80-00
GERMANY
Philips Components
Hamburg
Phone:49-40-3-296-0

## GREECE

Philips Hellenique S.A. Tavros
Phone: 30-1-4894-339
4894911
HONG KONG
Philips Hong Kong, Ltd. Kwai Chung, Kowloon Phone:852-0-424-5121
INDIA
Peico Electronics
\& Elect. Ltd.
Bombay
Phone:91-22-493-0311/ 4930590
INDONESIA
P.T. Philips-Ralin

Electronics
Jakarta Selatan
Phone:62-21-517-995
IRELAND
Philips Electronics Ltd. Dublin
Phone:353-1-69-33-55

## ITALY

Philips S.p.A. Milano Phone:38-2-67-52-1

## JAPAN

Philips Japan Ltd. Tokyo Phone:81-3-740-5028

KOREA
Philips Electronics, Lid. Seoul Phone:82-2-794-5011
MALAYSIA
Phillps Malaysia SDN BHD
Petaling Jaya
Phone: 60-3-734-5511
MEXICO
Philips Components Juarez, Chihuahua Phone: (16)18-67-01/02
NETHERLANDS
Philips Nederland Eindhoven
Phone: 31-40-783-749
NEW ZEALAND
Philips New Zealand Ltd. Auckland
Phone:64-9-605-914
NORWAY
Norsk A/S Philips
Oslo
Phone: 47-2-68-02-00
PAKISTAN
Philips Electrical Co., Ltd. Karachi Phone: (021)725772
PERU
Cadesa
San Isidro
Phone:51-14-350059
PHILIPPINES
Philips Industrial Dev., Inc.
Makati-Rizal
Phone:63-2-810-01-61
PORTUGAL
Philips Portuguesa SARL Lisbon
Phone:351-1-68-31-21
SINGAPORE
Philips Singapore
Pte., Ltd.
Singapore
Phone: 65-350-2000
SOUTH AFRICA
SA Philips (PTY), Lid. Johannesburg
P.O. Box 7430

SPAIN
Philips Components Barcelona
Phone:34-3-301-63-12

## SWEDEN

Phillips Components A.B.
Stockholm
Phone: 46-8-782-10-00
SWITZERLAND
Philips A.G.
Zuerich
Phone:41-1-488-2211
TAIWAN
Philips Talwan, Lid.
Taipei
Phone: 886-2-509-7666
THAILAND
Philips Electrical Co.
of Thailand Lid.
Bangkok
Phone:66-2-223-6330-9
TURKEY
Turk Philips
Ticaret A.S.
Istanbul
Phone: 90-1-179-27-70
UNITED KINGDOM
Philips Components Lid.
London
Phone: 44-1-580-6633
UNITED STATES
Signetics (IC Products)
Sunnyvale, California
Phone: (408) 991-2000

## URUGUAY

Philips Components
Montevideo
Phone: (02) 70-4044
VENEZUELA
Magnetica S.A.
Caracas
Phone: 58-2-241-7509
ZIMBABWE
Philips Electrical (PVT) Lid. Harare Phone: 47211

## Philips Components - a worldwide Company

Argentina: PHILIPS ARGENTINA S.A. Div. Philips Components, Vedia 3892 1430 BUENOS AIRES, Tel. (01) 541-4261.
Australia: PHILIPS COMPONENTS PTY Lid, 11 Waltham Street, ARTARMON, N.S.W. 2064, TEL. (02) 4393322.
Austria: OSTERREICHISCHE PHILIPS INDUSTRIE G.m.b.H. UB Bavelemente, Triester Str. 64, 1101 WIEN. Tel. (0222) 60 101-820.
Belglum: N. V. PHILIPS PROF. SYSTEMS - Components Div., 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02) 5256111.
Brazil: PHILIPS COMPONENTS (Active Devices)
Av. das Nacoes Unidas, 12495-SAO PAULO-SP, CEP 04578, P.O. Box 7383, Tel. (011) $534-2217$
PHiLIPS COMPONENTS (Passive Devices \& Materials) Av. Francisco Monteiro, 702 - RIBEIRAO PIRES-SP, CEP 09400 Tel. (011) 459-8211.
Canada: PHILIPS ELECTRONICS LTD., Philips Components, 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8 Tel. (416) 292-5161.
(IC Products) SIGNE TICS CANADA LTD., 1 Eva Road, Suite 433, ETOBICOKE, Ontario, M9C 4Z5, Tel. (416) 626-6676.
Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. (02) 773816.
Colombla: IPRELENSO LTDA., Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (01) 2497624.

Denmark: PHILIPS COMPONENTS AS, Prags Boulevard 80, PB1919, DK-2300 COPENHAGENS, Tel. 01-541133.
Finland: PHHLIPS COMPONENTS, Sinikalliontie 3, SF-2630 ESPOO Tel. 358-0-50261.
France: PHILIPS COMPOSANTS, 117 Quai du President Roosevelt, 92134 ISSY-LES-MOULINEAUX Cedex, Tel. (01) 40938000.
Germany (Fed. Republic): PHILIPS COMPONENTS UB der Philips G.m.b.H., Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0.
Greece: PHILIPS HELLENIQUE S.A., Components Division, No. 15, 25ith March Street, GR 17778 TAVROS, Tel. (01) 4894339/4894911.
Hong Kong: PHILIPS HONG KONG LTD., Components Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St, KWAI CHUNG, Tel. (0)-4245 121.
India: PEICO ELECTRONICS \& ELECTRICALS LTD., COmponents Dept., Band Box Building, 254-D Dr. Annie Besant Rd., BOMBAY - 400025, Tel. (O22) 4930311/4930590.
Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Components Div., Setiabudill Building, 6th FI., Jalan H.R. Rasuna Said (P.0. Box $223 / \mathrm{KBY}$ ) Kuningan, JAKARTA 12910, Tel. (021) 517995.
Ireland: PHILIPS ELECTRONICS (IRELAND) LTD., Components Division, Newstead, Clonskeagh, DUELIN 14. Tel. (01) 693355.
Italy: PHILIPS S.p.A., Philips Components, Piazza IV Novembre 3, 1-20124 MILANO, Tel. (02) 6752.1.
Japan: PHILIPS JAPAN LTD., Components Division, Philips Bldg. 13-37, Kohnan 2-chome, Minato-ku, TOKYO (108), Tel. (03) 7405028
Korea (Republic of): PHILIPS ELECTRONICS (KOREA) LTD., Components Division, Philips House, 260-199 Itaewon-dong. Yongsan-ku, SEOUL, Tel. (02) 794-5011.
Malaysia: PHILIPS MALAYSIA SDN BHD, Components Div., 3 Jalan SS15/2A SUBANG, 47500 PETALING JAYA, Tel'. (O3) 7345511.
Mexico: PHILIPS COMPONENTS, Paseo Triunfo de la Republica, № 215 Local 5, Cd Juarez CHIHUAHUA 32340 MEXICO, Tel. (16) 18-67-01,02.
Netherlands: PHILIPS NEDERLAND B.V., Marktgroep Philips Components, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 783749.
New Zealand: PHILIPS NEW ZEALAND LTD., Components Division, 110 ML. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. (09) 605-914.
Norway: NORSK AS PHILIPS, Philips Components, Box 1 , Manglerud 0612, OSLO, TeI (O2) 680200 .
98-2901-650

Pakistan: PHILIPS ELECTRICAL CO. OF PAKISTAN LTD., Philips Markaz M. A. Jinnah Rd., KARACHI-3, Tel. (021) 725772.

Peru: CADESA, Carretera Central 6.500, LIMA 3, Apartado 5612, Tel. 51-14-350059.
Philippines: PHILIPS ELECTRICAL LAMPS INC., Components Div., 106 Valero St. Salcedo Village, MAKATI, P.O. Box 911, ME TRO MANILA, Tel. (63-2) 810-0161
Portugal: PHILIPS PORTUGUESA S.A.RL, Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (019) 683121.
Singapore: PHILIPS SINGAPORE, PTE LTD., Components Div., Lorong 1. Toa Payoh, SINGAPORE 1231, Tel. 3502000.
South Africa: S.A. PHILIPS PTY LTD., Components Division, JOHANNESBURG 2000 , P.O. Box 7430.
Spain: PHILIPS COMPONENTS, Balmes 22, 08007 BARCELONA, Tel. (03) 3016312.
Sweden: PHILIPS COMPONENTS, A.B., Tegeluddsvagen 1. S. 11584 STOCKHOLM, Tel. (0)8-7821000.

Switzerland: PHILIPS A.G., Components Dept., Allmendstrasse 140-142, CH-8027 ZURICH, Tel. (01) 4882211.
Taiwan: PHILIPS TAIWAN LTD., 581 Min Sheng East Road, P.O. Box 22978, TAIPEI 10446, Taiwan, Tel. 886-2-509-7666.
Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Sox 961, BANGKOK, Tel. (02) 233-6330-9.

Turkey: TURK PHILIPS TICARET A.S., Philips Components, Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL. Tel. (01) 1792770.
United Kingdom: PHILIPS COMPONENTS LTD., Mullard House, Torringion Place, LONDON WC1E 7HD, Tel. (01) 5806633.
United States: (Color Picture Tubes - Monochrome \& Colour Display Tubes) PHILIPS DISPLAY COMPONENTS COMPANY, 1600 Huron Parkway, P.O. Box 963, ANN ARBOR, Michigan 48106, Tel. (313) 996-9400. (IC Products) SIGNETICS COMPANY, 811 East Arques Avenue, SUNNWALE, CA 94088-3409, Tel. (408) 991-2000. (Passive Components, Discrete Semiconductors, Materials and Professional Components) PHILIPS COMPONENTS, Discrete Products Division, 2001 West Blue Heron Blvo., P.O. Box 10330, RIVIERA BEACK, Florida 33404, Tel. (407) 881-3200
Uruguay: PHILIPS COMPONENTS, Coronel Mora 433, MONTEVIDEO. Tel. (02) 70-4044.
Venezuela: MAGNETICA S.A., Calle 6, Ed. Las Tres Jotas, CARACAS 1074A, App. Post. 78117, Tel. (02) 2417509.
Zimbabwe: PHILIPS ELECTRICAL (PVT) LTD., 62 Mulare Road, HARARE, P.O. Box 994, Tel. 47211.

For all other countries apply to: Philips Components Division, Strategic Accounts and International Sales, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax 23753.
AS80 08/10/90 @Philips Export B.V. 1990
All righls are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent - or industrial or intellectual property rights.

## Signetics


[^0]:    $\dagger$ For more information on this device, please contact the factory.

[^1]:    $H=$ High voltage level
    h = High voltage level one set-up time prior to the Low-to-High clock transition
    L = Low voltage level
    1 = Low voltage level one set-up time prior to the Low-lo-High clock transition
    NC = No change
    $X=$ Don't care
    $=$ High impedance "off" state

    - Low-to-High clock transition
    = Not a Low-to-High clock transition

[^2]:    $H=$ High voltage level
    $h=$ High voltage level one set-up time prior to the Low-to-High clock transition
    L=Low voltage level
    1 = Low voltage level one set-up time prior to the Low-to-High clock transition
    $X=$ Don't care
    $\uparrow=$ Low-to-High clock transition

[^3]:    1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
    2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[^4]:    $\mathrm{H}=$ High voltage level
    L= Low voltage level
    $h=$ High state must be present one setup time before the Low-to-High transition of $\overline{L E X X}$ or $\overline{E X X}$ ( $X X=A B$ or $B A$ )
    $\mathrm{I}=$ Low state must be present one setup time before the Low-to -High transition of $\overline{L E X X}$ or $\overline{E X X}$ ( $X X=A B$ or $B A$ )
    $\uparrow=$ Low-to-High transition of $\overline{\text { EXXX }}$ or $\overline{E X X}(X X=A B$ or $B A)$
    X=Don't care
    NC=No change
    Z =High impedance "off" state

[^5]:    $H=$ High voltage level
    = High voltage level one set-up time prior to the High-to-Low E transition
    L = Low voltage level
    = Low voltage level one set-up time prior to the High-to-Low E transition
    NC = No change
    $X=$ Don't care
    $Z=$ High impedance "off" state
    $=$ High-to-Low E transition

[^6]:    $H=H i g h$ voltage level
    L $=$ Low voltage level
    $x=$ Don't care
    Z = High impedance "off" state

[^7]:    $H=$ High voltage level
    $h=$ High voltage level one set-up time prior to the Low-to-High clock transition
    $\mathrm{L}=$ Low voltage level
    I = Low voltage level one set-up time prior to the Low-to-High clock transition
    $\mathrm{NC}=$ No change
    $X=$ Don't care
    $=$ High impedance "off" state
    = Low-to-High clock transition
    $=$ Not a Low-to-High clock transition

[^8]:    $H=$ High voltage level

[^9]:    $\mathrm{H}=$ High voltage leve!

[^10]:    $H=$ High voltage level
    L $=$ Low voltage level
    $X=$ Don't care
    $Z=$ High impedance "off" state

