

# **Section 55. DDR SDRAM Controller**

This section of the manual contains the following major topics:

55.1	Introduction	55-2
55.2	Control Registers	55-3
55.3	Modes of Operation	55-33
55.5	SDRAM Initialization	55-40
55.6	DDR PHY Initialization	55-42
55.7	DLL Calibration	55-43
55.8	Interrupts	55-43
55.9	Operation in Power-Saving Modes	55-43
55.10	Effects of Reset	55-43
55.11	Related Application Notes	55-44
55.12	Revision History	55-45

**DDR SDRAM Controller Block Diagram** 

**Note:** This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all PIC32 devices.

Please consult the note at the beginning of the "DDR SDRAM Controller" chapter in the current device data sheet to determine whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Web site at: http://www.microchip.com

## 55.1 INTRODUCTION

**Figure 55-1:** 

The DDR Synchronous Dynamic Random Access Memory (SDRAM) Controller implements the controls for an external memory bus interface using the Dual Data Rate (DDR) Version 2 protocol and electrical interface that adheres to the JEDEC Standard JESD79-2F (Nov. 2009).

The component consists of a DDR SDRAM Controller Core with configurable options and a DDR Physical Interface.

A block diagram showing how these components are interfaced is illustrated in Figure 55-1.

DDR DDR-PHY Memory<sup>(1)</sup> DDR Control Control Registers CK Registers CK Target Manager CS RAS Target 0 CAS **DDR** System Bus WE Data PHY Controller A<15:0> Arbiter BA<2:0> Target 1 DQS FIFOs DQS **RDQS** RDQS Target 3 Target 4

DS60001321B-page 55-2 Preliminary

### 55.2 CONTROL REGISTERS

The DDR SDRAM Controller has the following Special Function Registers (SFRs):

• DDRTSEL: DDR Target Select Register

This register selects the target for which the arbitration parameters are to be programmed.

• DDRMINLIM: DDR Minimum Burst Limit Register

This register sets the number of bursts that a target must have access to without interruption from another target.

• DDRRQPER: DDR Request Period Register

This register, in conjunction with the DDRMINCMD register, sets the percentage of total bandwidth allocated to the target.

DDRMINCMD: DDR Minimum Command Register

This register, in conjunction with the DDRRQPER register, sets the percentage of total bandwidth allocated to the target.

• DDRMEMCON: DDR Memory Control Register

This register enables the delivery of initialization commands to the DDR memory.

DDRMEMCFG0: DDR Memory Configuration Register 0

This register sets address parameters for the DDR memory.

DDRMEMCFG1: DDR Memory Configuration Register 1

This register sets the row address mask for the DDR memory.

• DDRMEMCFG2: DDR Memory Configuration Register 2

This register sets the column address (high) mask for the DDR memory.

DDRMEMCFG3: DDR Memory Configuration Register 3

This register sets the column address (low) mask for the DDR memory.

DDRMEMCFG4: DDR Memory Configuration Register 4

This register sets the Chip Select and bank address masks for the DDR memory.

• DDRREFCFG: DDR Refresh Configuration Register

This register sets the refresh parameters for the DDR memory.

• DDRPWRCFG: DDR Power Configuration Register

This register sets the ECC and low-power parameters for the controller.

DDRDLYCFG0: DDR Delay Configuration Register 0

This register sets the timing parameters for the DDR memory.

• DDRDLYCFG1: DDR Delay Configuration Register 1

This register sets the timing parameters for the DDR memory.

DDRDLYCFG2: DDR Delay Configuration Register 2

This register sets the timing parameters for the DDR memory.

DDRDLYCFG3: DDR Delay Configuration Register 3

This register sets the timing parameters for the DDR memory.

DDRODTCFG: DDR On-Die Termination Configuration Register

This register sets the timing parameters for enabling on-die termination.

DDRXFERCFG: DDR Transfer Configuration Register

This register sets the timing parameters for data transfer.

DDRCMDISSUE: DDR Command Issue Register

This register sets the number of initialization commands to be issued to the DDR memory.

• DDRODTENCFG: DDR On-Die Termination Enable Configuration Register

This register selects the active Chip Select for the on-die termination timings in the DDROT-DCFG register.

• DDRMEMWIDTH: DDR Memory Width Register

This register sets the DDR memory width in the controller.

• DDRCMD1x: DDR Host Command 1 Register 'x' ('x' = 0 through 15)

This register holds the lower 32 bits of a DDR memory initialization command.

• DDRCMD2x: DDR Host Command 2 Register 'x' ('x' = 0 through 15)

This register holds the upper 20 bits of a DDR memory initialization command.

• DDRSCLSTART: DDL Self-Calibration Logic Start Register

This register is used to initialize the Self-Configuring Logic of the DDR PHY.

• DDRSCLLAT: DDL Self-Calibration Logic Latency Register

This register is used to set the timing parameters for the DDR PHY Self-Configuring Logic.

DDRSCLCFG0: DDR SCL Configuration Register 0

This register sets PHY Self-Configuring Logic parameters.

• DDRSCLCFG1: DDR SCL Configuration Register 1

This register sets PHY Self-Configuring Logic parameters.

DDRPHYPADCON: DDR PHY Pad Control Register

This register sets pad drive parameters for the PHY.

• DDRPHYDLLR: DDR PHY DLL Recalibrate Register

This register controls the recalibration of the Delay Lock Loop (DLL).

• DDRPHYCLKDLY: DDR PHY Clock Delta Delay Register

This register controls additional SCL latency settings.

Table 55-1 provides a summary of all DDR SDRAM Controller SFRs. Corresponding registers appear after the summaries, which include a detailed description of each bit.

Section 55. DDR SDRAM Controller

Table 55-1: DDRC Register Summary

Table 55-	1.	DDRC Register Summary															
Register	Bit									Bits							
Name	Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
DDR TSEL	31:16	_	_	_	_	_	_	_	_	_	_	_			_	_	_
	15:0	_		_		_		_	_		1		TSEL<	_			
DDR MINLIM	31:16 15:0			_		_		_	_		_	_		<u> </u>	— IINLIMIT<4:0>	_	_
			_	_		_	_		_	_	_	_		T	IIINLIIVII I <4:0>		
DDR RQPER	31:16 15:0	_		_		_		_		_	_	_	RQPER		_	_	_
DDR	31:16		_	_		_	_	_	_	_	_	_	— —	<u> </u>	_	_	_
MINCMD	15:0	_	_	_	_	_	_	_	_				MINCMI	D<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
MEMCON	15:0		_	_	_	_	_	_	_	_	_	_	_	_		INITDN	STINIT
DDR	31:16	_	APCHRGEN	_			CLHADDR<4:0			_	_	_			SADDR<4:0>		
MEMCFG0	15:0	_	_	_			BNKADDR<4:0			_	_	_			WADDR<4:0>		
DDR	31:16			_	_	_	_	_	_			_		_		_	_
MEMCFG1	15:0			_					ı		WADDRMSK<12:			_			
DDR MEMCFG2	31:16 15:0	_		_	_	_	_	_	_			_		_		_	_
	31:16			_	_	_	_	_	_		ADDRHMSK<12	:0>		_   _   _   _   _			
DDR MEMCFG3	15:0			_	_	_	_	_	_		ADDRLMSK<12			_		_	_
DDR	31:16				_	_	_	_	_	I _	ADDITLINGTO 12	.0>					_
MEMCFG4	15:0		_							SADDRMSK<	2:0>				BNI	KADDRMSK-	-2:0>
DDR	31:16			_		_		L MAXREFS<2:0		I	2.02		REFDL		Ditt	U IDDI (IIIO) (	CZ.07
REFCFG	15:0									NT<15:0>				. 17.07			
DDR	31:16	_	_	_	_	_	_	_	_	_	PCHRG PWRDN			SLFREFD	LY<9:4>		
PWRCFG	15:0		SLFREF	DLY<3:0>					PWRDI	NDLY<7:0>		1		ASLFREFEN	APWRDNEN	_	_
DDR	31:16		RMWDI	LY<3:0>			R2WD	LY>3:0>			W2WCSE	DLY<3:0>			W2WDL	Y<3:0>	
DLYCFG0	15:0		R2RCSE	DLY<3:0>			R2RDI	_Y<3:0>			W2RCSD	)LY<3:0>			W2RDL	.Y<3:0>	
DDR	31:16	_	SLFREF EXDLY<8>	NXTDAT AVDLY<4>	W2R CSDLY<4>	W2R DLY<4>	W2PCHRG DLY<4>			PWRDN	IEXDLY<5:0>				PWRDNMII	NDLY<3:0>	
DLYCFG1	15:0				SLFREFE	XDLY<7:0>		ı					SLFREFMIN	NDLY<7:0>			
DDR	31:16		RBENDE	DLY<3:0>			PCHRG2R	ASDLY<3:0>			RAS2CAS	DLY<3:0>			RAS2RAS	DLY<3:0>	
DLYCFG2	15:0		W2PCHR0	GDLY<3:0>			R2PCHR0	GDLY<3:0>		_	_	_	_		PCHRGAL	LDLY<3:0>	
DDR	31:16	_	_	_	_	_	_	_	_	_	_			FAWTDL			
DLYCFG3	15:0	_	_			RAS2RASS	BNKDLY<5:0>			_	_	_		RAS2	PCHRGDLY<		
DDR	31:16			_	_	_		_	_	_	OI	OTWLEN<2:0>		_	C	DTRLEN<2:	0>
ODTCFG	15:0		ODTWD					)LY<3:0>		ODTCSEN<7:0>							
DDR XFERCFG		BIGENDIAN	_	_	_		MAXBU	RST<3:0>		_	— NVTD 4T4)	(DI) ( 0:0	_		RDATENI		
	15:0 31:16			_						_	NXTDATA\	/DLY<3:0>		_	NXTDATRO	QDLY<3:0>	_
DDR CMDISSUE	15:0			_								_	VALID		NUMHOST(		_
DDR	31:16					_		_		_	_	_	VALID —	_			ODTWEN
ODTENCFG	15:0							_		<del></del>				+ =			ODTWEN
DDR	31:16		_	_		_	_	_	_	_	_	_		_	_	_	
MEMWIDTH	15:0	_	_	_	_	_	_	_	_	_	_	_		HALFRATE	_	_	_
L	1																

Table 55-1: DDRC Register Summary (Continued)

Register	Bit									Bits							
Name	Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
DDR	31:16				MDALC	MD<7:0>				WENCMD2	CASCMD2	RASCMD2			CSCMD2<7:3>		
CMD10	15:0		CSCMD2<2:0>		CLKENCMD2		CASCMD1	RASCMD1				CSCMD1	<7:0>				CLKENCMD1
DDR	31:16					MD<7:0>				WENCMD2	CASCMD2	RASCMD2			CSCMD2<7:3>		
CMD11	15:0		CSCMD2<2:0>	•	CLKENCMD2		CASCMD1	RASCMD1				CSCMD1	<7:0>				CLKENCMD1
DDR	31:16					MD<7:0>				WENCMD2	CASCMD2	RASCMD2			CSCMD2<7:3>		
CMD12	15:0		CSCMD2<2:0>	•	CLKENCMD2		CASCMD1	RASCMD1				CSCMD1	<7:0>				CLKENCMD1
DDR	31:16					MD<7:0>			1	WENCMD2	CASCMD2	RASCMD2			CSCMD2<7:3>		
CMD13	15:0		CSCMD2<2:0>	•	CLKENCMD2		CASCMD1	RASCMD1				CSCMD1	<7:0>				CLKENCMD1
DDR CMD14	31:16					MD<7:0>		T = + = = +	1	WENCMD2	CASCMD2	RASCMD2			CSCMD2<7:3>		Ta
	15:0		CSCMD2<2:0>		CLKENCMD2		CASCMD1	RASCMD1		WENOVEDO	01001100	CSCMD1	<7:0>		0001100 7.0		CLKENCMD1
DDR CMD15	31:16		0001100 00			MD<7:0>	0.1001101	I DAGGLIDA	1	WENCMD2	CASCMD2	RASCMD2			CSCMD2<7:3>		Tourshound
	15:0		CSCMD2<2:0>		CLKENCMD2		CASCMD1	RASCMD1		WENDARD	01001100	CSCMD1	<7:0>		000110 07.0		CLKENCMD1
DDR CMD16	31:16		0001100 00			MD<7:0>	0.4.0.014.0.4	D. 1.0014D.1	ı	WENCMD2	CASCMD2	RASCMD2			CSCMD<27:3>		TOUR STANDARD (
	15:0		CSCMD2<2:0>	-	CLKENCMD2		CASCMD1	RASCMD1		WENGMEG	OVOCADO	CSCMD1	<7:0>		000MD0 7:0		CLKENCMD1
DDR CMD17	31:16		0001100 00			MD<7:0>	04000404	I DAGOMBA	1	WENCMD2	CASCMD2	RASCMD2	7.0		CSCMD2<7:3>		TOLICENOME!
	15:0		CSCMD2<2:0>	•	CLKENCMD2	MD<7:0>	CASCMD1	RASCMD1		WENCMDO	CACCMDO	CSCMD1	<7:0>		CCCMD2 -7-2-		CLKENCMD1
DDR CMD18	31:16 15:0		CSCMD2<2:0>				CASCMD1	DACCMD4	ı	WENCMD2	CASCMD2	RASCMD2 CSCMD1	-7.0		CSCMD2<7:3>		CLKENCMD1
			CSCMD2<2:0>	•	CLKENCMD2	MD<7:0>	CASCINID	RASCMD1		WENCMDO	CASCMD2	RASCMD2	<7:0>		CSCMD2<7:3>		CLKENCMD1
DDR CMD19	31:16 15:0		CSCMD2<2:0>				CASCMD1	RASCMD1	1	WENCMD2	CASCIVIDZ	CSCMD1	-7.0		CSCIVID2<7:3>		CLKENCMD1
	31:16		C3CIVID2<2:0>	•	CLKENCMD2	MD<7:0>	CASCIVIDT	RASCIVIDI		WENCMD2	CASCMD2	RASCMD2	<7:0>		CSCMD2<7:3>		CLKENCIVIDT
DDR CMD110	15:0		CSCMD2<2:0>		CLKENCMD2		CASCMD1	RASCMD1	l	WEINCIVIDZ	CASCIVIDZ	CSCMD1	47:Os		CSCIVID2<1.3>		CLKENCMD1
	31:16		C3CIVID2<2.0>	-		MD<7:0>	CASCIVIDT	RASCIVIDT		WENCMD2	CASCMD2	RASCMD2	<7.0>		CSCMD2<7:3>		CLKENCIVIDT
DDR CMD111	15:0		CSCMD2<2:0>		CLKENCMD2		CASCMD1	RASCMD1		WEINCHIDZ	CASCIVIDZ	CSCMD1	∠7·0>		COCIVIDZ<1.3>		CLKENCMD1
DDR	31:16		OOOMDZ<2.02	•		MD<7:0>	CAGGIVIDT	TOOONDT		WENCMD2	CASCMD2	RASCMD2	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		CSCMD2<7:3>		OLIVEIVONIDT
CMD112	15:0		CSCMD2<2:0>		CLKENCMD2		CASCMD1	RASCMD1		WEINOMBZ	CAGOWIDZ	CSCMD1	<7:0>		000IVIDZ<1.5>		CLKENCMD1
DDR	31:16		OOOMDZ ZE.OZ			MD<7:0>	C/ (CONID )	10.0000001		WENCMD2	CASCMD2	RASCMD2	17.02		CSCMD2<7:3>		OLIVEITONIB 1
CMD113	15:0		CSCMD2<2:0>		CLKENCMD2		CASCMD1	RASCMD1		WEITOWIDE	ONCOMBE	CSCMD1	<7:0>		000MBZ (1.02		CLKENCMD1
DDR	31:16		OOOMDE LEOP			MD<7:0>	C/ (CONID )	TOTOGNIBT		WENCMD2	CASCMD2	RASCMD2	17.02		CSCMD<27:3>		OLIVEITONIBT
CMD114	15:0		CSCMD2<2:0>		CLKENCMD2		CASCMD1	RASCMD1			0/10011152	CSCMD1	<7:0>		0001112 121 105		CLKENCMD1
DDR	31:16		00052 42.07			MD<7:0>	07.0021	10.00		WENCMD2	CASCMD2	RASCMD2	1		CSCMD2<7:3>		OLIVE, TOMB
CMD115	15:0		CSCMD2<2:0>		CLKENCMD2		CASCMD1	RASCMD1			07.00.III.2	CSCMD1	<7:0>		00011152 11 105		CLKENCMD1
DDR	31:16	_	T _	_	_	_	_	_	_	_	_	I —	I —		WAIT<8	3:5>	
CMD20	15:0			WAIT<4:0>			BN	KADDRCMD<	2:0>				MDADDRHC	MD<7:0>			
DDR	31:16		_	_	_	_	_	_	_	_	_	_	_		WAIT<8	3:5>	
CMD21	15:0			WAIT<4:0>			BN	KADDRCMD<	2:0>				MDADDRHC	CMD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT<8	3:5>	
CMD22	15:0			WAIT<4:0>			BN	KADDRCMD<	2:0>				MDADDRHC	MD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT<8	3:5>	
CMD23	15:0			WAIT<4:0>			BN	KADDRCMD<	2:0>		I.		MDADDRHC	MD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT<8	3:5>	
CMD24	15:0			WAIT<4:0>			BN	KADDRCMD<	2:0>		I		MDADDRHC	MD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT<8	3:5>	
CMD25	15:0			WAIT<4:0>		•	BN	KADDRCMD<	2:0>				MDADDRHC	MD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT<8	3:5>	
CMD26	15:0		•	WAIT<4:0>			BN	KADDRCMD<	2:0>				MDADDRHC	MD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT<8	3:5>	
CMD27	15:0			WAIT<4:0>			BN	KADDRCMD<	2:0>				MDADDRHO	MD<7:0>			

Table 55-1: DDRC Register Summary (Continued)

Table 33-	1	Bits															
Register Name	Bit								E	Bits							
Name	Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT	<8:5>	
CMD28	15:0			WAIT<4:0>			BNI	KADDRCMD<	2:0>				MDADDRHC	CMD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_		_	_	_		WAIT	<8:5>	
CMD29	15:0			WAIT<4:0>			BNI	KADDRCMD<	2:0>				MDADDRHC	CMD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_		1	_	_		WAIT	<8:5>	
CMD210	15:0			WAIT<4:0>			BNI	<pre><addrcmd<< pre=""></addrcmd<<></pre>	2:0>				MDADDRHC	CMD<7:0>			
DDR	31:16	_	_		_	_	_	<u> </u>	_	1	1	_	_		WAIT	<8:5>	
CMD211	15:0			WAIT<4:0>			BNI	KADDRCMD<	2:0>				MDADDRHC	CMD<7:0>			
DDR	31:16	_	_		_	_	_	<u> </u>	_	1	1	_	_		WAIT	<8:5>	
CMD212	15:0			WAIT<4:0>			BNI	KADDRCMD<	2:0>				MDADDRHC	CMD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT	<8:5>	
CMD213	15:0			WAIT<4:0>			BNI	KADDRCMD<	2:0>				MDADDRHC	CMD<7:0>			
DDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_		WAIT	<8:5>	
CMD214	15:0			WAIT<4:0>			BNI	KADDRCMD<	2:0>				MDADDRHO	CMD<7:0>			
DDR	31:16	_	_	_	_		_	_	_	_	_	_	_		WAIT	<8:5>	
CMD215	15:0			WAIT<4:0>				KADDRCMD<					MDADDRHC	CMD<7:0>			
DDR	31:16		_	_	SCLSTART		SCLEN	_	_	_		_	_	_	_	_	_
SCLSTART	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SCLU BPASS	SCLL BPASS
DDR	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_
SCLLAT	15:0	_	_	_	_	_	_	_	_		DDRCLKE	DLY<3:0>			CAPCLK	DLY<3:0>	
DDR	31:16	_	_	_	_	_	_	_	ODTCSW		1	_	_	_	_	_	-
SCLCFG0	15:0	_	_		_	_	_	<u> </u>	_		RCASLA	AT<3:0>		_	_	DDR	BURST8
DDR	31:16	_	_		_	_	_	<u> </u>	_	1	1	_	_	_	_	_	
SCLCFG1	15:0	_	_		DBLREFDLY		WCASL	_AT<3:0>		1	1	_	_	_	_	_	SCLSEN
DDR	31:16	_	PREAMBI	DLY<1:0>	RCVREN	_	_	<u> </u>	_		DRVSTRP	FET<3:0>			DRVSTRN	FET<3:0>	
PHYPADCON	15:0	_	HALFRATE	WR CMDDLY	_	_	_	NOEXTDLL	EOEN CLKCYC	ODTPU	JCAL<1:0>	ODTPDO	CAL<1:0>	ADDC DRVSEL	DATAD RVSEL	ODTEN	ODTSEL
DDR	31:16		DLYST\	/AL<3:0>		_	DISRECALIB					RECALIBO	NT<17:8>				
PHYDLLR	15:0				RECALIB	CNT<7:0>				_	_	_	_	_	_	_	_
DDR	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_
PHYCLKDLY	15:0	_	_	_	_	_	_	_	_	_	_	SCLUB PASS	SCLLB PASS	_	CLF	(DLYDELTA	<2:0>

Section 55. DDR SDRAM Controller

Register 55-1: DDRTSEL: DDR Target Select Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				TSEL	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

bit 7-0 TSEL<7:0>: Target Select bits

These bits select the target to program arbitration parameters and must be set before an arbitration parameter is programmed for a target. The value represents the target number (0-4) multiplied by the field size of the arbitration parameter.

Register 55-2: DDRMINLIM: DDR Minimum Burst Limit Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_	_	_	_	_
7:0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
7.0	_	_	_		N	/INLIMIT<4:0	>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-5 Unimplemented: Read as '0'

bit 4-0 MINLIMIT<4:0>: Minimum Burst Limit bits

These bits determine the minimum number of DDR bursts (two cycles per burst) that a target must have uninterrupted access to without interference from another target.

**Note:** The TSEL<7:0> bits (DDRTSEL<7:0>) must be programmed with the target number multiplied by the size of the MINLIMIT field (5) before this register is used to program the minimum burst limit for that target.

Register 55-3: DDRRQPER: DDR Request Period Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	-	_	_		_	_	-	_
7:0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
7.0				RQPE	R<7:0>			

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 RQPER<7:0>: Request Period bits

These bits, which are used in conjunction with the MINCMD<7:0> bits (DDRMINCMD<7:0>), determine the percentage of total bandwidth that is allocated to the target. If the number of DDR bursts specified by MINCMD<7:0> are not serviced for the target when it has been requesting access for (RQPER<7:0> \* 4) number of clocks, the target's requests are treated with high priority until this condition becomes satisfied.

**Note:** The TSEL<7:0> bits (DDRTSEL<7:0>) must be programmed with the target number multiplied by the size of the RQPER field (8) before this register is used to program the minimum burst limit for that target.

Register 55-4: DDRMINCMD: DDR Minimum Command Register

· regione:					- 5			
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_	_	_	_	_
7:0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
7.0				MINCM	ID<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 MINCMD<7:0>: Minimum Command bits

These bits, which are used in conjunction with the RQPER<7:0> bits (DDRRQPER<7:0>), determine the percentage of total bandwidth that is allocated to the target. If the number of DDR bursts specified by MINCMD<7:0> are not serviced for the target when it has been requesting access for (RQPER<7:0> \* 4) number of clocks, then the target's requests are treated with high priority until this condition becomes satisfied.

**Note:** The TSEL<7:0> bits (DDRTSEL<7:0>) must be programmed with the target number multiplied by the size of the MINCMD field (8) before this register is used to program the minimum burst limit for that target.

Register 55-5: DDRMEMCON: DDR Memory Control Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	-		_	_	-	
7:0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
7.0	_	_			_	_	INITDN	STINIT

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-2 Unimplemented: Read as '0'

bit 1 INITDN: Memory Initialize Done bit

Set by software after memory initialization is completed to enable controller for regular operation.

- 1 = All commands have been issued; the controller is enabled for regular operation
- 0 = Controller is not enabled for regular operation
- bit 0 STINIT: Memory Initialize Start bit

Set by software after the memory initialization commands are loaded into the DDRCMD registers to start memory initialization.

- 1 = Start memory initialization
- 0 = Do not start memory initialization

Register 55-6: DDRMEMCFG0: DDR Memory Configuration Register 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	_	APCHRGEN	_		С	LHADDR<4:0	)>			
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	_	_	_		C	SADDR<4:0	>			
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.6	_	_	_	BNKADDR<4:0>						
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0	_	_	_		F	RWADDR<4:0	>			

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30 APCHRGEN: Automatic Precharge Enable bit

When set, this bit issues an Auto-precharge command to close the bank at the end of every user command. If the command accesses more than one bank before completing, all banks accessed are auto-precharged.

1 = Issue an auto-precharged command

0 = Do not issue an auto-precharged command

bit 29 Unimplemented: Read as '0'

bit 28-24 CLHADDR<4:0>: Column Address Shift bits

These bits specify how many bits the controller address must be right-shifted to put the high part of the column address to the immediate left of the low part of the column address. Used in conjunction with CLADDRHMSK (DDRMEMCFG2<26:0>) and CLADDRLMASK (DDRMEMCFG3<26:0>).

bit 23-21 Unimplemented: Read as '0'

bit 20-16 CSADDR<4:0>: Chip Select Shift bits

These bits specify which bits of user address space are used to derive the Chip Select address for the DDR memory. Used in conjunction with CSADDRMASK (DDRMEMCFG4<10:8>).

bit 15-13 Unimplemented: Read as '0'

bit 12-8 BNKADDR<4:0>: Bank Address Select Shift bits

These bits specify which bits of user address space are used to derive the bank address for the DDR memory. Used in conjunction with BNKADDRMASK (DDRMEMCFG4<2:0>).

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RWADDR<4:0>:** Row Address Select Shift bits

These bits specify which bits of user address space are used to derive the row address for the DDR memory. Used in conjunction with RWADDRMSK (DDRMEMCFG1<12:0>).

Register 55-7: DDRMEMCFG1: DDR Memory Configuration Register 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	_	_	_		RW	ADDRMSK<1	2:8>	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				RWADDR	MSK<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-0 RWADDRMSK<12:0>: Row Address Mask bits

These bits, which are used in conjunction with the RWADDR<4:0> bits (DDRMEMCFG0<4:0>), specify which bits of user address space are used to derive the row address for the DDR memory.

Register 55-8: DDRMEMCFG2: DDR Memory Configuration Register 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	-	-	_	_
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_		CLA	DDRHMSK<1	2:8>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CLADDRH	MSK<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-0 CLADDRHMSK<12:0>: Column Address High Mask bits

These bits, which are used in conjunction with the CLADDR<4:0> bits (DDRMEMCFG0<28:24>) and the CLADDRLMASK<12:0> bits (DDRMEMCFG3<12:0>), specify which bits of user address space are used to derive the column address for the DDR memory.

Register 55-9: DDRMEMCFG3: DDR Memory Configuration Register 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_	_	_	_	_					
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_	_	_	_	_	_	_	_			
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6	_	_	_	CLADDRLMSK<12:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0		CLADDRLMSK<7:0>									

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-13 Unimplemented: Read as '0'

#### bit 12-0 CLADDRLMSK<12:0>: Column Address Low Mask bits

These bits, which are used in conjunction with the CLADDR<4:0> bits (DDRMEMCFG0<28:24>) and the CLADDRHMASK<12:0> bits (DDRMEMCFG2<12:0>), specify which bits of user address space are used to derive the column address for the DDR memory.

Register 55-10: DDRMEMCFG4: DDR Memory Configuration Register 4

rtogiotoi	00 10. DD	I CIVIL E IVI O I	. DDIN MICHIC	ory cominguit	ation itogiot	<del>01 1</del>		
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
15.6	_	_	_	_	_			CSADDRMSK<2>
7:0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0 CSADDRI		MSK<1:0>	_	_	_	В	NKADDRM	SK<2:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-9 Unimplemented: Read as '0'

#### bit 8-6 CSADDRMSK<2:0>: Chip Select Address Mask bits

These bits, which are used in conjunction with the CSADDR<4:0> bits (DDRMEMCFG0<20:16>), determine which bits of user address space are used to derive the Chip Select address for the DDR memory.

bit 5-3 Unimplemented: Read as '0'

### bit 2-0 BNKADDRMSK<2:0>: Bank Address Mask bits

These bits, which are used in conjunction with the BNKADDR<4:0> bits (DDRMEMCFG0<12:8>), determine which bits of user address space are used to derive the bank address for the DDR memory.

Register 55-11: DDRREFCFG: DDR Refresh Configuration Register

_				•	•						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
31:24	:24 — — — MAXREFS<						AXREFS<2:0	)>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	REFDLY<7:0>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8											
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0		REFCNT<7:0>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26-24 MAXREFS<2:0>: Maximum Pending Refreshes bits

These bits specify the maximum number of refreshes that may be pending at any time. If there is any idle time when one or more refreshes are pending, the pending refreshes are issued continuously until a new request is received. If there is no idle time while MAXREFS <2:0> refreshes are pending, subsequent requests are stopped until at least one burst of pending refreshes can be issued.

bit 23-16 REFDLY<7:0>: Minimum Refresh-to-Refresh Delay bits

These bits specify the minimum number of clocks required between refreshes.

bit 15-0 REFCNT<15:0>: Refresh Count bits

These bits specify the number of clock cycles corresponding to the average periodic refresh interval.

Register 55-12:	DDRPWRCFG: DDR	Power	<b>Configuration Register</b>

	<u> </u>								
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	_	_	_	_	_	_	_	_	
22,46	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	_	PCHRGPWRDN			SLFREFDLY<9:4>				
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8		SLFREFDL		PWDNDLY<7:4>					
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	
7.0		PWDNDLY	<3:0>	ASLFREFEN	APWRDNEN	_	_		

R = Readable bit

Legend:

W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-23 Unimplemented: Read as '0'

bit 22 PCHRGPWRDN: Precharge Power-Down Only bit

> Allow automatic entry into Precharge Power-Down mode but not into active Power-Down mode. If any rows are open they will be Precharged before DDR SDRAM is put into Precharge Power-Down mode.

- 1 = Allow automatic entry into Precharge Power-Down mode.
- 0 = Do not allow automatic entry into Precharge Power-Down mode.

#### bit 21-12 SLFREFDLY<9:0>: Self-Refresh Delay bits

Specifies the minimum number of clock cycles of idle time the controller needs to wait before automatic entry into Self-Refresh mode. Value represents number of clocks multiplied by 1024.

111111111 = 2,111,452 clocks

000000001 = 1,024 clocks

bit 11-4 PWDNDLY<7:0>: Refresh Count bits

> Specifies the minimum number of clock cycles of idle time the controller needs to wait before automatic entry into Power-Down mode (Active or Precharge). Value represents number of clocks multiplied by 4.

11111111 = 1,020 clocks

00000001 = 4 clocks

- bit 3 **ASLFREFEN:** Automatic Self-Refresh Enable bit
  - 1 = Allow automatic entry into Self-Refresh mode.
  - 0 = Do not allow automatic entry into Self-Refresh mode.
- bit 2 **APWRDNEN:** Automatic Power-Down Enable bit
  - 1 = Allow automatic entry into Power-Down mode.
  - 0 = Do not allow automatic entry into Power-Down mode.
- bit 1-0 Unimplemented: Read as '0'

Register 55-13:	DDRDLYCFG0: DDR Dela	y Configuration Register 0

_			,	•	•				
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04:04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24		RMWDI	_Y<3:0>		R2WDLY<3:0>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16		W2WCSI	DLY<3:0>		W2WDLY<3:0>				
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8		R2RCSE	DLY<3:0>		R2RDLY<3:0>				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	W2RCSDLY<3:0>				W2RDLY<3:0>				

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-28 RMWDLY<3:0>: Read-Modify-Write Delay bits

These bits specify the minimum number of clocks required between the Read and Write command issued for a read-modify-write operation.

#### bit 27-24 R2WDLY<3:0>: Read-to-Write Delay bits

These bits specify the minimum number of clocks required between a Read command and Write command. Commands may be to the same or different Chip Selects.

#### bit 23-20 W2WCSDLY<3:0>: Write-to-Write Chip Select Delay bits

These bits specify the minimum number of clocks required between two Write command to different Chip Selects.

#### bit 19-16 W2WDLY<3:0>: Write-to-Write Delay bits

These bits specify the minimum number of clocks required between two Write command to the same Chip Select.

#### bit 15-12 R2RCSDLY<3:0>: Read-to-Read Chip Select Delay bits

These bits specify the minimum number of clocks required between two Read commands to different Chip Selects.

### bit 11-8 R2RDLY<3:0>: Read-to-Read Delay bits

These bits specify the minimum number of clocks required between two Read commands to the same Chip Select.

#### bit 7-4 W2RCSDLY<3:0>: Write-to-Read Chip Select Delay bits

These bits specify the minimum number of clocks required between a Write command and a Read command to different Chip Selects.

#### bit 3-0 W2RDLY<3:0>: Write-to-Read Delay bits

These bits specify the minimum number of clocks required between a Write command and a Read command to the same Chip Select.

Register 55-14: DDRDLYCFG1: DDR Delay Configuration Register 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	_	SLFREF EXDLY<8>	NXTDAT AVDLY<4>	W2RCS DLY<4>	W2RDLY<4>	W2PCHRG DLY<4>	PWRDNE)	KDLY<5:4>			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10		PWRDNE)	XDLY<3:0>		PWRDNMINDLY <3:0>						
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	SLFREFEXDLY<7:0>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0		SLFREFMINDLY<7:0>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30 SLFREFEXDLY: Self-Refresh Exit Delay bit 8

This bit specifies the minimum number of clocks required before normal operation after exiting Self-Refresh mode.

bit 29 NXTDATAVDLY: Next Data Available Delay bit 4

These bits specify the minimum number of clock cycles required between a Write command and the write data transfer handshake signal "next data request". Also, see the NXTDATAVDLY<3:0> bits (DDRXFERCFG<7:4>) in Register 55-18.

bit 28 W2RCSDLY: Write-to-Read Chip Select Delay bit 4

This bit specify the minimum number of clocks required between a Write command and a Read command to different Chip Selects. Also, see the W2RCSDLY<3:0> bits (DDRDLYCFG0<7:4>) in Register 55-13.

bit 27 W2RDLY: Write-to-Read Delay bit 4

This bit specifies the minimum number of clocks required between a Write command and a Read command to the same Chip Select. Also, see the W2RDLY<3:0> bits (DDRDLYCFG0<3:0>) in Register 55-13.

bit 26 **W2PCHRGDLY:** Write to Precharge Delay bit 4

These bits specify the minimum number of clocks required from a Write command to a Precharge command to the same bank as the write. Also, see WPCHRGDLY<3:0> bits (DDRDLYCFG2<15:12>) Register 55-15.

bit 25-20 PWRDNEXDLY<5:0>: Power-Down Exit Delay bits

These bits specify the minimum number of clocks required before normal operation after exiting Power-Down mode.

bit 19-16 PWRDNMINDLY<3:0>: Power-Down Minimum Delay bits

These bits specify the minimum number of clocks to stay in Power-Down mode after entering it.

bit 15-8 SLFREFEXDLY<7:0>: Self-Refresh Exit Delay bits

These bits specify the minimum number of clocks required before normal operation after exiting Self-Refresh mode.

bit 7-0 **SLFREFMINDLY<7:0>:** Self-Refresh Minimum Delay bits

These bits specify the minimum number of clocks to stay in Self-Refresh mode after entering it.

Register 55-15:	DDRDLYCFG2: DDR Dela	y Configuration Register 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24		RBENDE	DLY<3:0>		PCHRG2RASDLY<3:0>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16		RAS2CASDLY<3:0>				RAS2RASDLY <3:0>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8		W2PCHR0	SDLY<3:0>		R2PCHRGDLY<3:0>				
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	_	_	_	_	PCHRGALLDLY<3:0>				

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-28 RBENDDLY<3:0>: Read Burst End Delay bits

These bits specify the minimum number of clocks required from issue of a Read command to the read data burst completion.

#### bit 27-24 PCHRG2RASDLY<3:0>: Precharge-to-RAS Delay bits

These bits specify the minimum number of clocks required from a Precharge command to a RAS command to the same bank.

#### bit 23-20 RAS2CASDLY<3:0>: RAS-to-CAS Delay bits

These bits specify the minimum number of clocks required from a RAS command to a CAS command to the same bank.

#### bit 19-16 RAS2RASDLY<3:0>: RAS-to-RAS Delay bits

These bits specify the minimum number of clocks required from a RAS command to a RAS command to a different bank on the same Chip Select.

#### bit 15-12 W2PCHRGDLY<3:0>: Write-to-Precharge Delay bits 3-0

These bits specify the minimum number of clocks required from a Write command to a Precharge command to the same bank as the write.

An overflow bit (DDRDLYCFG1<26>) is provided for delays greater than 15 clock cycles.

### bit 11-8 R2PCHRGDLY<3:0>: Read-to-Precharge Delay bits

These bits specify the minimum number of clocks required from a Read command to a Precharge command to the same bank as the read.

#### bit 7-4 Unimplemented: Read as '0'

### bit 3-0 PCHRGALLDLY<3:0>: Precharge All Delay bits

These bits specify the minimum number of clocks required from a Precharge all banks command to an Activate or Refresh command.

Register 55-16: DDRDLYCFG3: DDR Delay Configuration Register 3

Trogioto: (		1	· · ·							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
Kange	31/23/13/1	30/22/14/0	29/21/13/3	20/20/12/4	21/19/11/3	20/10/10/2	23/11/3/1	24/10/0/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_	_	_	_	_	_	_	_		
00:40	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	_	_	FAWTDLY<5:0>							
15:8	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.6	_	_	RAS2RASSBNKDLY<5:0>							
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	_	_	_		RAS2	2PCHRGDLY	<4:0>			

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21-16 FAWTDLY<5:0>: Four Activate Window Time Delay bits

These bits specify the minimum number of clocks within which only four banks may be opened.

bit 15-14 Unimplemented: Read as '0'

bit 13-8 RAS2RASSBNKDLY<5:0>: RAS-to-RAS Same Bank Delay bits

These bits specify the minimum number of clocks required between RAS commands to the same bank.

bit 7-5 Unimplemented: Read as '0'

bit 4-0 RAS2PCHRGDLY<4:0>: RAS-to-Precharge Delay bits

These bits specify the minimum number of clocks required from a RAS command to a Precharge command to the same bank.

Register 55-17: DDRODTCFG: DDR On-Die Termination Configuration Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04:04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00.40	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
23:16	_	0	DTWLEN<2:0	)>	_	ODTRLEN<2:0>		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8		ODTWD	LY<3:0>		ODTRDLY<3:0>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ODTCSEN<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-23 Unimplemented: Read as '0'

bit 22-20 ODTWLEN<2:0>: On-Die Termination Write Length bits

These bits specify the number of clocks ODT is turned on for writes.

bit 19 Unimplemented: Read as '0'

bit 18-16 ODTRLEN<2:0>: On-Die Termination Read Length bits

These bits specify the number of clocks ODT is turned on for reads.

bit 15-12 **ODTWDLY<3:0>:** On-Die Termination Write Delay bits

These bits specify the number of clocks after a Write command before turning on ODT to the DDR.

bit 11-8 ODTRDLY<3:0>: On-Die Termination Read Delay bits

These bits specify the number of clocks after a Read command before turning on ODT to the DDR.

bit 7-0 ODTCSEN<7:0>: On-Die Termination Chip Select Enable bits

These bits are used with the DDRODTENCFG register (Register 55-20) to program the ODT control for each Chip Select. The value in this field represents the number of Chip Selects multiplied by the Chip Select number to be programmed.

Register 55-18: DDRXFERCFG: DDR Transfer Configuration Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0
31:24	BIGENDIAN	_	_	_	MAXBURST<3:0>			
22,46	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	_	_	_	RDATENDLY<3:0>			
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	-	_	-	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		NXTDATAV	/DLY<3:0>		NXTDATRQDLY<3:0>			

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 **BIGENDIAN:** Big Endian bit

1 = Data is big-endian format0 = Data is little-endian format

bit 30-28 **Unimplemented:** Read as '0'

bit 27-24 MAXBURST<3:0>: Maximum Command Burst Count bits

These bits specify the maximum number of commands that can be written to the DDR Controller in Burst mode.

bit 23-20 Unimplemented: Read as '0'

bit 19-16 RDATENDLY<3:0>: PHY Read Data Enable Delay bits

These bits specify the minimum number of clocks required between issuing a Read command to the PHY and when the "read data enable" signal to the PHY is asserted.

bit 15-8 Unimplemented: Read as '0'

bit 7-4 NXTDATAVDLY<3:0>: Next Data Available Delay bits

These bits specify the minimum number of clock cycles required between issuing a Read command and the read data being received.

bit 3-0 NXTDATRQDLY<3:0>: Next Data Request Delay bits

These bits specify the minimum number of clock cycles required between issuing a Write command and the write data transfer handshake signal "next data request".

Register 55-19: DDRCMDISSUE: DDR Command Issue Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	U-0	U-0	U-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	_	VALID	NUMHOSTCMDS<3:0>			

**Legend:** HC = Cleared by hardware

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-5 **Unimplemented:** Read as '0'

bit 4 VALID: Host Command Valid bit

When written with a '1', this bit indicates to the controller that the data in the host command registers are valid, and should be transmitted to the SDRAM. This bit is cleared by hardware when all data has been transmitted.

bit 3-0 **NUMHOSTCMDS<3:0>:** Number of Host Commands bits

The number of host commands to be transmitted to the SDRAM.

Register 55-20: DDRODTENCFG: DDR On-Die Termination Enable Configuration Register

10g.010: 00 20: 221102: 2110: 0: 2211 0:: 210 10::::::::::										
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	_	_	_	_	_	_	_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
23.10	_	_	_	_	_	_	_	ODTWEN		
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15.6	_	_	_	_	_	_	_	_		
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
7:0	_	_	_	_	_	_	_	ODTREN		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-17 Unimplemented: Read as '0'

bit 16 ODTWEN: On-Die Termination Write Enable bit

- 1 = The Chip Select represented by the OTDCSEN<7:0> bits (DDRODTCFG<7:0>) in Register 55-17 has ODT enabled for data reads
- 0 = The Chip Select represented by the OTDCSEN<7:0> bits (DDRODTCFG<7:0>) has ODT disabled for data reads
- bit 15-1 Unimplemented: Read as '0'
- bit 0 **ODTREN:** On-Die Termination Read Enable bit
  - 1 = The Chip Select represented by the OTDCSEN<7:0> bits (DDRODTCFG<7:0>) has ODT enabled for data writes
  - 0 = The Chip Select represented by the OTDCSEN<7:0> bits (DDRODTCFG<7:0>) has ODT disabled for data writes

Register 55-21: DDRMEMWIDTH: DDR Memory Width Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_		_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_		_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_	_		_	_
7:0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
7.0	_	_	_	_	HALFRATE	_	_	_

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 **Unimplemented:** Read as '0' bit 3 **HALFRATE:** Half-rate Mode bit

The PIC32 device always operates in Half-rate mode. This bit must be set during initialization.

1 = Half-rate mode0 = Full-rate mode

bit 2-0 Unimplemented: Read as '0'

Register 55-22	DDRCMD1x: DDR Host	Command 1	Register 'x' (	$\mathbf{\dot{x}}' = 0 \text{ through 15}$
NEGISIEI JJ-ZZ.		. Communana i	IVERISIEI V I	A = 0 ((() () () ()

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				MDALC	MD<7:0>			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	WENCMD2	CASCMD2	RASCMD2					
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	CSCMD2<2:0>			CLKENCMD2	WENCMD1	CASCMD1	RASCMD1	CSCMD1<7>
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0			CLKENCMD1					

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 MDALCMD<7:0>: Mode Address Low Command bits

These bits specify the value to be driven on the SDRAM address bits 7 through 0 when issuing the command.

bit 23 WENCMD2: Write Enable Command 2 bit

This bit specifies the value to be driven on WE\_N on the second and subsequent cycles of issuing the command.

bit 22 CASCMD2: Column Address Strobe Command 2 bit

This bit specifies the value to be driven on CAS\_N on the second and subsequent cycles of issuing the command

bit 21 RASCMD2: Row Address Strobe Command 2 bit

This bit specifies the value to be driven on RAS\_N on the second and subsequent cycles of issuing the command.

bit 20-13 CSCMD2<7:0>: Chip Select Command 2 bits

These bits specify the value to be driven on the CS\_N signals (maximum of 8) on the second and subsequent cycles of issuing the command.

bit 12 CLKENCMD2: Clock Enable Command 2 bit

This bit specifies the value to be driven on CKE on the second and subsequent cycles of issuing the command.

bit 11 WENCMD1: Write Enable Command 1 bit

This bit specifies the value to be driven on the WE\_N on the first cycle of issuing the command.

bit 10 CASCMD1: Column Address Strobe Command 1 bit

This bit specifies the value to be driven on the CAS\_N on the first cycle of issuing the command.

bit 9 RASCMD1: Row Address Strobe Command 1 bit

This bit specifies the value to be driven on the RAS\_N on the first cycle of issuing the command.

bit 8-1 CSCMD1<7:0>: Chip Select Command 1 bit

These bits specify the value to be driven on the CS\_N signals (maximum of 8) on the first cycle of issuing the command.

bit 0 CLKENCMD1: Clock Enable Command 1 bit

This bit specifies the value to be driven on CKE on the first cycle of issuing the command.

Register 55-23: DDRCMD2x: DDR Host Command 2 Register 'x' ('x' = 0 through 15)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22,46	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	_	_	WAIT	<8:5>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8		WAIT<4:0> BNKADDRCMD<2:0>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				MDADDRH	ICMD<7:0>			

 $R = Readable \ bit$   $W = Writable \ bit$   $U = Unimplemented \ bit$ , read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 WAIT<8:0>: Wait Command bits

These bits specify the number of clock cycles to wait after issuing a command before issuing the next command.

bit 10-8 BNKADDRCMD<2:0>: Bank Address Command bit

These bits specify the value to be driven on the bank address bits when issuing the command.

bit 7-0 MDADDRHCMD<7:0>: Mode Address High Command bits

These bits specify the value to be driven on the SDRAM address bits 15 through 8 when issuing the command.

Register 55-24: DDRSCLSTART: DDL Self-Calibration Logic Start Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0
31:24	_	_	_	SCLSTART <sup>(1)</sup>	_	SCLEN	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10					_			_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_		_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
7:0			_	_	_	_	SCLUBPASS	SCLLBPASS

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28 SCLSTART: Start Self-Calibration Logic bit<sup>(1)</sup>

1 = Start self-calibration

0 = Do not start self-calibration

bit 27 **Unimplemented:** Read as '0'

bit 26 SCLEN: Start Self-Calibration Logic Enable bit

1 = Enable dynamic self-calibration logic

0 = Disable dynamic self-calibration logic

bit 25-2 Unimplemented: Read as '0'

bit 1 SCLUBPASS: Self-Calibration Logic Upper Data Byte Status bit

1 = Self-calibration logic for upper data byte has passed

0 = Self-calibration logic for upper date byte has failed

bit 0 SCLLBPASS: Self-Calibration Logic Lower Data Byte Status bit

1 = Self-calibration logic for lower data byte has passed

0 = Self-calibration logic for lower date byte has failed

**Note 1:** This bit is set by hardware when the SCL process is complete.

Register 55-25: DDRSCLLAT: DDL Self-Calibration Logic Latency Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.0	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0
7.0		DDRCLK	DY<3:0>	•	CAPCLKDY<3:0>			

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 DDRCLKDLY<3:0>: DDR Clock Delay bits

The recommended value is 4.

bit 3-0 CAPCLKDLY<3:0>: Capture Clock Delay bits

The recommended value is 3.

### Register 55-26: DDRSCLCFG0: DDR SCL Configuration Register 0

•				•	•			
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
31:24	_	_	_	_	_	_	_	ODTCSW
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_	_	_	_	_
7:0	R/W-1	R/W-0	R/W-1	R/W-1	U-0	U-0	R/W-0	R/W-1
		RCASL	AT<3:0>		_	_	DDR	BURST8

Legend:

bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-25 Unimplemented: Read as '0'

bit 24 ODTCSW: On-Die Termination Chip Select Write bit

1 = ODT is turned on to the DRAM on CS0 during writes performed by the SCL 0 = ODT is turned off to the DRAM on CS0 during writes performed by the SCL.

bit 23-8 Unimplemented: Read as '0'

bit 7-4 **RCASLAT<3:0>:** Read CAS Latency bits DRAM read CAS latency in clock cycles.

bit 3-2 Unimplemented: Read as '0'

bit 1 DDR: DDR bit

1 = DDR is connected 0 = DDR is not connected **BURST8:** PHY Burst 8 bit

1 = DRAM is in Burst 8 mode while running a SCL test

0 = DRAM is in Burst 4 mode while running a SCL test. This bit should always be set for devices operating in Half-rate mode.

Register 55-27: DDRSCLCFG1: DDR SCL Configuration Register 1

	- <b>3</b>								
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	_	_	_	_	_	_	_	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	_	_	_	_	_	_	_	_	
15:8	U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	
15.6	_	_	_	DBLREFDLY		WCASL	AT<3:0>		
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	
7:0	_	_	_	_	_	_	_	SCLCSEN	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12 DBLREFDLY: Double Reference Delay bit

Determines whether the PHY will delay a SCL operation following an acknowledge by one or two time intervals. The time interval is a function of the hardware design.

1 = SCL operation delay is doubled

0 = SCL operation delay is not doubled

bit 11-8 WCASLAT<3:0>: Write CAS Latency bits

DRAM write CAS latency in clock cycles.

bit 7-1 Unimplemented: Read as '0'

bit 0 SCLCSEN: SCL Chip Select Enable bit

1 = Run SCL on Chip Select 0

0 = Do not run SCL on Chip Select 0

Register 55-28: DDRPHYPADCON: DDR PHY Pad Control Register

toglotor of 101 PPIX 1111 / POOT PPIX 1111 I da Common Rogiotor										
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	R/W-1	R/W-0	R/W-1	U-0	U-0	U-0	U-0		
31.24	_	PREAMB	DLY<1:0>	RCVREN	_	_	_	_		
22,46	R/W-0 R/W-1		R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0		
23:16	DRVSTRPFET<3:0>					DRVSTRN	NFET<3:0>			
	U-0	R/W-1	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
15:8	_	HALFRATE	WR CMDDLY	_	_	_	NOEXTDLL	EOEN CLKCYC		
	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1		
7:0	ODTPUCAL<1:0> ODTP		ODTPDO	CAL<1:0>	ADDC DRVSEL	DAT DRVSEL	ODTEN	ODTSEL		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30-29 PREAMBDLY<1:0>: Preamble Delay bits

Controls the length of the preamble for writes.

11 = Reserved

10 = 1 cycle preamble

01 = 1.5 cycle preamble

00 = 2 cycle preamble

bit 28 RCVREN: Receiver Enable bit

1 = Pad receivers on bidirectional I/Os are turned ON

0 = Pad receivers on bidirectional I/Os are turned OFF

bit 27-24 Unimplemented: Read as '0'

bit 23-20 DRVSTRPFET<3:0>: PFET Drive Strength bits

Pad PFET driver output impedance adjustment control

1111 = Maximum drive strength

•

.

0000 = Minimum drive strength.

bit 19-16 DRVSTRNFET<3:0>: NFET Drive Strength bits

Pad NFET driver output impedance adjustment control

1111 = Maximum drive strength

•

•

0000 = Minimum drive strength.

bit 15 Unimplemented: Read as '0'

bit 14 HALFRATE: Half Rate bit

1 = Controller clock is running at half rate with respect to PHY

0 = Controller clock is running at full rate with respect to PHY

bit 13 WRCMDDLY: Write Command Delay bit

This bit should be set to '1' if write latency (WL) is an even number.

1 = Write command delay

0 = No Write command delay

bit 12-10 Unimplemented: Read as '0'

bit 9 NOEXTDLL: No External DLL bit

1 = Use internal digital DLL.

0 = Use external DLL.

### Register 55-28: DDRPHYPADCON: DDR PHY Pad Control Register (Continued) **EOENCLKCYC:** Extra Output Enable bit 1 = Drive pad output enabled for an extra clock cycle after a write burst 0 = Drive pad output is not enabled for an extra clock cycle after a write burst ODTPUCAL<1:0>: On-Die Termination Pull-up Calibration bits bit 7-6 11 = Maximum ODT impedance 00 = Minimum ODT impedance bit 5-4 ODTPDCAL<1:0>: On-Die Termination Pull-down Calibration bits 11 = Maximum ODT impedance 00 = Minimum ODT impedance ADDCDRVSEL: Address and Control Pads Drive Strength Select bit bit 3 1 = Full Drive Strength 0 = 60% Drive Strength **DATDRVSEL:** Data Pads Drive Strength Select bit bit 2 1 = Full Drive Strength 0 = 60% Drive Strength **ODTEN:** On-Die Termination Enable bit bit 1 1 = ODT Enabled 0 = ODT Disabled bit 0 **ODTSEL:** On-Die Termination Select bit 1 = 150 ohm On-Die Termination 0 = 75 ohm On-Die Termination

## Register 55-29: DDRPHYDLLR: DDR PHY DLL Recalibrate Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
31:24		DLYSTV	'AL<3:0>		_	DISRECALIB	RECALIBCNT<17:16>	
23:16	R/W-0	R/W-0						
23.10				RECALIE	BCNT<15:8>			
15:8	R/W-0	R/W-0						
15.6				RECALI	BCNT<7:0>			
7:0	U-0	U-0						
7.0	_	_	_	_	_	_	_	_

R = Readable bit

Legend:

W = Writable bit U = Unimplemented bit, read as '0'

'1' = Bit is set '0' = Bit is cleared -n = Value at POR x = Bit is unknown

bit 31-28 DLYSTVAL<3:0>: Delay Start Value bits

The start value of the digital DLL master delay line. The recommended value is '0011'.

bit 27 Unimplemented: Read as '0'

bit 26 **DISRECALIB:** Disable Recalibration bit

1 = Do not recalibrate the digital DLL after the first time

0 = Recalibrate the digital DLL in accordance with the value of the RECALIBCNT<17:0> bits

RECALIBCNT<17:0>: Recalibration Count bits bit 25-8

Determines the period of recalibration of the digital DLL in units of (256 \* PHY clock cycles).

bit 7-0 Unimplemented: Read as '0'

Register 55-30: DDRPHYCLKDLY: DDR PHY Clock Delta Delay Register

	, ,							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_			_	_	_	-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		-		-	1			1
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6		-		-	1			1
7.0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
7:0	_	_	SCLUBPASS <sup>(1)</sup>	SCLLBPASS <sup>(1)</sup>	_	CLKE	DLYDELTA<	2:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-6 Unimplemented: Read as '0'

bit 5 SCLUBPASS: Self-calibration Logic Upper Data Byte Status bit (1)

1 = Self-calibration logic for upper data byte is passed0 = Self-calibration logic for upper data byte is failed

bit 4 SCLLBPASS: Self-calibration Logic Lower Data Byte Status bit<sup>(1)</sup>

1 = Self-calibration logic for lower data byte is passed0 = Self-calibration logic for lower data byte is failed

bit 3 Unimplemented: Read as '0'

bit 2-0 CLKDLYDELTA<2:0>: DDR Clock Delay Delta bits

These bits indicate the SCL latency setting programmed per byte lane. These bits are automatically programmed by SCL logic and can also be programmed by the user. This bit is specifically useful in case of SCL retires.

111 = 7 DDR clocks 110 = 6 DDR clocks

•

•

000 = 6 DDR clocks

Note 1: These bits indicate the same status as the SCLLBPASS (DDRSCLSTART<0>) and SCUBPASS (DDRSCLSTART<0>) bits.

### 55.3 MODES OF OPERATION

The Dual Data Rate (DDR) Controller and Physical Interface (PHY) implement the necessary controls for an external memory bus interface using DDR SDRAM.

The DDR Controller operates in Half-rate mode, providing internal 32-bit wide buffered data in its read queue when connected to 16-bit SDRAM devices. Half-rate mode means that the clock between the controller and the PHY is half the rate of the clock between the PHY and the SDRAM.

DDR Controller and PHY features:

- Controller: Compatible with the DDR PHY Interface (DFI) Version 2.1 Specification
- PHY: Compatible with the DFI Version 3.0 Specification
- Self-Calibration Logic (SCL)
- · Half-rate mode operation
- · 16-bit memory interface, 32-bit bus interface
- Programmable On-Die Termination (ODT)
- · Self-Refresh

The DDR Controller is organized in the form of target interfaces that handle transactions to and from the system bus. The target interfaces share access to the memory controller through an arbiter. The arbitration parameters for each target can be programmed separately (see Figure 55-1: "DDR SDRAM Controller Block Diagram").

### 55.3.1 Arbiter Configuration

The arbiter shares access to the memory controller across all targets. Each command from a target to the arbiter is for one SDRAM burst. Target bandwidth allocation and the number of consecutive bursts from a target are controlled by the programmed arbitration parameters for each target.

The arbitration parameters are controlled by the registers listed in Table 55-2:

Table 55-2: Arbiter Configuration Registers

Register	See	Function
DDRTSEL	Register 55-1	Target for which the arbitration parameter is to be programmed
DDRMINLIM	Register 55-2	Minimum number of DDR (2-cycle) consecutive bursts for that target
DDRREQPER	Register 55-3	Time-out before raising priority of target if MINCMD bursts have not been serviced
DDRMINCMD	Register 55-4	Number of target bursts not serviced by arbiter within (REQPER * 4) clocks needed to raise target priority

To program an arbitration parameter for a target, the TSEL <7:0> bits (DDRTSEL<7:0>) must first be programmed with the target number multiplied by the size of the field being programmed. For example, the size of the MINLIM field (DDRMINLIM<4:0>) is five; therefore, to program MINLIM for Target 0, TSEL should be programmed to 0; for Target 1, TSEL should be programmed to 5; for Target 2, TSEL should be programmed to 10, and so on.

The unit of each data transfer is one burst. For controller initialization, the burst length can be specified in bytes or cycles. The burst length is fixed, depending on the mode (Full or Half) of the controller. In Half-rate mode, the burst length is always eight. The size in bytes of each burst is the SDRAM data path width times the burst length. For the PIC32 device, the burst size in bytes is 16, and the burst length in cycles is two. These values are used during controller initialization:

- Burst length = 8
- BS (burst size in bytes) = 16
- BL (burst length in cycles) = 2

The MINLIM value controls the number of consecutive bursts for a target that will be transferred before switching to another target. For example, to guarantee 64-byte continuous accesses for a target, MINLIM value for that target should be programmed to 4.

The arbiter attempts to optimize bandwidth utilization by giving high priority to open row accesses and by rotating accesses across banks. These optimization considerations are applied when more than one target is requesting data transfer at a time and none of the targets must be given higher priority than others because of a request period timeout. A request period timeout occurs when a target has requested access for longer than the number of clocks defined by REQPER and MINCMD. If the target has been requesting access for (REQPER \* 4) clocks and MINCMD bursts have not been serviced for that target, then that target's requests are treated with high priority until those conditions are satisfied.

The user can use the arbitration parameters to tune performance based on the amount of data needed to be transferred by each target. General formulas for calculating the arbitration parameters:

- MINCMD = BT / (BS \* EF)
- REQPER = (CT/4) \* (DDR\_controller\_clk\_freq / (cpu\_clk\_freq \* EF))
- BT = bytes needing to be transferred
- BS = burst size in bytes of each DDR read or write burst
- CT = Target clock cycles in which BT bytes need to be transferred
- EF = efficiency factor (≥ 1)

For example, a target must transfer 2000 bytes in 1000 target clock cycles, the DDR burst size is 16 bytes, the DDR Controller clock frequency is 200 MHZ, and the target clock frequency is 200 MHz. Using an efficiency factor of 1.5:

- MINCMD = 2000 / (16 \* 1.5), which is approximately 83
- REQPER = (1000/4) \* (200/(200 \* 1.5)), which is approximately 167

The efficiency factor can be the same for the two values or they may differ. Adjustment can be made to the efficiency factors until the desired performance is achieved.

### 55.4 DDR CONTROLLER CONFIGURATION AND TIMING

The DDR controller has registers to configure the controller, control the timing between commands issued to the SDRAM, and control the timing of data transfers. The register values are determined by the clock speed and the characteristics of the SDRAM.

### 55.4.1 Address Configuration

To the user, the address space of the SDRAM is one contiguous, byte-accessible block of memory. Internally, the SDRAM controller accesses the SDRAM in terms of Chip Selects, columns, rows, and banks.

**Note:** The least significant address bit of the controller is dependent on the width of the SDRAM. For example, if the SDRAM is 16 bits wide, the LSB of the memory controller is bit 1 of the user address, as calculated in the following formula:

controller\_address = user\_address/(sdram\_data\_width in bytes).

The translation between user address space and SDRAM accesses is controlled by the Memory Configuration registers. The controller address can be organized by any sequence of the four fields. For example, the address may be specified as:

- {CS, ROW, BA, COL}
- {ROW, CS, BA, COL}, etc.,

#### where.

- CS = Chip Select bits
- BA = Bank address bits
- ROW = Row address bits
- COL= Column address bits

The column address may be split into two fields, COL\_ADDR\_HI and COL\_ADDR\_LO, where COL\_ADDR\_HI are the MSBs of the column address and COL\_ADDR\_LO are the LSBs of the column address.

Splitting the column address into two fields may be useful if the user wants to place the bank address and/or the Chip Select address bits in the middle of the column address bits. This may help performance in a system where data accesses are random and it is helpful to increase the probability that consecutive commands go to different banks.

The controller address is formed by programming the address shift and mask of each field into the memory configuration registers. The position is derived from the number of bits of each field and the sequence of the fields that make up the address. The mask is used to mask off the bits not corresponding to the related field.

The number of Chip Selects is a function of the design of the controller, and can be obtained from the specific PIC32 device data sheet. The memory controller recognizes that banks on different Chip Selects are different, and therefore, combines the Chip Select address and bank address into one effective field. There are no Chip Select address bits if there is only one Chip Select in the system.

The size of BA, ROW, and COL must be obtained from the data sheet of the DRAM in use.

To program the memory configuration address shift and mask bits correctly, the address organization and DRAM geometry must be known. Example 55-1 uses a controller with one Chip Select and the Winbond W972516KG DDR SDRAM.

**Preliminary** 

#### **Example 55-1: Memory Configuration Setup**

Function	Value	Units
CS	1	bit
BA	2	bits
ROW	13	bits
COL	9	bits
sdram_data_width	2	bytes

Address organization = {CS, ROW, BA, COL}

The column address field is the least significant field in the sequence. It is specified by programming the upper address right-shift, and a mask for both the upper and lower portions of the address. The upper address right-shift specifies how many bits the controller address should be right-shifted to put the high part of the column address in position to the immediate left of the low part of the column address. The masks specify the number of bits in each part of the address.

column address = ((controller address >> COLHADDR) & (COLADDRHMASK)) | (controller address & COLADDRLMASK)

For this example, the column address is not split, therefore COLHADDR is 0. The entire address is contained in the low field, and the mask is the number of bits in the entire address.

CLHADDR (DDRMEMCFG0<28:24>) = 0x00 CLADDRLMASK (DDRMEMCFG3<12:0>) = 0x1FF CLADDRHMASK (DDRMEMCFG2<12:0>) = 0x00

In this example, the bank address is shifted by the number of bits in the column address, to bring the bank address to the right most bit position. The mask corresponds to the number of bits in the bank address.

BNKADDR (DDRMEMCFG0<12:8>) = 0x09 BNKADDRMASK (DDRMEMCFG4<2:0>) = 0x03

The row address field must be shifted by the sum of the number of bits in the column and bank addresses. The mask corresponds to the number of bits in the row address.

RWADDR (DDRMEMCFG0<4:0>) = 0x0BRWADDRMSK (DDRMEMCFG1<12:0>) = 0x1FFF

The Chip Select address field is shifted by the sum of the previous fields (COL, BA, ROW). Because this device has only one Chip Select, the address mask is zero.

CSADDR (DDRMEMCFG0<19:16>) = 0x18

CSADDR (DDRMEMCFG0<19:16>) = 0x18CSADDRMASK (DDRMEMCFG4<8:6>) = 0x00

#### 55.4.2 Timing Configuration

To operate reliably, SDRAM requires time delays between various events. Those delays are programmed into the controller as part of the initialization process. Minimum delay times are specified by the SDRAM manufacturer, and are included in the data sheet for the SDRAM device. Delay times are specified in units of time, but because the SDRAM controller clock speed may vary between implementations, the delays are programmed in units of clock pulses.

SDRAM delay parameters are standardized across controllers and devices. Table 55-3 lists the SDRAM parameters required to calculate delay configuration register values for the DDR Controller. The formulas used to convert SDRAM parameters into register values are provided in Table 55-4.

Note: All fractional results are rounded up to the nearest number of clocks.

Table 55-3: SDRAM Timing Parameters

Parameter	Description	Units
tRFC	Auto-refresh Cycle Time	ns
tWR	Write Recovery Time	ns
tRP	Precharge-to-Active Command Delay Time	ns
tRCD	Active-to-Read/Write Command Delay Time	ns
tRRD	Row-to-Row (RAS to RAS) Command Delay Time	ns
tWTR	Write-to-Read Command Delay Time	ns
tRTP	Read-to-Precharge Command Delay Time	ns
tDLLK	DLL Lock Delay Time	nClk
tRAS	Active-to-Precharge Minimum Command Delay Time	ns
tRC	Row Cycle Time	ns
tFAW	Four Bank Activation Window	ns
tMRD	Mode Register Set Command Cycle Delay	nClk
tXP	Power-Down Exit Delay	nClk
tCKE	Power-Down Minimum Delay	nClk
tCKESR	Self-Refresh Minimum Delay	nClk
RL	CAS Latency	nClk
tRFI	Average Periodic Refresh Interval	μs
WL	Write Latency	nClk
BL	Burst Length (in cycles)	nClk

**Legend:** nClk = Number of clocks

## **PIC32 Family Reference Manual**

Table 55-4: DRAM Controller Timing

W2PCHRGDLY         (WPCHRGDLY         (WPCHRGDLY         nCI           W2PCHRGDLY         (WPCHRGDLY         (WPCHRGDLY         nCI           W2PCHRGDLY         (WPCHRGDLY         (WPCHRGDLY         nCI           W2PCHRGDLY         (DRDLYCFG2<20)         Precharge-to-Active Command Delay Time         (RP/CTL_CLK_PER) - 1         nCI           PCHRG2RASDLY (DDRDLYCFG2<27:24>)         Active-to-Read/Write Command Delay Time         (IRCD/CTL_CLK_PER) - 1         nCI           RAS2RASDLY (DDRDLYCFG2<29:16:6)         Row-to-Row (RAS to RAS) Command Delay Time         (IRRD/CTL_CLK_PER) - 1         nCI           W2RDLY         (3:0)         (DDRDLYCFG0<3:0>)         Write-to-Read Command Delay Time         (WTR/CTL_CLK_PER) - 1         nCI           W2RCSDLY         (3:0)         (DDRDLYCFG0<4:7>)         Write-to-Read Command Delay Time         (WTR/CTL_CLK_PER) + WL + BL         nCI           W2RCSDLY         (3:0)         (DDRDLYCFG0<2:7*a)         Write-to-Read Chip Select Command Delay Time         (WZRDLY -1) or 3, whichever is greater         nCI           R2PCHRGDLY (DDRDLYCFG2         Read-to-Precharge Command Delay Time         (IRTP/CTL_CLK_PER) + BL - 2         nCI           SLFREFEXDLY         (DDRDLYCFG1<15:8>)         DL Lock Delay Time         IDLLK/2 - 2         nCI           RAS2PCHRGDLY (DDRDLYCFG3<13:3:8>)         Active-t	Delay Configuration Register Bits	Description	Formula	Units
W2PCHRGDLY         (DRDLYCFG2<-26>)         recharge-to-Active Command Delay time         time/CTL_CLK_PER         nCi           PCHRGALLDLY (DDRDLYCFG2<-27:24>)         Precharge-to-Active Command Delay time         tiRP/CTL_CLK_PER) - 1         nCi           RAS2CASDLY (DDRDLYCFG2<-23:20>)         Active-to-Read/Write Command Delay time         tiRCD/CTL_CLK_PER) - 1         nCi           RAS2RASDLY (DDRDLYCFG2<-219:16>)         Row-to-Row (RAS to RAS) Command Delay time         tiWTRDLYCFG2<-219:16>         nCi           W2RDLY<-3:00 (DDRDLYCFG0<-3:00-)	REFDLY (DDRREFCFG<23:16>)	Minimum Refresh-to-Refresh Delay	tRFC/CTL_CLK_PER - 1	nClk
Time	,	Write Recovery Time	(tWR/CTL_CLK_PER) + WL + BL	nClk
Time	PCHRGALLDLY (DDRDLYCFG2<3:0>)	,	tRP/CTL_CLK_PER	nClk
RAS2RASDLY (DDRDLYCFG2<19:16>)   Row-to-Row (RAS to RAS) Command   ((IRRD/CTL_CLK_PER) - 1)   Delay Time   (WZRDLY<3:0> (DDRDLYCFG0<3:0>)   Write-to-Read Command Delay Time   (tWTR/CTL_CLK_PER) + WL + BL   DELAY (DDRDLYCFG1<2:7>)   Write-to-Read Chip Select Command   (W2RDLY-1) or 3, whichever is greater   Miles (Part of the Ward (DDRDLYCFG1<2:4>)   Write-to-Read Chip Select Command   (W2RDLY-1) or 3, whichever is greater   Miles (REP) + WL + BL   DELAY (DDRDLYCFG1<28>)   Delay Time   (RTP/CTL_CLK_PER) + BL - 2   DELAY (DDRDLYCFG1<4:5:8>)   Read-to-Precharge Command Delay   (RTP/CTL_CLK_PER) + BL - 2   DELAY (DDRDLYCFG1<4:5:8>)   DLL Lock Delay Time   (IRRAS/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RAS/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RAS/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - 2   DLL Lock Delay Time   (RC/CTL_CLK_PER) + BL - BL + BL + BL + BL + BL + BL + BL	PCHRG2RASDLY (DDRDLYCFG2<27:24>)	,	(tRP/CTL_CLK_PER) - 1	nClk
Delay Time   Wite-to-Read Command Delay Time   Write-to-Read Chip Select Command   Write-to-Read Chip Select Command   Write-to-Read Chip Select Command   Write-to-Read Chip Select Command Delay Time   Write-Read Chip Select Delay   Write-Read Chip Select Command Delay Time   Write-Read Chip Select Delay   Write-Read Chip Select Delay   Write-Read Chip Select Command Delay Time   Write-Read Chip Select Delay   Write-Read	RAS2CASDLY (DDRDLYCFG2<23:20>)	,	(tRCD/CTL_CLK_PER) - 1	nClk
W2RDLY         (DDRDLYCFG1<27>)         Write-to-Read Chip Select Command (W2RDLY -1) or 3, whichever is greater witchever is greater plant of the process of th	RAS2RASDLY (DDRDLYCFG2<19:16>)	,	((tRRD/CTL_CLK_PER) - 1)	nClk
W2RCSDLY<4> (DDRDLYCFG1<28>)         Delay Time         whichever is greater           R2PCHRGDLY (DDRDLYCFG2<11:8>)         Read-to-Precharge Command Delay Time         (IRTP/CTL_CLK_PER) + BL - 2 nCl Time           SLFREFEXDLY<6.0 (DDRDLYCFG1<15:8>)         DLL Lock Delay Time         IDLLK/2 - 2 nCl DLLK/2 -	,	Write-to-Read Command Delay Time	(tWTR/CTL_CLK_PER) + WL + BL	nClk
Time	` '	•	, ,	nClk
SLFREFEXDLY         (DDRDLYCFG1<30>)         Active-to-Precharge Minimum Command Delay Time         (IRAS/CTL_CLK_PER) - 1         nCI           RAS2RASSBNKDLY (DDRDLYCFG3<13:8>)         Row Cycle Time         (tRC/CTL_CLK_PER) - 1         nCI           FAWTDLY (DDRDLYCFG3<21:16>)         Four Bank Activation Window         (tFAW/CTL_CLK_PER) - 1         nCI           DDRCMD2x<19:11>         Mode Register Set Command Cycle Delay         tMRD * CLK_PER         nCI           PWRDNEXDLY (DDRDLYCFG1<25:20>)         Power-Down Exit Delay         tXP - 1 or tCKE - 1 whichever is greater         nCI           SLFREFMINDLY (DDRDLYCFG1<7:0>)         Self-Refresh Minimum Delay         tCKE - 1         nCI           PWRDNMINDLY (DDRDLYCFG1<19:16>)         Power-Down Minimum Delay         (tCKE/CTL_CLK_PER) - 1         nCI           REFCNT (DDRREFCFG<15:0>)         Read-Modify-Write Delay         RL - WL + 3         nCI           REFCNT (DDRREFCFG<15:0>)         Average Refresh Count         (tRFI/CTL_CLK_PER) - 2         nCI           R2WDLY (DDRDLYCFG0<27:24>)         Read-to-Write Delay         BL + 2         nCI           W2WCSDLY         BL - 1         nCI           W2WCSDLY         BL - 1         nCI           R2RCSDLY (DDRDLYCFG0<19:16>)         Write-to-Write Delay         BL - 1         nCI           R2RCSDLY (DDRDLYCFG0<15:	R2PCHRGDLY (DDRDLYCFG2<11:8>)	· ·	(tRTP/CTL_CLK_PER) + BL - 2	nClk
Command Delay Time           RAS2RASSBNKDLY (DDRDLYCFG3<13:8>)         Row Cycle Time         (tRC/CTL_CLK_PER) - 1         nCI           FAWTDLY (DDRDLYCFG3<21:16>)         Four Bank Activation Window         (tFAW/CTL_CLK_PER) - 1         nCI           DDRCMD2x<19:11>         Mode Register Set Command Cycle Delay         tMRD * CLK_PER         nCI           PWRDNEXDLY (DDRDLYCFG1<25:20>)         Power-Down Exit Delay         tXP - 1 or tCKE - 1 whichever is greater         nCI           SLFREFMINDLY (DDRDLYCFG1<7:0>)         Self-Refresh Minimum Delay         tCKE - 1         nCI           PWRDNMINDLY (DDRDLYCFG1<19:16>)         Power-Down Minimum Delay         tCKE/CTL_CLK_PER) - 1         nCI           RMWDLY (DDRDLYCFG0<31:28>)         Read-Modify-Write Delay         RL – WL + 3         nCI           REFCNT (DDRREFCFG<15:0>)         Average Refresh Count         (tRFI/CTL_CLK_PER) - 2         nCI           R2WDLY (DDRDLYCFG0<27:24>)         Read-to-Write Delay         BL + 2         nCI           W2WCSDLY<3:0> (DDRDLYCFG0<23:20>)         Write-to-Write Chip Select Delay         BL - 1         nCI           W2WDLY (DDRDLYCFG0<19:16>)         Write-to-Write Delay         BL - 1         nCI           R2RCSDLY (DDRDLYCFG0<1:8>)         Read-to-Read Chip Select Delay         BL - 1         nCI           R2RDLY (DDRDLYCFG3<31:28	,	DLL Lock Delay Time	tDLLK/2 - 2	nClk
FAWTDLY (DDRDLYCFG3<21:16>) Four Bank Activation Window (IFAW/CTL_CLK_PER) - 1 DDRCMD2x<19:11> Mode Register Set Command Cycle Delay  PWRDNEXDLY (DDRDLYCFG1<25:20>) Power-Down Exit Delay  IXP - 1 or tCKE - 1 whichever is greater  SLFREFMINDLY (DDRDLYCFG1<7:0>) Self-Refresh Minimum Delay ICKE - 1 PWRDNMINDLY (DDRDLYCFG1<19:16>) Power-Down Minimum Delay ICKE/CTL_CLK_PER) - 1 RICI RMWDLY (DDRDLYCFG0<31:28>) Read-Modify-Write Delay RL - WL + 3 REFCNT (DDRREFCFG<15:0>) Read-Modify-Write Delay RL - WL + 3 RCI REFCNT (DDRDLYCFG0<27:24>) Read-to-Write Delay Read-to-Write Delay RL - 1 REPORT (DDRDLYCFG0<27:24>) Read-to-Write Delay RL - 1 REPORT (DDRDLYCFG0<19:16>) Write-to-Write Chip Select Delay RL - 1 REPORT (DDRDLYCFG0<15:12>) Read-to-Read Chip Select Delay RL - 1 REPORT (DDRDLYCFG0<11:8>) Read-to-Read Delay RL - 1 REPORT (DDRDLYCFG0<11:8>) Read-to-Read Delay RL - 3 READ-TO-READ DELAY READ-TO-READ-TO-READ DELAY READ-TO-READ-	RAS2PCHRGDLY (DDRDLYCFG3<3:0>)		(tRAS/CTL_CLK_PER) - 1	nClk
DDRCMD2x<19:11>         Mode Register Set Command Cycle Delay         tMRD * CLK_PER         nCl           PWRDNEXDLY (DDRDLYCFG1<25:20>)         Power-Down Exit Delay         tXP - 1 or tCKE - 1 whichever is greater         nCl           SLFREFMINDLY (DDRDLYCFG1<7:0>)         Self-Refresh Minimum Delay         tCKE - 1         nCl           PWRDNMINDLY (DDRDLYCFG1<19:16>)         Power-Down Minimum Delay         (tCKE/CTL_CLK_PER) - 1         nCl           RMWDLY (DDRDLYCFG0<31:28>)         Read-Modify-Write Delay         RL - WL + 3         nCl           REFCNT (DDRREFCFG<15:0>)         Average Refresh Count         (tRFI/CTL_CLK_PER) - 2         nCl           R2WDLY (DDRDLYCFG0<27:24>)         Read-to-Write Delay         BL + 2         nCl           W2WCSDLY<3:0> (DDRDLYCFG0<23:20>)         Write-to-Write Chip Select Delay         BL - 1         nCl           W2WDLY (DDRDLYCFG0<15:12>)         Read-to-Read Chip Select Delay         BL - 1         nCl           R2RCSDLY (DDRDLYCFG0<15:12>)         Read-to-Read Delay         BL - 1         nCl           R2RDLY (DDRDLYCFG3<31:28>)         Read Burst End Delay         RL + 3         nCl           RBENDDLY (DDRXFERCFG<3:0)	RAS2RASSBNKDLY (DDRDLYCFG3<13:8>)	Row Cycle Time	(tRC/CTL_CLK_PER) - 1	nClk
Delay  PWRDNEXDLY (DDRDLYCFG1<25:20>)  Power-Down Exit Delay  tXP - 1 or tCKE - 1 whichever is greater  SLFREFMINDLY (DDRDLYCFG1<7:0>)  Self-Refresh Minimum Delay  tCKE - 1  PWRDNMINDLY (DDRDLYCFG1<19:16>)  Power-Down Minimum Delay  (tCKE/CTL_CLK_PER) - 1  nCl  RMWDLY (DDRDLYCFG0<31:28>)  Read-Modify-Write Delay  RL - WL + 3  nCl  REFCNT (DDRREFCFG<15:0>)  Average Refresh Count  REFCNT (DDRDLYCFG0<27:24>)  Read-to-Write Delay  BL + 2  nCl  W2WCSDLY<3:0> (DDRDLYCFG0<23:20>)  Write-to-Write Chip Select Delay  BL - 1  nCl  R2RCSDLY (DDRDLYCFG0<15:12>)  Read-to-Read Chip Select Delay  BL - 1  nCl  R2RCSDLY (DDRDLYCFG0<11:8>)  Read-to-Read Delay  RL + 3  nCl  REBNDDLY (DDRDLYCFG3<31:28>)  Read Burst End Delay  NXTDATRQDLY (DDRXFERCFG<3:0)  Next Data Available Delay  NXTDATAVDLY<3:0> (DDRDLYCFG1<28>)  Next Data Available Delay  RL + 4  nCl	FAWTDLY (DDRDLYCFG3<21:16>)	Four Bank Activation Window	(tFAW/CTL_CLK_PER) - 1	nClk
SLFREFMINDLY (DDRDLYCFG1<7:0>) Self-Refresh Minimum Delay tCKE - 1 nCl PWRDNMINDLY (DDRDLYCFG1<19:16>) Power-Down Minimum Delay (tCKE/CTL_CLK_PER) - 1 nCl RMWDLY (DDRDLYCFG0<31:28>) Read-Modify-Write Delay RL - WL + 3 nCl REFCNT (DDRREFCFG<15:0>) Average Refresh Count (tRFI/CTL_CLK_PER) - 2 nCl R2WDLY (DDRDLYCFG0<27:24>) Read-to-Write Delay BL + 2 nCl W2WCSDLY<3:0> (DDRDLYCFG0<23:20>) Write-to-Write Chip Select Delay BL - 1 nCl W2WDLY (DDRDLYCFG0<19:16>) Write-to-Write Delay BL - 1 nCl R2RCSDLY (DDRDLYCFG0<15:12>) Read-to-Read Chip Select Delay BL nCl R2RCSDLY (DDRDLYCFG0<11:8>) Read-to-Read Delay BL - 1 nCl R2RDLY (DDRDLYCFG3<31:28>) Read-to-Read Delay BL - 1 nCl R2RDLY (DDRDLYCFG3<31:28>) Read Burst End Delay RL + 3 nCl NXTDATRQDLY (DDRXFERCFG<7:4>) Next Data Request Delay RL + 4 nCl NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) Next Data Available Delay RL + 4	DDRCMD2x<19:11>		tMRD * CLK_PER	nClk
PWRDNMINDLY (DDRDLYCFG1<19:16>) Power-Down Minimum Delay (tCKE/CTL_CLK_PER) - 1 nCl RMWDLY (DDRDLYCFG0<31:28>) Read-Modify-Write Delay RL – WL + 3 nCl REFCNT (DDRREFCFG<15:0>) Average Refresh Count (tRFI/CTL_CLK_PER) - 2 nCl R2WDLY (DDRDLYCFG0<27:24>) Read-to-Write Delay BL + 2 nCl W2WCSDLY<3:0> (DDRDLYCFG0<23:20>) Write-to-Write Chip Select Delay BL - 1 nCl W2WDLY (DDRDLYCFG0<19:16>) Write-to-Write Delay BL - 1 nCl R2RCSDLY (DDRDLYCFG0<15:12>) Read-to-Read Chip Select Delay BL - 1 nCl R2RDLY (DDRDLYCFG0<11:8>) Read-to-Read Chip Select Delay BL - 1 nCl R2RDLY (DDRDLYCFG0<11:8>) Read-to-Read Delay BL - 1 nCl RENDDLY (DDRDLYCFG3<31:28>) Read Burst End Delay RL + 3 nCl R2RDLY (DDRDLYCFG3<31:28>) Read Burst End Delay RL + 3 nCl NXTDATRQDLY (DDRXFERCFG<7:4>) Next Data Request Delay RL + 4 nCl NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) Next Data Available Delay RL + 4 nCl	PWRDNEXDLY (DDRDLYCFG1<25:20>)	Power-Down Exit Delay		nClk
RMWDLY (DDRDLYCFG0<31:28>) Read-Modify-Write Delay REFCNT (DDRREFCFG<15:0>) Read-Modify-Write Delay REFCNT (DDRREFCFG<15:0>) Read-to-Write Delay Read-to-Read Chip Select Delay Read-to-Read Delay Read-to-Read-to-Read-Delay Read-to-Read-Delay Read-to-Read-To-Read-Delay Read-to-Read-To-Read-Delay Read-to-Read-To-Read-To-Read-To-Read-To-Read-To-Rea	SLFREFMINDLY (DDRDLYCFG1<7:0>)	Self-Refresh Minimum Delay	tCKE - 1	nClk
REFCNT (DDRREFCFG<15:0>) Average Refresh Count (tRFI/CTL_CLK_PER) - 2 nCl R2WDLY (DDRDLYCFG0<27:24>) Read-to-Write Delay BL + 2 nCl W2WCSDLY<3:0> (DDRDLYCFG0<23:20>) Write-to-Write Chip Select Delay BL - 1 nCl W2WDLY (DDRDLYCFG0<19:16>) Write-to-Write Delay BL - 1 nCl R2RCSDLY (DDRDLYCFG0<15:12>) Read-to-Read Chip Select Delay BL nCl R2RDLY (DDRDLYCFG0<11:8>) Read-to-Read Delay BL nCl R2RDLY (DDRDLYCFG0<11:8>) Read-to-Read Delay BL nCl RENDDLY (DDRDLYCFG3<31:28>) Read Burst End Delay RL + 3 nCl NXTDATRQDLY (DDRXFERCFG<3:0) Next Data Request Delay WL - 2 nCl NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) Next Data Available Delay RL + 4 nCl NXTDATAVDLY<4> (DDRDLYCFG1<28>)	PWRDNMINDLY (DDRDLYCFG1<19:16>)	Power-Down Minimum Delay	(tCKE/CTL_CLK_PER) - 1	nClk
R2WDLY (DDRDLYCFG0<27:24>) Read-to-Write Delay BL + 2 nCl W2WCSDLY<3:0> (DDRDLYCFG0<23:20>) Write-to-Write Chip Select Delay BL - 1 nCl W2WDLY (DDRDLYCFG0<19:16>) Write-to-Write Delay BL - 1 nCl R2RCSDLY (DDRDLYCFG0<15:12>) Read-to-Read Chip Select Delay BL nCl R2RDLY (DDRDLYCFG0<11:8>) Read-to-Read Delay BL nCl RENDDLY (DDRDLYCFG3<31:28>) Read-to-Read Delay BL nCl RENDDLY (DDRDLYCFG3<31:28>) Read-to-Read Delay RL + 3 nCl RENDDLY (DDRDLYCFG3<31:28>) Read Burst End Delay RL + 3 nCl NXTDATRQDLY (DDRXFERCFG<3:0) Next Data Request Delay WL - 2 nCl NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) Next Data Available Delay RL + 4 nCl	RMWDLY (DDRDLYCFG0<31:28>)	Read-Modify-Write Delay	RL – WL + 3	nClk
W2WCSDLY<3:0> (DDRDLYCFG0<23:20>) Write-to-Write Chip Select Delay BL - 1 nCl W2WDLY (DDRDLYCFG0<19:16>) Write-to-Write Delay BL - 1 nCl R2RCSDLY (DDRDLYCFG0<15:12>) Read-to-Read Chip Select Delay BL nCl R2RDLY (DDRDLYCFG0<11:8>) Read-to-Read Delay BL - 1 nCl RENDDLY (DDRDLYCFG3<31:28>) Read-to-Read Delay RL + 3 nCl RENDDLY (DDRDLYCFG3<31:28>) Read Burst End Delay RL + 3 nCl NXTDATRQDLY (DDRXFERCFG<3:0) Next Data Request Delay WL - 2 nCl NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) Next Data Available Delay RL + 4 nCl	REFCNT (DDRREFCFG<15:0>)	Average Refresh Count	(tRFI/CTL_CLK_PER) - 2	nClk
W2WDLY (DDRDLYCFG0<19:16>) Write-to-Write Delay BL - 1 nCl R2RCSDLY (DDRDLYCFG0<15:12>) Read-to-Read Chip Select Delay BL nCl R2RDLY (DDRDLYCFG0<11:8>) Read-to-Read Delay BL - 1 nCl RENDDLY (DDRDLYCFG3<31:28>) Read Burst End Delay RL + 3 nCl NXTDATRQDLY (DDRXFERCFG<3:0) Next Data Request Delay WL - 2 nCl NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) Next Data Available Delay RL + 4 nCl	R2WDLY (DDRDLYCFG0<27:24>)	Read-to-Write Delay	BL + 2	nClk
R2RCSDLY (DDRDLYCFG0<15:12>) Read-to-Read Chip Select Delay BL R2RDLY (DDRDLYCFG0<11:8>) Read-to-Read Delay BL - 1 RENDDLY (DDRDLYCFG3<31:28>) Read Burst End Delay RL + 3 RCI NXTDATRQDLY (DDRXFERCFG<3:0) Next Data Request Delay WL - 2 RCI NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) NXTDATAVDLY<4> (DDRDLYCFG1<28>) Read Burst End Delay RL + 4 RCI NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) NEXT Data Available Delay RL + 4 RCI	W2WCSDLY<3:0> (DDRDLYCFG0<23:20>)	Write-to-Write Chip Select Delay	BL - 1	nClk
R2RDLY (DDRDLYCFG0<11:8>)  Read-to-Read Delay  READLY (DDRDLYCFG3<31:28>)  Read Burst End Delay  RL + 3  RCI  RXTDATRQDLY (DDRXFERCFG<3:0)  Next Data Request Delay  WL - 2  NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>)  NXTDATAVDLY<4> (DDRDLYCFG1<28>)  Read-to-Read Delay  RL + 3  RCI  RL + 3  RCI  RCI  RL + 4  RCI  RCI  RCI  RCI  RCI  RCI  RCI  RC	W2WDLY (DDRDLYCFG0<19:16>)	Write-to-Write Delay	BL - 1	nClk
RBENDDLY (DDRDLYCFG3<31:28>)  Read Burst End Delay  RL + 3  NCI  NXTDATRQDLY (DDRXFERCFG<3:0)  Next Data Request Delay  WL - 2  nCI  NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>)  NXTDATAVDLY<4> (DDRDLYCFG1<28>)  READ TO THE PROPERTY OF THE PROPERTY	R2RCSDLY (DDRDLYCFG0<15:12>)	Read-to-Read Chip Select Delay	BL	nClk
NXTDATRQDLY (DDRXFERCFG<3:0) Next Data Request Delay WL - 2 nCl NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) Next Data Available Delay NXTDATAVDLY<4> (DDRDLYCFG1<28>) RL + 4 nCl	R2RDLY (DDRDLYCFG0<11:8>)	Read-to-Read Delay	BL - 1	nClk
NXTDATAVDLY<3:0> (DDRXFERCFG<7:4>) NXTDATAVDLY<4> (DDRDLYCFG1<28>)  Next Data Available Delay  RL + 4  nCl	RBENDDLY (DDRDLYCFG3<31:28>)	Read Burst End Delay	RL + 3	nClk
NXTDATAVDLY<4> (DDRDLYCFG1<28>)	NXTDATRQDLY (DDRXFERCFG<3:0)	Next Data Request Delay	WL - 2	nClk
RDATAENDLY<3:0> (DDRXFERCFG<19:16>) Read Data Enable Delay RL - 2 nCl		Next Data Available Delay	RL + 4	nClk
	RDATAENDLY<3:0> (DDRXFERCFG<19:16>)	Read Data Enable Delay	RL - 2	nClk

**Legend:** CTL\_CLK\_PER = Controller Clock Period (DRAM clock period \* 2);

nClk = Number of Clocks

**Note:** All fractional results are rounded up to the nearest number of clocks.

#### 55.4.3 On-Die Termination (ODT) Configuration

On-Die Termination (ODT) is used for impedance matching of the SDRAM transmission lines. Properly matched transmission lines reduce signal reflection and noise. Having the termination resistors on the silicon die eliminates impedance discontinuity to external resistors, reduces component count and simplifies board layout.

ODT is enabled and controlled at both the controller and PHY level. This section discusses the controller settings. ODT settings can be enabled individually for each supported Chip Select. ODT enable/disable for a given Chip Select is a two-step process:

- 1. Program the ODTCSEN<7:0> bits (DDRODTCFG<7:0>) with the total number of Chip Selects multiplied by the Chip Select number to be enabled or disabled.
- Program the ODTREN bit (DDRODTENCFG<0>) and the ODTWEN bit (DDRODTENCFG<16>) to enable or disable ODT for that Chip Select.

**Note:** The PIC32 device has only one SDRAM Chip Select; therefore, the ODTCSEN<7:0> bits should always be programmed to zero.

The start and duration of ODT for both read and write can be individually controlled. Refer to the DDR On-Die Termination Configuration register (Register 55-17) for details.

#### 55.5 SDRAM INITIALIZATION

DDR SDRAMs must be initialized prior to use. Initialization is performed by writing a sequence of commands to the SDRAM. The DDR SDRAM controller provides host command registers for this purpose.

The Host command registers used to initialize the SDRAM are listed in Table 55-5.

Table 55-5: Host Command Registers

Register	See	Function		
DDRMEMCON	Register 55-5	DDR Memory Control Register		
DDRCMDISSUE	Register 55-19	DDR Command Issue Register		
DDRCMD1x ('x' = 0-15)	Register 55-22	DDR Command 1 Register 'x'		
DDRCMD2x ('x' = 0-15)	Register 55-23	DDR Command 1 Register 'x'		

The DDR command registers are two sets of 16 registers each. These registers hold the initialization commands that are transmitted to the SDRAM. The DDRCMDISSUE register is programmed with the number of initialization commands to be transmitted, and the VALID bit is set when the commands are loaded into the command registers. Once the commands are loaded and the DDRCMDISSUE register is programmed, the initialization is started by writing to the STINIT bit (<DDRMEMCON<0>). The VALID bit is cleared by hardware when all of the commands have been transmitted. Once the VALID bit is cleared, the memory controller is enabled by setting the INITDN bit (DDRMEMCON<0>).

The bit fields in the DDRCMD1x and DDRCMD2x registers correspond to the signals between the controller and the DRAM. The CKE, CS, RAS, CAS, and WE signals are decoded by the DRAM and interpreted as commands. Each of the command signals may have different states on the first and subsequent clock cycles of the command, so each signal has a separate bit field for the first and subsequent clock cycles. The four commands required for DRAM initialization are shown in Table 55-6. The plus sign following the signal name indicates the value that corresponds to the second and subsequent clock cycles of issuing the command. These are a subset of the commands available. Refer to the SDRAM data sheet for a complete list of commands supported for that device.

Table 55-6: SDRAM Initialization Commands

Command	Description	WE+	CAS+	RAS+	CS+	CKE+	WE	CAS	RAS	CS	CKE
DSELECT	Deselect device	1	1	1	1	1	1	1	1	1	1
PCALL	Precharge all banks	1	1	1	1	1	0	1	0	0	1
LDM	Load mode register(s)	1	1	1	1	1	0	0	0	0	1
REF	Refresh	1	1	1	1	1	1	0	0	0	1

When writing a mode register using the LDM command, the bank address registers are decoded to determine the Mode Register Set, and the address bits are mapped to various SDRAM parameters. Each of these bits must be defined appropriately. Refer to the SDRAM data sheet for the address bit mapping for that particular device.

#### 55.5.1 DRAM Initialization Sequence

The following steps are required to perform DDR SDRAM initialization:

- 1. Power up and start the DDR clock. The DDR clock must be stable for a minimum of 200  $\mu$ s before transmitting initialization commands.
- Program the DDRCMD1x and DDRCMD2x registers with the following sequence of commands:
  - a) Bring CKE high after Reset, and then wait 400 ns using a NOP or DESELECT command.
  - b) Issue a Precharge All Banks command.
  - c) Initialize Extended Mode Register 2 (EMR2).
  - d) Initialize Extended Mode Register 3 (EMR3).
  - e) Enable the DLL by writing to the Extended Mode Register (EMR).
  - f) Reset the DLL by writing to the Mode Register (MR).
  - g) Issue a Precharge All Banks command.
  - h) Issue two Auto-refresh commands.
  - i) Reprogram the MR without resetting the DLL.
  - j) Reprogram the EMR with the OCD default.
  - k) Reprogram the EMR with a OCD exit.
- 3. Write the number of commands to NUMHOSTCMDS (DDRCMDISSUE<3:0>).
- 4. Set the VALID bit (DDRCMDISSUE<4>).
- 5. Set the STINIT bit (DDRMEMCON<0>).
- 6. Wait for the VALID bit (DDRCMDISSUE<4>) to be cleared by hardware.
- 7. Set the INITDN bit (DDRMEMCON<1>) to enable the controller.
- 8. The DDR SDRAM is now ready for normal operation.

#### 55.6 DDR PHY INITIALIZATION

The DDR PHY is the physical interface between the DDR Controller and the SDRAM. Both the controller and PHY conform to the DFI specification, which defines the interface protocol between the controller and PHY.

#### 55.6.1 PHY Self-calibrating Logic

The DDR PHY contains Self-Calibrating Logic (SCL) that helps eliminate DDR timing problems. Read data capture timing and write alignment timing are set up automatically during PHY initialization by SCL. SCL is largely automatic, with only a few parameters configurable by the user, as listed in Table 55-7.

Table 55-7: SCL Recommended Settings

Parameter	Description	Register Field	Recommended Setting
ODT on a SCL Write	ODT enabled/disabled during a SCL write	ODTCSWR (DDRSCLCFG0<24>)	Enabled
SCL Burst Size	DRAM in Burst 8 or Burst 4 mode during SCL	BURST8 (DDRSCLCFG0<24>)	Burst 8 Mode
SCL Delay	SCL delay following acknowledge. This parameter is a function of hardware design.	DBLREFDLY(DDRSCLCFG1<12>)	Single Delay
SCL Enabled	Enable SCL on Chip Select 0.	SCLTESTCS (DDRSCLCFG1<0>)	Enabled

#### 55.6.2 PHY I/O Pad ODT Resistor Calibration

Programmable ODT provides selectable 75 or 150 ohm termination. The termination is enabled and selected via the PHY pad control register. ODT is implemented using a Thevenin Equivalent Circuit of equal resistances to VDD and Vss. Calibration inputs are provided to fine-tune ODT resistance. The recommended settings are listed in Table 55-8.

Table 55-8: ODT Resistance Calibration Recommended Settings

Parameter Description		Register Field	Recommended Setting
ODT Enable	ODT Enable/Disable	ODTEN (DDRPHYPADCON<1>)	Enabled
ODT Term Select	Select 75 or 150 ohm ODT	ODTSEL (DDRPHYPADCON <0>)	150 ohm
ODT Pull-up Calibration	ODT Pull-up Calibration	ODTPUCAL (DDRPHYPADCON<7:6>)	0'b10
ODT Pull-down Calibration	ODT Pull-down Calibration	ODTPDCAL (DDRPHYPADCON<5:4>)	0'b10

#### 55.6.3 PHY Pad Drive Strength

DDR memories support two drive strengths, full and reduced (60%). The drive strength configuration is set by the PHY Pad Control register bit, DATDRVSEL (DDRPHYPADCON<3>). Driver output impedance is optimized around 30 ohms for full drive and 55 ohms for reduced drive. The output impedance may be fine-tuned using the PHY Pad Control register bits, DRVSTRNFET<3:0> (DDRPHYPADCON<23:20>) and DRVSTRPFET<3:0> (DDRPHYPADCON<19:16>).

#### 55.7 DLL CALIBRATION

The DDR PHY contains an internal digital DLL to align data and data strobes with the PHY clock. The DLL is self-calibrating, but the calibration interval must be programmed during initialization. The recommended start value and recalibration interval are shown in Table 55-9.

Table 55-9: Start Value and Recalibration Interval Recommended Settings

Parameter	Description	Register Bits	Recommended Setting
DLL Recalibrate Enable	DLL Recalibration Enable	DISRECALIB (DDRPHYDLLR<26>)	Enabled
DLL Delay Start Value	DLL Master Delay Line Start Value	DLYSTARTVAL (DDRPHYDLLR<31-28>)	3
Recalibration Count	Number of clocks between requests to the controller for DLL recalibration	RECALIBCNT (DDRPHYDLLR <25:8>)	0x10

#### 55.8 INTERRUPTS

There are no interrupts associated with the DDR Controller.

#### 55.9 OPERATION IN POWER-SAVING MODES

#### 55.9.1 DDR Operation in Sleep Mode

As the device enters Sleep mode, the system clock (SYSCLK) to the CPU is disabled, but the clock to the DDR Controller is maintained by the MPLL. The DDR Controller will continue to refresh the SDRAM, but the CPU will be unable to read or write to the SDRAM. Therefore, it is possible to maintain the contents of the SDRAM while in Sleep mode.

To further reduce power in Sleep mode, the user may disable the clock by removing power from the MPLL and disabling the DDR Controller and PHY. This can be done by setting the PDMPLL bit (CFGAPP2<30>) and the DDRMD bit (PMD7<28>).

**Note:** Issuing a read or write to the DDR Controller when the clock is not ready could result in undefined device behavior.

#### 55.9.2 DDR Operation in Deep Sleep Mode

PIC32 devices with DDR can be placed into a Self-Refresh mode. The user should adhere to the entry and exit descriptions for Self-Refresh mode provided by the vendor of the DDR device being used. To achieve this, the DDRCKE pin is held low when the core logic power is removed. The other signals to the DDR are placed in a Hi-Z state. Further, the DDRVREF signal must be valid at all times during self-refresh.

If Deep Sleep mode is entered while the DDR2 device is in Self-Refresh mode, the core voltage will be turned off, but the enable for the VREF circuit will continue to be driven per the last settings of the INTVREFCON <1:0> bits (CFGMPLL<7:6>), even when the core voltage is not valid.

When Deep Sleep mode is exited and the core voltage is again valid, the user must reload the INTVREFCON<1:0> bits with the desired settings before exiting the Deep Sleep mode handler. The Reset sequence that is executed upon leaving Deep Sleep mode then resumes using the values from the INTVREFCON<1:0> bits.

**Note:** Refer to the "**Special Features**" chapter in the specific device data sheet for information on the INTVREFCON<1:0> bits in the CFGMPLL register.

#### 55.10 EFFECTS OF RESET

All forms of reset force the DDR Controller and PHY registers to the default state. The controller, PHY and SDRAM must be reinitialized before use.

#### 55.11 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32 device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to DDR SDRAM Controller include the following:

Title Application Note #

No related application notes at this time.

N/A

**Note:** Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32 family of devices.

#### 55.12 REVISION HISTORY

#### Revision A (February 2016)

This is the initial released version of this document.

#### Revision B (May 2017)

This revision includes the following updates:

- The POR values for the RQPER<7:0> bits in the DDRRQPER register were updated (see Register 55-3)
- The POR values for the MINCMD
   7:0> bits in the DDRMINCMD register were updated (see Register 55-4)
- The POR values for the MAXBURST<3:0> bits in the DDRXFERCFG register were updated (see Register 55-18)
- The bit type for the SCLEN, SCLUBPASS, and SCLLBPASS bits in the DDRSCLSTART register were changed from U-0 to R/W-0 (see Register 55-24)
- The POR values for the DDRCLKDY<3:0> and CAPCLKDY<3:0> bits in the DDRSCLLAT register were updated (see Register 55-25)
- The following changes were made to the DDRSCLCFG0 register (see Register 55-26):
  - The POR values for the ODTCSW, RCASLAT<3:0>, and BURST8 bits were updated
  - The DDR3 bit was removed
  - The DDR2 bit was renamed to: DDR
- The following changes were made to the DDRPHYPADCON register (see Register 55-28)
  - The POR values for the PREAMBDLY<1:0>, DRVSTRNFET<3:0>, DRVSTRPFET<3:0>, HALFRATE, ODTPUCAL<1:0>, ODTEN, and ODTSEL bits were updated
  - The WRMCMDDLY bit was added
  - The ADDCDRVSEL bit was added
  - The DRVSEL bit was renamed to: DATDRVSEL
- The DDRPHYDLLRECALIB register was renamed to: DDRPHYDLLR (see Register 55-29)
- The DDRPHYCLKDLY register was added (see Register 55-30)
- 55.9.2 "DDR Operation in Deep Sleep Mode" was updated
- In addition minor updates to text and formatting were incorporated throughout the document

**Preliminary** 

## **PIC32 Family Reference Manual**

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016-2017, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-1678-4



### **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston**Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas**Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523

Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

**China - Xiamen**Tel: 86-592-2388138
Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

**India - Pune** Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

**Finland - Espoo** Tel: 358-9-4520-820

**France - Paris**Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest

Tel: 40-21-407-87-50 **Spain - Madrid** 

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg

Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820