

SH7216 Group

R01AN0274EJ0103

Rev.1.03

Mar. 1, 2012

SCIF (Clock Synchronous) Data Transfer Using DMAC

Introduction

This application note presents an overview of using the direct memory access controller (DMAC) and serial communication interface with FIFO (SCIF) of the SH7216 to perform clock synchronous data transfer.

Note that although the sample tasks and applications presented in this application note have been verified to work as intended, they should be checked in the actual operating environment before being put into actual use.

Target Device

SH7216

Contents

1. Introduction.....	2
2. Description of Sample Application	3
3. Reference Documents.....	18

1. Introduction

1.1 Specifications

- DMAC channels 0 and 1, and SCIF channel 3, are used.
- The activation source for DMAC channel 0 is the SCIF transmit FIFO data empty interrupt (TXI).
- The activation source for DMAC channel 1 is the SCIF receive FIFO data full interrupt (RXI).
- SCIF channel 3 is set to clock synchronous mode and 8-bit fixed data length.
- The transmit data is a 32-byte character string that is allocated beforehand to the on-chip flash memory.
- The receive data is stored in the on-chip RAM.

1.2 Functions Used

- Serial communication interface with FIFO (SCIF), channel 3
- Direct memory access controller (DMAC), channels 0 and 1

1.3 Applicable Conditions

MCU	SH7216
Operating frequency	Internal clock: 200 MHz
	Bus clock: 50 MHz
	Peripheral clock: 50 MHz
Integrated development environment	Renesas Electronics High-performance Embedded Workshop, Ver. 4.06.00
C compiler	Renesas Electronics SuperH RISC Engine Family C/C++ Compiler Package, Ver. 9.03.00, Release 00
Compile options	High-performance Embedded Workshop default settings
	(-cpu=sh2afpu -pic=1 -object="\$(CONFIGDIR)\\$(FILELEAF).obj"
	-debug -gbr=auto -chgincpath -errorpath -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1 -nologo)

2. Description of Sample Application

The sample application performs SCIF clock synchronous data transmission and reception, using the SCIF as the DMAC activation source.

2.1 Operation of Functions Used

2.1.1 Serial Communication Interface with FIFO (SCIF)

The SCIF supports two data transfer modes: asynchronous and clock synchronous. It incorporates 16-stage first-in first-out (FIFO) registers for transmission and reception, enabling efficient and high-speed continuous communication.

For details of the SCIF, see the Serial Communication Interface with FIFO

(SCIF) section in the *SH7216 Group Hardware Manual*.

Table 1 shows an outline of the SCIF, table 2 asynchronous communication, and table 3 clock synchronous communication.

Figure 1 is a block diagram of the SCIF.

Table 1 SCIF Outline

Item	Description
Communication modes	Asynchronous serial communication, clock synchronous serial communication Support for full-duplex communication
Clock source	Baud rate generator (internal clock) or SCK pin (external clock)
Interrupts	Transmit FIFO data empty interrupt, break interrupt, receive FIFO data full interrupt, receive error interrupt
Other	Low-power mode setting Receive error count detection Timeout error detection (for reception in asynchronous mode)

Table 2 Outline of Asynchronous Communication

Item	Description
Data length	7 or 8 bits
Stop bit length	1 or 2 bits
Parity	Even, odd, or no parity
Receive error detection	Parity error, framing error, overrun error
Break detection	A break is detected when a framing error is followed by a space 0 level (low level) lasting for one frame length or more. A break can also be detected by reading the RXD pin level directly from the serial port register when a framing error occurs.

Table 3 Outline of Clock Synchronous Communication

Item	Description
Data length	8 bits
Receive error detection	Overrun error




Figure 1 Block Diagram of SCIF

2.1.2 Direct Memory Access Controller (DMAC)

The DMAC of the SH7216 takes the place of the CPU to perform high-speed data transfers between external devices with DACK (transfer request acknowledge signal), external memory, on-chip memory, memory-mapped external devices, and on-chip peripheral module.

The bus mode is selectable between cycle steal mode and burst mode.


For details of the DMAC, see the Direct Memory Access Controller (DMAC) section in the *SH7216 Group Hardware Manual*.

Table 4 shows an overview of the DMAC. Figure 2 shows an example of DMA transfer using cycle steal mode, and figure 3 shows an example of DMA transfer using burst mode. Figure 4 is a block diagram of the DMAC.

Table 4 DMAC Overview


Item	Description
Number of channels	8 channels: CH0 to CH7 External requests can be accepted on only four channels, CH0 to CH3.
Address space	4 GB
Transfer data length	Byte, word (2 bytes), longword (4 bytes), 16 bytes (longword × 4)
Max. transfer count	16,777,216 (24-bit) transfers
Addressing modes	Single address mode, dual address mode
Transfer requests	External request, on-chip peripheral module request, auto request (SCIF: 8 sources, I2C3: 2 sources, A/D converter: 1 source, MTU2: 5 sources, CMT: 2 sources)
Bus modes	Cycle steal mode (normal mode, intermittent mode), burst mode
Priority	Channel priority fixed mode, round-robin mode
Interrupt requests	Generation of interrupt request to CPU when data transfer half finished or at end of data transfer
External request detection	DREQ input low/high level detection, rising/falling edge detection
Transfer request acknowledge signal/ transfer end signal	Ability to set active level of DACK and TEND

In normal mode cycle steal operation, the DMAC releases bus mastership to another bus master each time transfer of a transfer unit (byte, word, longword, or 16-byte unit) completes. When the next transfer request occurs, the DMAC takes back bus mastership from another bus master, transfers another transfer unit, and again releases bus mastership to another master when the transfer completes. This process is repeated until the transfer end condition is satisfied. Normal mode cycle steal operation can be used for any transfer category, regardless of the transfer request source, transfer source, or transfer destination.



**Figure 2 Example of DMA Transfer Using Cycle Steal Mode
(Dual Address, DREQ Low Level Detection)**

In burst mode, once the DMAC obtains bus mastership it performs data transfer continuously, not releasing bus mastership until the transfer end condition is satisfied. However, in external request mode when DREQ level detection is enabled and DREQ is not at the active level, the DMAC releases bus mastership to another bus master after all DMAC transfers for which requests have been received have completed, even if the transfer end condition has not been satisfied.



**Figure 3 Example of DMA Transfer Using Burst Mode
(Dual Address, DREQ Low Level Detection)**




Figure 4 Block Diagram of DMAC

2.2 Sample Program Operation

Table 5 lists the settings for the sample program. Figure 5 illustrates the operation of the program.

Table 5 Sample Program Settings

Function	Item	Setting	
SCIF	Operating mode	Clock synchronous	
	Data length	8 bits	
	Clock source	Pϕ clock (50 MHz)	
	Interrupts	Transmit FIFO data empty interrupt (TXI), receive FIFO data full interrupt (RXI)	
	Baud rate	100,000 bps	
DMAC	Channel	CH0	CH1
	Transfer activation source	On-chip peripheral module request mode (TXI3 in SCIF_3)	On-chip peripheral module request mode (RXI3 in SCIF_3)
	Transfer data length	One byte	One byte
	Transfer count	32	32
	Transfer source address	Start address of character string in on-chip flash memory	SCIF3 receive FIFO data register (SCFRDR_3)
	Transfer destination address	SCIF3 transmit FIFO data register (SCFTDR_3)	Receive data storage area start address in on-chip RAM
	Addressing mode	Dual address mode	Dual address mode
	Bus mode	Cycle steal mode	Cycle steal mode
	Priority	Channel priority fixed mode	Channel priority fixed mode
	Interrupt request	DMAC stops when data transfer ends	DMAC stops when data transfer ends




Figure 5 Illustration of Program Operation

2.3 Setting Procedure for Functions Used

The procedure for making initial settings for the functions used by the sample program is described below.

Figure 6 shows the processing sequence of the sample program, figure 7 shows the setting sequence for canceling module standby, figure 8 shows the setting sequence for the pin configuration controller, figure 9 shows the initialization sequence for DMAC channel 0, figure 10 shows the initialization sequence for DMAC channel 1, and figure 11 shows the SCIF initialization sequence.

Figure 12 shows the processing sequence of the SCIF transmit interrupt handler, figure 13 shows the processing sequence of the SCIF receive interrupt handler, and figure 14 shows the processing sequence of the receive error interrupt handler.

For details on the settings of each register, see the *SH7216 Group Hardware Manual*.




Figure 6 Sample Program Processing Sequence




Figure 7 Setting Sequence for Canceling Module Standby




Figure 8 Pin Configuration Controller Setting Sequence




Figure 9 DMAC Channel 0 Initialization Sequence




Figure 10 DMAC Channel 1 Initialization Sequence




Figure 11 SCIF Initialization Sequence




Figure 12 Processing Sequence of SCIF Transmit Interrupt Handler




Figure 13 Processing Sequence of SCIF Receive Interrupt Handler




Figure 14 Processing Sequence of SCIF Receive Error Interrupt Handler




Figure 15 Processing Sequence of DMAC Channel 0 Interrupt Handler




Figure 16 Processing Sequence of DMAC Channel 1 Interrupt Handler

2.4 Register Settings for Sample Program

The register setting values used in the sample program are described below.

2.4.1 Clock Pulse Generator (CPG)

Table 6 lists the clock pulse generator settings.

Table 6 Clock Pulse Generator Settings

Register	Address	Setting value	Description
Frequency control register (FRQCR)	H'FFFE0010	H'0303	STC[2:0] = B'011: $\times 1/8$ ($B\phi$) IFC[2:0] = B'000: $\times 1/4$ ($I\phi$) PFC[2:0] = B'011: $\times 1/8$ ($P\phi$)

2.4.2 Power-Down Mode

Table 7 lists the standby control register (STBCR) settings.

Table 7 Standby Control Register Settings

Register	Address	Setting value	Description
Standby control register 2 (STBCR2)	H'FFFE0018	H'00	Clear MSTP8 to 0: DMAC operates (initial value) Other bits: Initial values
Standby control register 4 (STBCR4)	H'FFFE040C	H'E7	Clear MSTP44 to 0: SCIF3 operates Other bits: Initial values

2.4.3 Interrupt Controller (INTC)

Table 8 lists the interrupt priority register (IPR) settings.

Table 8 Interrupt Priority Register Settings

Register	Address	Setting value	Description
Interrupt priority register 06 (IPR06)	H'FFFE0C00	H'FF00	Set DMAC0 interrupt level to 15 (bits 15 to 12). Set DMAC1 interrupt level to 15 (bits 11 to 8).
Interrupt priority register 14 (IPR14)	H'FFFE0C10	H'000F	Set SCIF3 interrupt level to 15 (bits 3 to 0).

2.4.4 Direct Memory Access Controller (DMAC)

Table 9 lists the register settings for DMAC (channel 0) and table 10 for DMAC (channel 1).

Table 9 DMAC (Channel 0) Register Settings

Register	Address	Setting value	Description
DMA source address register 0 (SAR_0)	H'FFFE1000	—	Set the start address of the character string in on-chip flash memory as the DMA transfer source address.
DMA destination address register 0 (DAR_0)	H'FFFE1004	H'FFFE980C	Set the SCIF3 transmit FIFO data register (SCFTDR_3) as the DMA transfer destination address.
DMA transfer count register 0 (DMATCR_0)	H'FFFE1008	H'00000020	Set the DMA transfer count to 32. (Set the single transfer size to one byte in CHCR_0.)
DMA channel control register 0 (CHCR_0)	H'FFFE100C	H'00001804 (initial setting value)	TC = 0: 1 transfer per transfer request RLD = 0: Reload function disabled (initial value) DM[1:0] = B'00: Fixed destination address SM[1:0] = B'01: Increment source address RS[3:0] = B'1000: DMA extension resource selector TB = 0: Cycle steal mode (initial value) TS[1:0] = B'00: Transfer unit set to one byte IE = 1: Interrupt requests enabled TE: Clear to 0 at DMA transfer end interrupt. DE: Before DMAC initial settings, clear to 0 to disable DMA transfers (initial value). After DMAC initial settings, set to 1 to enable DMA transfers. Clear to 0 to disable DMA transfers at DMA transfer end interrupt.
DMA operation register (DMAOR)	H'FFFE1200	—	DME: After DMAC initial settings, set to 1 to enable DMA transfers on all channels. Clear to 0 to disable DMA transfers on all channels at DMA transfer end interrupt.
DMA extension resource selector 0 (DMARS0)	H'FFFE1300	H'xx8D	Set SCIF3 (TXI3) as activation source for channel 0.

Table 10 DMAC (Channel 1) Register Settings

Register	Address	Setting value	Description
DMA source address register 1 (SAR_1)	H'FFFE1010	H'FFFE9814	Set the SCIF3 receive FIFO data register (SCFRDR_3) as the DMA transfer destination address.
DMA destination address register 1 (DAR_1)	H'FFFE1014	—	Set the start address of the receive data storage area in on-chip RAM as the DMA transfer source address
DMA transfer count register 1 (DMATCR_1)	H'FFFE1018	H'00000020	Set the DMA transfer count to 32. (Set the single transfer size to one byte in CHCR_1.)
DMA channel control register 1 (CHCR_1)	H'FFFE101C	H'00004804 (initial setting value)	TC = 0: 1 transfer per transfer request RLD = 0: Reload function disabled (initial value) DM[1:0] = B'01: Increment destination address SM[1:0] = B'00: Fixed source address RS[3:0] = B'1000: DMA extension resource selector TB = 0: Cycle steal mode (initial value) TS[1:0] = B'00: Transfer unit set to one byte IE = 1: Interrupt requests enabled TE: Clear to 0 at DMA transfer end interrupt. DE: Before DMAC initial settings, clear to 0 to disable DMA transfers (initial value). After DMAC initial settings, set to 1 to enable DMA transfers. Clear to 0 to disable DMA transfers at DMA transfer end interrupt.
DMA operation register (DMAOR)	H'FFFE1200	—	DME: After DMAC initial settings, set to 1 to enable DMA transfers on all channels. Clear to 0 to disable DMA transfers on all channels at DMA transfer end interrupt.
DMA extension resource selector 0 (DMARS0)	H'FFFE1300	H'8Exx	Set SCIF3 (RXI3) as activation source for channel 1.

2.4.5 Serial Communication Interface with FIFO (SCIF)

Table 11 lists the SCIF register settings.

Table 11 SCIF register settings

Register	Address	Setting value	Description
Serial control register 3 (SCSCR_3)	H'FFFE9808	H'0000	Initial value TIE = 0: Transmit FIFO data empty interrupt (TXI) requests disabled RIE = 0: Receive FIFO data full interrupt (RXI) requests and receive error interrupt (ERI) request requests disabled TE = 0: Transmit operation disabled RE = 0: Receive operation disabled When making settings (clock synchronous mode) CEK[1:0] = B'00: Internal clock/SCK pin synchronous clock output
		H'00F8	When transmit/receive enabled TIE = 1: Transmit FIFO data empty interrupt (TXI) requests enabled RIE = 1: Receive FIFO data full interrupt (RXI) requests and receive error interrupt (ERI) requests enabled TE = 1: Transmit operation enabled RE = 1: Receive operation enabled
		H'0038	When transmit/receive ends TIE = 0: Transmit FIFO data empty interrupt (TXI) requests disabled RIE = 1: Receive FIFO data full interrupt (RXI) requests disabled
FIFO control register 3 (SCFCR_3)	H'FFFE9818	H'0006	Initial settings RTRG = 0: Specified receive trigger count (1) TTRG = 0: Specified transmit trigger count (8) TFRST = 1: SCFTDR resets enabled RFRST = 1: SCFRDR resets enabled LOOP = 0: Loop back test disabled
		H'0030	Initial settings RTRG = 0: Specified receive trigger count (1) TTRG = 3: Specified transmit trigger count (16) TFRST = 0: SCFTDR resets disabled RFRST = 0: SCFRDR resets disabled LOOP = 0: Loop back test disabled
Serial status register 3 (SCFSR_3)	H'FFFE9810	H'0060	Initial settings TDRE = 1: Transmit data register empty flag TEND = 1: Transmit end flag
Line status register 3 (SCLSR_3)	H'FFFE9824	H'0000	Initial settings ORER = 0: Overrun error flag
Serial mode register 3 (SCSMR_3)	H'FFFE9800	H'0000	C/A = 1: Clock synchronous mode CHR = 0: 8-bit data CKS[1:0] = B'00: P ϕ clock
Bit rate register 3 (SCBBR_3)	H'FFFE9804	D'124	Clock synchronous mode Bit rate: 100,000 (bps)

3. Reference Documents

- Software Manual
SH-2A/SH2A-FPU Software Manual
(The latest version can be downloaded from the Renesas Electronics Web site.)
- Hardware Manual
SH7216 Group Hardware Manual
(The latest version can be downloaded from the Renesas Electronics Web site.)

Website and Support

Renesas Electronics Website

<http://www.renesas.com>

Inquiries

<http://www.renesas.com/contact/>

All trademarks and registered trademarks are the property of their respective owners.

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Apr. 27, 2010	—	First edition issued
1.01	Jun. 25, 2010	—	Modifications to source project due to change in FRQCR setting method
1.02	Sep. 27, 2010	10	Figure 8 amended
1.03	Mar. 1, 2012	—	Addition of source projects for SH7239 and SH7231

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6276-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141