

CMOS Logic Circuits

for Design Engineers

Third Edition

TEXAS INSTRUMENTS

INCORPORATED

CMOS Logic Circuits

for Design Engineers

Third Edition



IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Information contained herein supersedes previously published data on CMOS logic circuits from TI, including data book CC-417.

Copyright © 1975
Texas Instruments Incorporated

TABLE OF CONTENTS

		PAGE
Alphanumeric Index		. !
Glossary		. 8
Logic Graphic Symbols		. 1
Explanation of Function Table	les	. 16
Introduction		. 18
"B" Series Information		. 19
	I Specifications	
TF4000B, TP4000B*	Dual 3-Input NOR Gates plus Inverters	. 20
TF4001B, TP4001B	Quad 2-Input NOR Gates	
TF4002B, TP4002B*	Dual 4-Input NOR Gates	. 20
TF4009B, TP4009B	Hex Inverting Buffers/Converters	. 2
TF4010B, TP4010B	Hex Noninverting Buffers/Converters	
TF4011B, TP4011B	Quad 2-Input NAND Gates	
TF4012B, TP4012B*	Dual 4-Input NAND Gates	
TF4013B, TP4013B	Dual D-Type Edge-Triggered Flip-Flops (with Clear and Preset)	
TF4014B, TP4014B*	8-Bit Static Shift Registers	
TF4015B, TP4015B*	Dual 4-Bit Static Shift Registers	_
TF4016B, TP4016B	Quad Bilateral Switches	
TF4018B, TP4018B	Presettable Divide-by-N Counters	
TF4021B, TP4021B*	8-Bit Static Shift Registers	
TF4023B, TP4023B*	Triple 3-Input NAND Gates	
TF4025B, TP4025B*	Triple 3-Input NOR Gates	
TF4029B, TP4029B*	Presettable Up/Down Binary/Decade Counters	
TF4030B, TP4030B	Quad Exclusive-C 3 Gates	
TF4035B, TP4035B*	4-Bit Parallel-In/F. rallel-Out Shift Registers	
TF4042B, TP4042B	Quad D-Type Latches	
TF4043B, TP4043B	Quad S-R Latches with 3-State Outputs	
TF4044B, TP4044B	Quad S-R Latches with 3-State Outputs	. 48
TF4049B, TP4049B	Hex Inverting Buffers/Converters	
TF4050B, TP4050B	Hex Noninverting Buffers/Converters	
TF4051B, TP4051B	8-Channel Analog Multiplexers/Demultiplexers	
TF4052B, TP4052B	Dual 4-Channel Analog Multiplexers/Demultiplexers	
TF4053B, TP4053B	Triple 2-Channel Analog Multiplexers/Demultiplexers	
TF4069B, TP4069B	Hex Inverting Buffers	
TF4070B, TP4070B	Quad Exclusive-OR Gates	
TF4070B, TF4070B	Quad 2-Input OR Gates	
TF4071B, TF4071B*	Dual 4-Input OR Gates	
•	·	
TF4073B, TP4073B*	Triple 3-Input AND Gates	
TF4075B, TP4075B* TF4081B, TP4081B	Triple 3-Input OR Gates	
TF4082B, TP4082B*	·	
TF4085B, TP4085B*	Dual 4-Input AND Gates	
•	Dual 3-Wide 2-2-1-Input AND-OR-Invert Gates	
TF4376B, TP4376B	Quad S-R Latches	
TF4377B, TP4377B "A" Series Information	Quad S-R Latches	
	Specifications	
TF4000A, TP4000A	Dual 3-Input NOR Gates plus Inverters	
TF4001A, TP4001A	Quad 2-Input NOR Gates	
TF4002A, TP4002A	Dual 4-Input NOR Gates	
TF4007A, TP4007A	Dual Complementary Pairs plus Inverters	
TF4008A, TP4008A	Four-Bit Full Adders	
TF4009A, TP4009A	Hex Inverting Buffers/Converters	
TF4010A, TP4010A	Hex Noninverting Buffers/Converters	
TF4011A, TP4011A	Quad 2-Input NAND Gates	. 71
TF4012A, TP4012A	Dual 4-Input NAND Gates	. 72

^{*}To be announced.

TABLE OF CONTENTS (Continued)

	PAG
TF4013A, TP4013A	Dual D-Type Edge-Triggered Flip-Flops (with Clear and Preset)
TF4014A, TP4014A	8-Bit Static Shift Registers
TF4015A, TP4015A	Dual 4-Bit Static Shift Registers
TF4016A, TP4016A	Quad Bilateral Switches
TF4017A, TP4017A	Decade Counters/Dividers
TF4018A, TP4018A	Presettable Divide-by-N Counters
TF4019A, TP4019A	Quad AND-OR Select Gates
TF4020A, TP4020A	Asynchronous 14-Bit Binary Counters
TF4021A, TP4021A	8-Bit Static Shift Registers
TF4022A, TP4022A	Octal Counters/Dividers
TF4023A, TP4023A	Triple 3-Input NAND Gates
TF4024A, TP4024A	Asynchronous 7-Bit Binary Counters
TF4025A, TP4025A	Triple 3-Input NOR Gates
TF4027A, TP4027A	Dual J-K Flip-Flops (with Preset and Clear)
TF4028A, TP4028A	BCD-to-Decimal Decoders
TF4029A, TP4029A	Presettable Up/Down Binary/Decade Counters
TF4030A, TP4030A	Quad Exclusive-OR Gates
TF4040A, TP4040A	Asynchronous 12-Bit Binary Counters
TF4042A, TP4042A	Quad D-Type Latches
TF4043A, TP4043A	Quad S-R Latches with 3-State Outputs
TF4044A, TP4044A	Quad S-R Latches with 3-State Outputs
TF4049A, TP4049A	
•	· ·
TF4050A, TP4050A	Hex Noninverting Buffers/Converters
TF4051A, TP4051A	8-Channel Analog Multiplexers/Demultiplexers
TF4052A, TP4052A	Dual 4-Channel Analog Multiplexers/Demultiplexers
TF4053A, TP4053A	Triple 2-Channel Analog Multiplexers/Demultiplexers
FF4301A, TP4301A	Quad 2-Input NOR Buffers
TF4302A, TP4302A	4-2-3-2-Input AND-OR-Invert Gates
TF4303A, TP4303A	4-2-4-1-Input AND-OR-Invert Gates
TF4304A, TP4304A	Hex Schmitt-Trigger Inverters
TF4311A, TP4311A	Quad 2-Input NAND Buffers
TF4315A, TP4315A	Hex Inverting Buffers
TF4316A, TP4316A	Quad Bilateral Switches
TF4320A, TP4320A	16-Channel Data Selectors with 3-State Outputs
TF4321A, TP4321A	Dual 8-Channel Data Selectors with 3-State Outputs
TF4360A, TP4360A	Synchronous Decade Counters with Direct Clear
TF4361A, TP4361A	Synchronous 4-Bit Binary Counters with Direct Clear
TF4362A, TP4362A	Fully Synchronous Decade Counters
TF4363A, TP4363A	Fully Synchronous 4-Bit Binary Counters
TF4370A, TP4370A	Quad D-Type Edge-Triggered Flip-Flops
TF4376A, TP4376A	Quad S-R Latches
TF4377A, TP4377A	Quad 통류 Latches
TF4380A, TP4380A*	256-Bit Random-Access Memories with 3-State Outputs
TF4507A, TP4507A	Quad Exclusive-OR Gates
TF4512A, TP4512A	8-Channel Data Selectors with 3-State Outputs
TF4518A, TP4518A	Dual Decade Counters
TF4519A, TP4519A	4-Bit AND-OR Select Gates
TF4520A, TP4520A	Dual Binary Counters
TF4522A, TP4522A	Decade Divide-by-N Counters
TF4526A, TP4526A	4-Bit Binary Divide-by-N Counters
TF4531A, TP4531A	12-Bit Parity Trees
TF4581A, TP4581A	Arithmetic Logic Units/Function Generators
TF4582A, TP4582A	
neter Measurement Infor	Look-Ahead Carry Generators
anicai Data and Ordering	Instructions

^{*}To be announced.

ALPHANUMERIC INDEX

TYPE	1	TYPE		TYPE		t TYPE	
NUMBER	PAGE	NUMBER	PAGE	NUMBER	PAGE	NUMBER	PAGE
TF4000A	64	TF4044B	48	TP4000A	64	TP4044B	48
TF4000B*	26	TF4049A	117	TP4000B*	26	TP4049A	117
TF4001A	64	TF4049B	50	TP4001A	64	TP4049B	50
TF4001B	26	TF4050A	117	TP4001B	26	TP4050A	117
TF4002A	64	TF4050A	50	TP4002A	64	TP4050B	50
TF4002B*	26	TF4051A	119	TP4002B*	26	TP4051A	119
TF4007A	65	TF4051A	52	TP4007A	65	TP4051B	52
TF4008A	67	TF40515	119	TP4008A	67	TP4052A	119
TF4009A	69	TF4052B	52	TP4009A	69	TP4052B	52
TF4009B	27	TF4053A	119	TP4009B	27	TP4053A	119
TF4010A	69	TF4053A	52	TP4010A	69	TP4053B	52
TF4010B	27	TF4069B	55	TP4010B	27	TP4069B	55
TF4011A	71	TF4070B	56	TP4011A	71	TP4070B	56
TF4011B	29	TF4071B	57	TP4011B	29	TP4071B	57
TF4012A	72	TF4072B*	57 57	TP4012A	72	TP4072B*	57 57
TF4012B*	29	TF4073B*	5 <i>7</i>	TP4012B*	29	TP4073B*	57 57
TF4013A	73	TF4075B*	57 57	TP4013A	73	TP4075B*	57 57
TF4013B	30	TF4081B	57	TP4013B	30	TP4081B	57 57
TF4014A	75	TF4082B*	57 57	TP4014A	75	TP4082B*	57 57
TF4014B*	31	TF4085B*	57	TP4014B*	31	TP4085B*	57 57
TF4015A	77	TF4301A	122	TP4015A	77	TP4301A	122
TF4015B*	33	TF4302A	123	TP4015B*	33	TP4302A	123
TF4016A	79	TF4303A	123	TP4016A	79	TP4303A	123
TF4016B	34	TF4304A	124	TP4016B	34	TP4304A	123
TF4017A	82	TF4311A	125	TP4017A	82	TP4311A	125
TF4018A	85	TF4315A	126	TP4017A	85	TP4317A	126
TF4018B	37	TF4316A	127	TP4018B	37	TP4316A	127
TF4019A	87	TF4320A	130	TP4019A	37 87	TP4310A	130
TF4020A	89	TF4321A	132	TP4019A	89	TP4321A	130
TF4020A	91	TF4360A	134	TP4020A	91	TP4360A	134
TF4021A*	39	TF4361A	134	TP4021A	39	TP4361A	134
TF4021B	93	TF4362A	134	TP4021B**	39 93	TP4361A	134
TF4022A	96	TF4363A	134	TP4022A	93 96		
TF4023A TF4023B*	96 41	TF4370A	134		-	TP4363A	134
TF40236 TF4024A	97		141	TP4023B*	41	TP4370A	139
TF4024A TF4025A	99	TF4376A		TP4024A	97	TP4376A	141
TF4025A TF4025B*	41	TF4376B	58	TP4025A	99	TP4376B	58
TF4025B	100	TF4377A	141	TP4025B*	41	TP4377A	141
TF4027A	100	TF4377B	59	TP4027A	100	TP4377B	59
TF4028A TF4029A	102	TF4380A* TF4507A	143 147	TP4028A	102	TP4380A*	143
TF4029A TF4029B*	42			TP4029A	104	TP4507A	147
TF4029B	109	TF4512A	149	TP4029B*	42	TP4512A	149
TF4030A	44	TF4518A	152	TP4030A	109	TP4518A	152
TF4035B*	44 45	TF4519A TF4520A	154	TP4030B	44	TP4519A	154
TF4035B	45 111		156	TP4035B*	45	TP4520A	156
TF4040A TF4042A	113	TF4522A TF4526A	158	TP4040A	111	TP4522A	158
TF4042A TF4042B	113 47		158	TP4042A	113	TP4526A	158
TF4042B	47 115	TF4531A	161	TP4042B	47	TP4531A	161
TF4043A TF4043B	48	TF4581A	162	TP4043A	115	TP4581A	162
		TF4582A	167	TP4043B	48	TP4582A	167
TF4044A	115	ı		TP4044A	115	ı	


^{*}To be announced

CMOS INTERCHANGEABILITY GUIDE

Direct replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

MOTOROLA INTERCHANGEABILITY




TEMPERATURE RANGE	MOTOROLA	TI TI
AND	MC14CP	TP4AN
PACKAGE COMBINATION EQUIVALENTS	MC14CL	TP4AJ
	MC14AL	TF4AJ

MOTOROLA	TI DIRECT	MOTOROLA	TI DIRECT
TYPE	REPLACEMENT	TYPE	REPLACEMENT
MC14000	T_4000A_	MC14029	T_4029A_
MC14001	T_4001A_	MC14030	T_4030A_
MC14002	T_4002A_	MC14040	T_4040A_
MC14007	T_4007A_	MC14042	T_4042A_
MC14008	T_4008A_	MC14043	T_4043A_
MC14009	T_4009A_	MC14044	T_4044A_
MC14010	T_4010A_	MC14049	T_4049A_
MC14011	T_4011A_	MC14050	T_4050A_
MC14012	T_4012A_	MC14051	T_4051A_
MC14013	T_4013A_	MC14052	T_4052A_
MC14014	T_4014A_	MC14053	T_4053A_
MC14015	T_4015A_	MC14507	T_4507A_
MC14016	T_4016A_	MC14512	T_ 4512A
MC14017	T_4017A_	MC14518	T_4518A_
MC14018	T_4018A_	MC14519	T_4519A_
MC14019	T_4019A_	MC14520	T_4520A_
MC14020	T_4020A_	MC14522	T_4522A_
MC14021	T_4021A_	MC14526	T_4526A_
MC14022	T_4022A_	MC14531	T_4531A_
MC14023	T_4023A_	MC14581	T_4581A_
MC14024	T_4024A_	MC14582	T_4582A_
MC14025	T_4025A		
MC14027			
MC14028			
 _			

CMOS INTERCHANGEABILITY GUIDE





TEMPERATURE RANGE AND PACKAGE COMBINATION EQUIVALENTS	RCA	TI
,	CD4AE	TP4AN
PACKAGE COMBINATION EQUIVALENTS	CD4AF	TF4AJ
	CD4AY	TP4AJ

RCA TYPE	TI DIRECT REPLACEMENT	RCA TYPE	TI DIRECT REPLACEMENT
CD4000A	T 4000A	CD4022A	T 4022A
CD4001A	T 4001A	CD4023A	T 4023A
CD4002A_	T_4002A_	CD4024A_	T_4024A_
CD4007A_	T_4007A_	CD4025A_	T_4025A_
CD4008A_	T_4008A_	CD4027A_	T_4027A_
CD4009A_	T_4009A_	CD4028A_	T_4028A_
CD4010A_	T_4010A_	CD4029A_	T_4029A_
CD4011A_	T_4011A_	CD4030A_	T_4030A_
CD4012A_	T_4012A_	CD4040A_	T_4040A_
CD4013A_	T_4013A_	CD4042A_	T_4042A_
CD4014A_	T_4014A_	CD4043A_	T_4043A_
CD4015A_	T_4015A_	CD4044A_	T_4044A_
CD4016A_	T_4016A_	CD4049A_	T_4049A_
CD4017A_	T_4017A_	CD4050A_	T_4050A_
CD4018A_	T_4018A_	CD4051A_	T_4051A_
CD4019A_	T_4019A_	CD4052A_	T_4052A_
CD4020A_	T_4020A_	CD4053A_	T_4053A_
CD4021A_	T_4021A_	CD4518A_	T_4518A_
		CD4520A_	T_4520A_

GLOSSARY LETTER SYMBOLS, TERMS, AND DEFINITIONS

LETTER SYMBOLS, TERMS, AND DEFINITIONS

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use. The definitions are grouped into sections applying to voltages, currents, switching characteristics, and classification of circuit complexity.

VOLTAGES

VIH High-level input voltage

An input voltage level within the more positive (less negative) of the two ranges of values used to represent the binary variables. A minimum value is specified that is the least-positive (most-negative) value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

VIL Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables. A maximum value is specified that is the most-positive (least-negative) value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

VOH High-level output voltage

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

VOL Low-level output voltage

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

V_{T+} Positive-going threshold voltage

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_T....

VT_ Negative-going threshold voltage

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+}.

CURRENTS

ICC, IDD, IEE, ISS supply current

The current into*, respectively, the VCC, VDD, VEE, or VSS supply terminal of an integrated circuit.

I_{IH} High-level input current

The current into* an input when a high-level voltage is applied to that input.

IIL Low-level input current

The current into* an input when a low-level voltage is applied to that input.

IOH High-level output current

The current into* an output with input conditions applied that according to the product specification will establish a high level at the output.

^{*}Current out of a terminal is given as a negative value.

GLOSSARY LETTER SYMBOLS, TERMS, AND DEFINITIONS

IOL Low-level output current

The current into* an output with input conditions applied that according to the product specification will establish a low level at the output.

IOZ Off-state (high-impedance-state) output current (of a three-state output)

The current into* an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

SWITCHING CHARACTERISTICS

f_{max} Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

ta Access time (of a memory)

The time between the application of a specific input pulse and the availability of valid data signals at an output.

th Hold time

The interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

NOTES: 1. The hold time is the actual time between two events and may be insufficient to accomplish the intended result. A minimum value is specified that is the shortest interval for which correct operation of the logic element is quaranteed.

The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of data and the active transition) for which correct operation of the logic element is guaranteed.

th(min) Minimum hold time

The shortest hold time for which correct operation is obtained.

tpHL Propagation delay time, high-to-low-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

tpHZ Output disable time (of a three-state output) from high level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

tplH Propagation delay time, low-to-high-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

tpLZ Output disable time (of a three-state output) from low level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

tpzH Output enable time (of a three-state output) to high level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.

^{*}Current out of a terminal is given as a negative value.

GLOSSARY LETTER SYMBOLS, TERMS, AND DEFINITIONS

tpZL Output enable time (of a three-state output) to low level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low-level.

t_{su} Setup time

The time interval between the application of a signal that is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

NOTES: 1. The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.

The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the logic element is guaranteed.

t_{su(min)} Minimum setup time

The shortest setup time for which correct operation is obtained.

tTLH Transition time, low-to-high-level output

The time between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from the defined low level to the defined high level.

THL Transition time, high-to-low-level output

The time between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from the defined high level to the defined low level.

tw Average pulse width

The time between 50-percent-amplitude points (or other specified reference points) on the leading and trailing edges of a pulse.

tw(min) Minimum pulse width

The shortest pulse width for which correct operation is obtained.

CLASSIFICATION OF CIRCUIT COMPLEXITY

Gate equivalent circuit

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

LSI Large-scale integration

A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context a major subsystem or system, whether logical or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.

MSI Medium-scale integration

A concept whereby a complete subsystem function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

SSI Small-scale integration

Integrated circuits of less complexity than medium-scale integration (MSI).

LOGIC GRAPHIC SYMBOLS

The logic graphic symbols used in this book are in accordance with American National Standard Graphic Symbols for Logic Diagrams (Two-State Devices) ANSI Y32.14-1973 (IEEE Std. 91-1973) which supersedes ASA Y32.14-1962, MIL-STD-806B, and MIL-STD-806C. The following is only a brief explanation of the more common symbols used in this book.

basic logic concepts

The binary numbers 1 and 0 are used in pure logic where 1 represents true, yes, or active and 0 represents false, no, or inactive. These terms should not be confused with the physical quantity (e.g., voltage) that may be used to implement the logic, nor should the term "active" be confused with a level that turns a device on or off. A truth table for a relationship in logic shows (implicitly or explicitly) all the combinations of true and false input conditions and the result (output). There are only two basic logic relationships, AND and OR. The following illustrations assume two inputs (A and B), but these can be generalized to apply to more than two inputs.

AND Y is true if and only if A is true <u>and</u> B is true (or more generally, if all inputs are true).

$$Y = 1$$
 if and only if $A = 1$ and $B = 1$.

 $Y = A \cdot B$

TRUTH TABLE

Α	В	Y
1	1	1
1	0	0
0	1	0
0	0	0




OR Y is true if and only if A is true or B is true (or more generally, if one or more input(s) is (are) true.

$$Y = 1$$
 if and only if $A = 1$ or $B = 1$.

Y = A + B

TRUTH TABLE

Α	В	Υ
1	1	1
1	0	1
0	1	1
0	0	0




Y32.14-1973 continues the use of both distinctiveshape and rectangular symbols for the simpler logic functions. Both forms are shown here for AND and OR; however, throughout the rest of this section, and in the data sheets in this book, usually only the distinctive shapes will be used for these functions. The rectangular symbols are most useful when making up complex combinations of logic functions.

CMOS LOGIC GRAPHIC SYMBOLS

negation

In logic symbology, the presence of the negation indication symbol O provides for the representation of logic function inputs and outputs in terms independent of their physical values, the 0-state of the input or output being the 1-state of the symbol referred to by the symbol description.



Example 1 says that Z is <u>not</u> true if A is true <u>and</u> B is true or that Z is true if A <u>and</u> B are <u>not</u> both true. $\overline{Z} = AB$ or $Z = \overline{AB}$. This is frequently referred to as NAND (for NOT AND).

Example 2 says that Z is true if A is not true or if B is not true. Z = $\overline{A} + \overline{B}$. Note that this truth table is identical to that of Example 1. The logic equation is merely a De Morgan's transformation of the equations in Example 1. The symbols are equivalent.

Example 3, $\overline{Z} = A + B$ or $Z = \overline{A + B}$, and Example 4, $Z = \overline{A} \cdot \overline{B}$, also share a common truth table and are equivalent transformations of each other. The NOT OR form (Example 3) is frequently referred to as NOR.

logic implementation and polarity indication

Devices that can perform the basic logic functions, AND and OR, are called gates. Any device that can perform one of these functions can also be used to perform the other if the relationship of the input and output voltage levels to the logic variables 1 and 0 is redefined suitably.

In describing the operation of electronic logic devices, the symbol H is used to represent a "high level," which is a voltage within the more-positive (less-negative) of the two ranges of voltages used to represent the binary variables. L is used to represent a "low level," which is a voltage within the less-positive (more-negative) range.

A function table for a device shows (implicitly or explicitly) all the combinations of input conditions and the resulting output conditions.

In graphic symbols, inputs or outputs that are active when at the high level are shown without polarity indication. The polarity indicator symbol denotes that the active state of an input or output with respect to the symbol to which it is attached is the low level.

EXAMPLE 5

Assume two devices having the following function tables.

DEVICE #1

FUNCTION TABLE

Α	В	Y
Н	н	Н
н	L	L
L	н	L
L	L	L

DEVICE #2 **FUNCTION TABLE**

Α	В	Υ
Н	H	н
н	L	н
L	н	н

By assigning the relationships H = 1, L = 0 at both input and output, Device #1 can perform the AND function and Device #2 can perform the OR function. Such a consistent assignment is referred to as positive logic. The corresponding logic symbols would be:

DEVICE #1







Alternatively, by assigning the relationships H = 0, L = 1 at both input and output, Device #1 can perform the OR function and Device #2 can perform the AND function. Such a consistent assignment is referred to as negative logic. The corresponding logic symbols would be:

DEVICE #1







The use of the polarity indicator symbol () automatically invokes a mixed-logic convention. That is, positive logic is used at the inputs and outputs that do not have polarity indicators, negative logic is used at the inputs and outputs that have polarity indicators.

EXAMPLE 6 FUNCTION TABLE

Α	В	Z
н	Н	L
н	L	н
L	H	н
L	L	н

EXAMPLE 7 FUNCTION TABLE

Α	В	Z
Н	Н	L
Н	L	L
L	н	L
L	L	н

This may be shown either of two ways:



Note the equivalence of these symbols to examples 1 and 2 and the fact that the function table is a positive-logic translation (H = 1, L = 0) of the NAND truth table, and also note that the function table is the negative-logic translation (H = 0, L = 1) of the NOR truth table, given in Example 3.

This may be shown either of two ways:





Note the equivalence of these symbols to examples 3 and 4 and the fact that the function table is a positive-logic translation (H = 1, L = 0) of the NOR truth table, and also note that the function table is the negative-logic translation (H = 0, L = 1) of the NAND truth table, given in Example 1.

It should be noted that one can easily convert from the symbology of positive logic merely by substituting a polarity indicator (🗠) for each negation indicator (O) while leaving the distinctive shapes alone. To convert from the symbology of negative logic, a polarity indicator (🔼) is substituted for each negation indicator (O) and the OR shape is substituted for the AND shape or vice versa.

CMOS LOGIC GRAPHIC SYMBOLS

choice of AND/OR symbols

The preceding material stated and demonstrated that any device that can perform OR logic can also perform AND logic and vice versa. De Morgan's transformation is illustrated in Examples 1 through 7. The rules of the transformation are:

- 1. At each input or output having a negation (O) or polarity (📐) indicator, delete the indicator.
- 2. At each input or output not having an indicator, add a negation (O) or polarity () indicator.
- 3. Substitute the AND symbol () for the OR symbol () or vice versa.

These steps do not alter the assumed convention; positive logic stays positive, negative logic stays negative, and mixed logic stays mixed.

The choice of symbol may be influenced by these considerations: (1) The operation being performed may best be understood as AND or OR. (2) In a function more complex than a basic gate, the inputs will usually be considered as inherently active high or active low (e.g., the J and \overline{K} inputs of a J- \overline{K} flip-flop are active high and active low, respectively). (3) In a chain of logic, understanding and the writing of logic equations are often facilitated if active-low or negated outputs feed into active-low or negated inputs.


other symbols




Dynamic input activated by transition from a low level to a high level. The opposite transition has no effect at the output.



Dynamic input activated by transition from a high level to a low level. The opposite transition has no effect at the output.



Exclusive OR function. The output will assume its indicated active level if and only if one and only one of the two inputs assumes its indicated active level.




Inverting function. The output is low if the input is high and it is high if the input is low. The two symbols shown are equivalent.



Noninverting function. The output is high if the input is high and it is low if the input is low. The two symbols shown are equivalent.




Transmission gate. Serves as a closed switch between lines 1 and 2 only when lines 3 and 4 are active, i.e., low and high, respectively. Complementary signals are always presented to lines 3 and 4.




Bilateral switch. When the switch is on, signals can be transmitted in either direction.

control blocks




Selector control block. These symbols are used with an array of OR symbols to provide a point of placement for selection (S) or gating (G) lines. The selection lines enable the input designated 0, 1, n of each OR function by means of a binary code where S0 is the least-significant digit. If the 1 level of these lines is low, polarity indicators () will be used. The gating lines have an AND relation with the respective input of each OR function: G1 with the inputs numbered 1, G2 with the inputs numbered 2, and so forth. If the enabling levels of these lines is low, polarity indicators () will be used. For example applications, see '4051A and '4321A for the first symbol; '4019A and '4519A for the second symbol.




Output selector control block. This symbol is used with a block symbol having multiple outputs to form a decoder. The selection lines enable the output designated 0, 1,..., n of each block by means of a binary code where SO is the least significant digit. If the 1 level of these lines is low, polarity indicators () will be used. For example application of this symbol, see '4028A.



Register control block. This symbol is used with an associated array of flip-flop symbols to provide a point of placement for common function lines, such as a common clear.



Shift register control block. These symbols are used with an array of flip-flop symbols to form a shift register. An active transition at the inputs causes left or right shifting as indicated. For example applications of this symbol, see '4014A, '4015A, and '4021A.



Counter control block. This symbol is used with an array of flip-flops or other circuits serving as a binary or decade counter. An active transition at the ± 1 or ± 1 input causes the counter to increment one count upward or downward, respectively. An active transition at the ± 1 input causes the counter to increment one count upward or downward depending on the input at an up/down control. For example applications of these symbols, see '4017A, '4029A, '4360A, and '4522A.

CMOS EXPLANATION OF FUNCTION TABLES

EXPLANATION OF FUNCTION TABLES

The following symbols are now being used in function tables on TI data sheets:

high level (steady state) L low level (steady state) = transition from low to high level transition from high to low level х irrelevant (any input, including transitions) the level of steady-state inputs at inputs A through H respectively a..h = level of Q before the indicated steady-state input conditions were established Q_{Ω} complement of $Q_{\overline{Q}}$ or level of \overline{Q} before the indicated steady-state input conditions were established \overline{Q}_{Ω} level of Q before the most recent active transition indicated by \downarrow or \uparrow one high-level pulse one low-level pulse TOGGLE = each output changes to the complement of its previous level on each active transition indicated by \downarrow or \uparrow .

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q₀, or \overline{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, \prod or \prod , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

CMOS EXPLANATION OF FUNCTION TABLES

The most complex function tables in this book are those of the shift registers. These embody all of the symbols used in any of the other function tables, plus more. Below is the function table of an 8-bit static shift register, e.g. type TF4021.

	INPUTS INTERNAL OUTPUTS OUTPU				INPUTS INTERNAL OUTPUTS			
CONTROL	CLOCK	PARALLEL	SERIAL	(2 0	(2 OF 5)			
P/S	CLOCK	A-H	SERIAL	Q _A	α _B	QF	α_{G}	ΩH
н	×	a-h	×	a	b	f	h	h
L	†	×	н	н	Q_{An}	QEn	Q_{Fn}	Q_{Gn}
L	†	×	L	L	Q_{An}	QEn	Q_{Fn}	Q_{Gn}
L	L	×	×	Q _{A0}	α_{B0}	QFO	a_{G0}	QHO

The first line of the table represents asynchronous parallel loading of the register and says that if P/\overline{S} is high then, without regard to the serial input or the clock, the data entered at A will be at internal output Q_A , data entered at B will be at Q_B , and so forth.

The second and third lines represent the loading of high-and low-level data, respectively, from the serial input and the shifting of previously entered data one bit; data previously at Q_A is now at Q_B , the previous levels of Q_E , Q_F , and Q_G and now at Q_F , Q_E , and Q_H , respectively, and the data previously at Q_H is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when P/S is low and the levels at inputs A through H have no effect.

The fourth line simply states that so long as the clock remains low while P/\overline{S} is low, no other input has any effect and the outputs maintain the levels they assumed on the last rising transition of the clock.

Since only the rising transition of the clock has been shown to be active, the fourth line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

CMOS LOGIC CIRCUITS

INTRODUCTION

This booklet contains descriptive information on CMOS integrated circuits manufactured by Texas Instruments. Included are data sheets providing electrical and switching characteristics. The circuits designated with 40XXA numbers are plug-in replacements for the RCA family of CMOS devices. The 43XXA devices are unique Texas Instruments functions. The 45XXA devices are plug-in replacements for the Motorola family of CMOS devices.

Circuits designated with an "A" suffix are those devices having an operating voltage range of 3 to 15 volts with specifications at 5 to 10 volts.

The circuits designated with a "B" suffix are those devices whose voltage range is 3 to 18 volts with specifications at 5, 10, and 15 volts. Additionally the data sheets on the "B" parts more clearly define the product in a system-oriented manner. The specific areas where the "B" data sheets are more descriptive than the "A" data sheets are:

- Input and Output Characteristics
- Noise Immunity
- Drive Capability
- Specifications at 15 volts

The "B" series (including all "B" series data sheets) is presented first, then the "A" series; for most type numbers there is both an "A" series device and a "B" series device. Within each series the data sheets are arranged in type-number sequence.

Texas Instruments CMOS offers the design engineer:

- Choice of two packages . . . Plastic dual-in-line Ceramic hermetically sealed dual-in-line
- Choice of temperature ranges . . . Series TF ... -55°C to 125°C (full military range) Series TP . . . -40°C to 85°C
- Protective network on each input
- Low power dissipation (quiescent)
- High noise immunity
- Threshold voltage, input and supply current stability
- Easy interface capability to TTL (including low-power and low-power Schottky) Linear N-Channel MOS P-Channel MOS


"B" SERIES INFORMATION

BUFFERED CIRCUITS

Most 4XXXXB digital circuits will have double- or triple-buffered output stages to attain:

- Uniform dynamic performance
- Uniform input characteristics
- Uniform output characteristics
- Improved noise immunity
- Improved capacitance drive
- Lower input capacitance
- Lower over-all system CV²f power


Figure 1 shows typical three-input NOR, OR, and NAND gate circuits. The input transistor sizes are minimized to reduce input capacitance and are buffered from the large output transistors, which are designed to give symmetrical output characteristics.



SERIES '4000B GENERAL INFORMATION

INPUT PROTECTION

Input protection networks have been standardized to the two configurations below:



Configuration 1 is used on the whole family except for the '4049B and '4050B, which use configuration 2. In each case the diodes to VSS have a reverse breakdown of approximately 22 to 28 volts. These networks are incorporated as protection against occassional electrostatic overstress. It is not recommended that units be subjected to continuously repeated overstress. CMOS is much less sensitive to electrostatic overstress than other MOS technologies; however, care should be taken in handling these networks much the same as is required for other high-impedance integrated circuits:

- Equipment should be properly grounded.
- 21 Work surfaces should be electrically conductive and connected to earth ground.
- Handling should be minimized.

INPUT CHARACTERISTICS

For input voltages between VSS and VDD the protective networks are in reverse-biased, low-current states. Typically the input current at 25°C will be on the order of a few picoamps. Because such small currents are difficult to measure, inputs are specified at only VDD = 15 volts. The maximum limit is the sum of all inputs simultaneously measured in

The 4XXXB devices have input capacitances of typically 3 to 5 pF.

OUTPUT CHARACTERISTICS

Digital CMOS inputs represent such small loads to CMOS driving units that the outputs will typically equal either VSS or VDD in a quiescent logic state. However for most system applications, one must specify the logic output levels under a load to indicate interface capabilities of the output to other circuits, the output transient drive capability, and the susceptability to noise. It is intended to guarantee a standard "B" series output to drive one Low-Power Schottky TTL input and to have nearly symetrical output impedances. For these reasons the output source and sink currents are specified at output voltages that are symetrically related; that is at $V_{DD} = 5 \text{ V}$, $V_{O} = V_{DD} - 0.4 \text{ V}$ and $1/2 \text{ V}_{DD}$ for I_{OH} and $V_{O} = 0.4 \text{ V}$ and $1/2 \text{ V}_{DD}$ for I_{OL} .

NOISE IMMUNITY

Noise immunity is the inherent ability of a device to receive electrical noise at its inputs without propagating signals that would cause erroneous logic levels subsequently in the system. Noise immunity does not imply that no output transient will occur. It does mean that the amplitude of such a transient will be reduced as it is propagated through the system. The "A" series noise immunity is typically 30% of $V_{DD}-V_{SS}$. Because the "B" series has internal buffers, this noise immunity is increased to typically 45% of the supply voltage. Noise margin is a specific measure of noise immunity under specific conditions of load, supply voltage, and temperature. High-level noise margin is defined as V_{OL} min — V_{IH} min and low-level noise margin is defined as V_{IL} max — V_{OL} max, where the following definitions apply:

- VIH min The minimum value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.
- V_{IL} max The maximum value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.
- VOH min The minimum high-level output voltage that will occur under specific conditions of input voltage, supply voltage, load, and temperature.
- VOL max The maximum low-level output voltage that will occur under specific conditions of input voltage, supply voltage, load, and temperature.

Historically the CMOS industry has applied these definitions of noise margins under the conditions of no output load with the units stressed one input at a time while the other inputs are at VDD or VSS. A more realistic system application would require all inputs to be stressed simultaneously in a worst case combination and the outputs to be loaded. Under guaranteed data sheet conditions of VOH min, VIH min, VIL max, and VOL max, Texas Instruments guarantees worst-case noise margins of:

LOGIC LEVEL	$V_{DD} = 5 V$	$V_{DD} = 10 V$	V _{DD} = 15 V
High	0.6 V	1.5 V	1.5 V
Low	0.6 V	1.5 V	1.5 V

These noise margins are equivalent to the following under conditions of no load and one input stressed at a time.

LOGIC LEVEL	$V_{DD} = 5 V$	V _{DD} = 10 V	V _{DD} = 15 V
High	1.5 V	3.0 V	4.0 V
Low	151/	201/	401/

SERIES '4000B GENERAL INFORMATION

POWER DISSIPATION

CMOS power dissipation is defined primarly by two contributing factors; a steady-state "leakage" current contribution and dynamic power dissipation. The dynamic power is normally the major factor and consists of two components: the capacitive term (CV²f) and the "through" current, which results when both the N-channel and the P-channel transistors are simultaneously on. The curves of Figure 2 show CMOS power of a two-input NOR circuit as compared to equivalent circuits in the three most popular TTL families. From this comparison one can clearly see that CMOS offers the optimum power versus frequency for system frequencies less than 100 kHz. From 1 MHz up, the trade-off favors Low-Power Schottky TTL.

CMOS quiescent supply current specified in subsequent detailed specifications is primarily reverse current of diodes and off-state current of MOS transistors. Since CMOS logic functions consist of series and parallel combinations of MOS transistors, one must measure the reverse current in sufficient logic states to ensure that all junctions and transistors are stressed. For example a two-input NOR gate would require an IDD measurement with both inputs low to stress both n-channel transistors. Then, one must apply a high, low combination to stress one p-channel transistor followed by a low, high combination to stress the other. This method of measurement is being used on all Texas Instruments CMOS products.

SPECIFICATION GROUPING

The products in this book are classified into two groups each having common characteristics. The first group (SSI, small-scale integration) comprises the basic gate functions, buffers, and small analog functions, the second group (CSSI, complex small-scale integration, and MSI, medium-scale integration) comprises the dual flip-flops and the more complex functions. The type numbers in each group of the "B" series are shown below.

GROUP 1 (SSI) 4000B ^{\$} 4001B 4002B ^{\$} 4009B 4010B 4011B 4012B ^{\$}	GROUP 2 (CSSI and MSI) 4013B 4014B [♦] 4015B [♦] 4018B 4021B [♦] 4029B [♦]
4012B [♦]	4035B [♦]
4016B 4023B♦ 4025B♦	4042B 4043B 4044B
4030B 4049B	4051B 4052B
4050B 4069B 4070B	4053B 4376B 4377B
4071B 4072B♦	, 200
4073B♥ 4075B♥ 4081B	
4082B [♦] 4085B [♦]	

Future products to be announced

POWER DISSIPATION PER GATE FREQUENCY FOR TTL AND CMOS




FIGURE 2

SERIES '4000B COMMON ELECTRICAL SPECIFICATIONS

SEPTEMBER 1975

The following electrical specifications apply for most series '4000B CMOS products. Each individual product specification references the appropriate sections of this common specification and lists exceptions if there are any.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{DD} (see Note 1)		18 V
Input current		±10 mA
Continuous total dissipation (see Note 2)		200 mW
Operating free-air temperature range: TF4000B Series		o 125°C
TP4000B Series	-40° C t	to 85°C
Storage temperature range		o 150°C

NOTES: 1. Throughout this page, the following page, and the individual product specifications, voltage values are with respect to the V_{SS} terminal unless otherwise noted.

2. Power dissipation averaged over a 1-second interval must fall within the continuous dissipation rating.

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, VDD (see Note 3)		3	18	V
Input voltage, V		0	V _{DD}	V
O	TF4000B Series	-55	125	°c
Operating free-air temperature, TA	TP4000B Series	-40	85	°C
Rise time, any input, t _r			15	μs
Fall time, any input, tf			15	μs

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TF4000B Series

	PARAMET	ER	TEST CONDITI	ons		= 5 V	V _{DD} = 10 V		V _{DD} = 15 V		UNIT
					MIN	MAX	MIN	MAX	MIN	MAX	ļ
VIH	High-level in	nput voltage			4		8		12		V
VIL	Low-level in	put voltage				1		2		3	V
v _{OH}	High-level output volta	age	VIH = VIH min, VIL = VIL max,	IO = IOH min	4.6		9.5		13.5		V
VOL	Low-level output volta		See Note 3	10 = 10L min		0.4		0.5		1.5	V
			V V i- V V v	T _A = -55°C	-0,5		-1.1		-3.8		
			VIH = VIH min, VIL = VIL max,	T _A = 25°C	-0.4		-0.9		-3]
1	High-level			T _A = 125°C	-0.4		-0.65		-2.3		1
1OH	output curre	ent	., ., ., ., ., ., ., ., ., ., ., ., ., .	T _A = -55°C	-2		-7.5		-11		mA ·
			V _{IH} = V _{IH} min, V _{IL} = V _{IL} max,	T _A = 25°C	-1.6		6		-9		1
			$V_0 = \frac{1}{2} V_{DD}$	T _A = 125°C	-1.2		-4		-6		1
			, , ,	T _A = -55°C	0.5		1.1		3.8		
			THE THEORY,	T _A = 25°C	0.4		0.9		3		1
	Low-level		VO = VOL max	T _A = 125°C	0.4		0.65		2.3]
IOL	output curre	ent	V V i - V V	$T_A = -55^{\circ}C$	2		7.5		11		mA
			V _{IH} = V _{IH} min, V _{IL} = V _{IL} max,	T _A = 25°C	1.6		6		9		}
			$V_0 = \frac{1}{2} V_{DD}$	T _A = 125°C	1.2		4		6		1
11	Input currer	nt	V _I = V _{DD} or 0 V							± 1	μΑ
lee	Quiescent	Group 1 [†]	V. = V== or 0.V	$T_A = -55^{\circ}C \text{ or } 25^{\circ}C$		0.5		1		2	
I _{DD} or	supply	products	V _I = V _{DD} or 0 V, All logic states,	T _A = 125°C		30		60		120	μΑ
		Group 2 [†]	No load	$T_A = -55^{\circ}C \text{ or } 25^{\circ}C$		5		10		20] "
- iSS	current	products		T _A = 125°C		300		600		1200	l

NOTE 3: The output voltage limits are guaranteed for any appropriate combination of high and low inputs. †See group designation on individual product specifications and page 22 for a list of all products by group.

SERIES '4000B COMMON ELECTRICAL SPECIFICATIONS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TP4000B Series

	PARAMET	E D	TEST CONDITIONS		v_{DD}	= 5 V	V _{DD} = 10 V		V _{DD} = 15 V		UNIT
	FARAMET	En	TEST CONDITI	0143	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VIH	High-level in	put voltage			4		8		12		٧
VIL	Low-level in	put voltage				1		2		3	V
V _{OH}	High-level output volta	nge	VIH = VIH min, VIL = VIL max,	IO = IOH min	4.6		9.5		13.5		v
V _{OL}	Low-level output volta	ige	See Note 3	IO = IOL min		0.4		0.5		1.5	٧
_			V _{IH} = V _{IH} min, V _{IL} = V _{IL} max, V _O = V _{OH} min	$T_A = -40^{\circ}C$	-0.45		-1		-3.4		
			Va - Van min	T _A = 25°C	-0.4		-0.9		-3]
1	High-level		VO = VOH min	T _A = 85°C	-0.4		-0.75		-2.7		mA
ГОН	output curre	ent	V _{IH} = V _{IH} min, V _{IL} = V _{IL} max,	$T_A = -40^{\circ}C$	-1.8		-6.7		-10		
			VD = ½ VDD	1A = 25 C	-1.6		-6		-9]
			O - 22 V DD	T _A = 85°C	-1.3		-5		-7.2		
			V - V	$T_A = -40^{\circ}C$	0.45		1		3.4		
			V _{IH} = V _{IH} min, V _{IL} = V _{IL} max,	T _A = 25°C	0.4		0.9		3		J
	Low-level		VO = VOL max	T _A = 85°C	0.4		0.75		2.7		
OL	output curre	ent	VIH = VIH min, VIL = VIL max,	$T_A = -40^{\circ} C$	1.8		6.7		10		mA
			VIH - VIH min, VIL - VIL max,	T _A = 25°C	1.6		6		9		
			V _O = ½ V _{DD}	T _A = 85°C	1.3		5		7.2		1
IJ	Input currer	nt	V _I = V _{DD} or 0 V							±1	μА
	0 :	Group 1 [†]	V _I = V _{DD} or 0 V,	$T_A = -40^{\circ} \text{C or } 25^{\circ} \text{C}$		5		10		20	
IDD	Quiescent	products		T _A = 85°C		70		140		280]
or	supply	Group 2 [†]	All logic states,	$T_A = -40^{\circ} \text{C or } 25^{\circ} \text{C}$		50		100		200	μΑ
-iss	current	products	No load	T _A = 85°C		700		1400		2800	İ

NOTE 3: The output voltage limits are guaranteed for any appropriate combination of high and low inputs. †See group designation on individual product specifications and page 22 for a list of all products by group.


CMOS LOGIC CIRCUITS

TYPES TF4000B, TF4001B, TF4002B, TP4000B, TP4001B, TP4002B **NOR GATES**

SEPTEMBER 1975


TF4000B, TP4000B[♦]

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

TF4002B, TP4002B[♦] J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)




NC-No internal connection

'4000B . . . Dual 3-Input NOR Gates Plus Inverter

'4001B . . . Quad 2-Input NOR Gates '4002B . . . Dual 4-Input NOR Gates

TF4001B, TP4001B J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1

switching characteristics at 25° C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD}	 	= 10 V MAX		= 15 V MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	0 = 50 = 5	175	50		40		
†PHL	Propagation delay time, high-to-low-level output	C _L = 50 pF,	175	50		40		
^t TLH	Transition time, low-to-high-level output	R _L = 200 kΩ, See Note 1	95	35		30		ns
^t THL	Transition time, high-to-low-level output	See Note 1	95	35		30		

NOTE 1: See load circuit and voltage waveforms on page 170.

♦Future products to be announced.

PRINTED IN U.S.A.

CMOS LOGIC CIRCUITS

TYPES TF4009B, TF4010B, TP4009B, TP4010B HEX INVERTING AND NONINVERTING BUFFERS/CONVERTERS


SEPTEMBER 1979

High Current Sinking Capability


description

The '4009B and '4010B hex CMOS inverting and noninverting buffers may be used as current sinks for source drivers, hex CMOS drivers, or CMOS to DTL or TTL logic-level converters. Conversion ranges are from CMOS logic operating at supply levels to 18 volts to DTL or TTL operating at supply levels of 3 volts to 18 volts. Conversion to logic output levels greater than 6 volts is permitted provided that the VCC supply voltage is not higher than the VDD supply voltage (see Note 1).

schematic (each buffer)




J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4009B, TP4009B



NC-No internal connection

TF4010B, TP4010B



NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25,
and below		group 1,
ļ		except as on
		following page

absolute maximum ratings over operating free-air temperature range

Supply voltage, VCC (see Note 1) .																			
Minimum rise time of supply voltages																			10 μs
Output load capacitance if Vcc excee	ds	10	.5	V	_			_		_		_	_				_	50	7a 00

NOTE 1: If V_{CC} is allowed to exceed V_{DD} , the device may latch up and draw sufficient current to cause permanent damage.

TYPES TF4009B, TF4010B, TP4009B, TP4010B HEX INVERTING AND NONINVERTING BUFFERS/CONVERTERS

electrical characteristics over recommended operating free-air temperature range, V_{CC} = V_{DD} TF4009B and TF1010B

P/	RAMETER		TEST CONDI	TIONS		v_{DD}	= 5 V	v_{DD}	= 10 V	v_{DD}	= 15 V	UNIT
	ATTAMIL TEN		TEST CONDI	110113		MIN	MAX	MIN	MAX	MIN	MAX	0,,,,
V	High-level					4		8		12		v
VIH	output voltage					7		٥		12		
V	Low-level				TF4009B		1		2		2	V
VIL	output voltage				TF4010B		1		2		3	1 *
Vall	High-level	VIH = VIH min,	VIL = VIL max,	I _O = 0		4.6		9.5		13.5		
VOH	output voltage	VIH = VDD,	V _{IL} = 0,	IO = IOH min		4.6		9.5		13.5		V
Vai	Low-level	$V_{IH} = V_{IH} min,$	V _{IL} = V _{IL} max,	I _O = 0			0.4		0.5		1.5	
VOL	output voltage	VIH = VDD,	V _{IL} = 0,	IO = IOL min			0.4		0.5		1.5	V
					$T_A = -55^{\circ}C$	3.75		10		30		
1		$V_{IH} = V_{IH} min,$	VIL = VIL max,	VO=VOL max	$T_A = 25^{\circ}C$	3.2		8		24]
1	Low-level				$T_A = 125^{\circ}C$	2.1		5.6		17		ا ا
OL	output current				$T_A = -55^{\circ}C$	11		36		53		mA
		$V_{IH} = V_{IH} min,$	$V_{IL} = V_{IL} \max$	$V_0 = \frac{1}{2} V_{DD}$	T _A = 25°C	9.2		29		42]
L					T _A = 125°C	6		20		30		}

TP4009B and TP4010B

	RAMETER		TEST COND	ITIONS		V _{DD}	= 5 V	V _{DD}	= 10 V	VDD	= 15 V	UNIT
	MANIETEN		TEST CONDI			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
· · · ·	High-level					4		8		12		v
Уιн	input voltage					"		ľ		12		ľ
V	Low-level				TP4009B		1		2		2	v
VIL	input voltage				TP4010B		1		2		3	1 <u> </u>
V	High-level	$V_{IH} = V_{IH} min,$	VIL = VIL max,	I _O = 0		4.6		9.5		13.5		V
VOH	output voltage	V _{IH} = V _{DD} ,	VIL = VIL = 0,	10 = IOH min		4.6		9.5		13.5		1 '
Vai	Low-level	VIH = VIH min,	VIL = VIL max,	I _O = 0			0.4		0.5		1.5	V
VOL	output voltage	$V_{IH} = V_{DD}$,	V _{1L} = 0,	Io = IOL min			0.4		0.5		1.5	1
i					$T_A = -40^{\circ}C$	3.6		9.6		28		
		$V_{IH} = V_{IH} min,$	VIL = VIL max,	VO=VOLmax	T _A = 25°C	3.2		8		24		j
1	Low-level				$T_A = 85^{\circ}C$	2.5		6.6		19		mA
lor	output current				$T_A = -40^{\circ}C$	10		34		49		}
		$V_{IH} = V_{IH} min,$	VIL = VIL max,	V _O = ½ V _{DD}	T _A = 25°C	9.2		29		42		}
					T _A = 85°C	7.1		24		33		}

switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V	VDD	= 10 V	V _{DD} =	= 15 V	UNIT
	PANAWETEN	TEST CONDITIONS	TYP MAX	TYP	MAX	TYP	MAX	DIVIT
tPLH	Propagation delay time, low-to-high-level output		55	40		35		
†PHL	Propagation delay time, high-to-low-level output	$V_{CC} = V_{DD}$, $C_L = 50 pF$,	50	28		23]
tTLH	Transition time, low-to-high-level output	R _L = 200 kΩ, See Note 2	135	110		100		ns
^t THL	Transition time, high-to-low-level output		30	28		25]
^t PLH	Propagation delay time, low-to-high-level output	V _{CC} = ½ V _{DD} , C _L = 50 pF,		25				200
^t PHL	Propagation delay time, high-to-low-level output	R _L = 200 kΩ, See Note 2		•25				ns


NOTE 2: See load circuit and voltage waveforms on page 170.

TYPES TF4011B, TF4012B, TP4011B, TP4012B NAND GATES


SEPTEMBER 1975

'4011B . . . Quad 2-Input NAND Gates '4012B . . . Dual 4-Input NAND Gates

TF4011B, TP4011B J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



TF4012B, TP4012B♦ J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25,
		group 1

switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5 \		= 10 V MAX		= 15 V MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	0 -50-5	175	50		40		
tPHL	Propagation delay time, high-to-low-level output	C _L = 50 pF,	175	50		40		
tTLH	Transition time, low-to-high-level output	R _L = 200 kΩ, See Note 1	95	35		30		ns
[†] THL	Transition time, high-to-low-level output	See Note 1	95	35		30		

NOTE 1: See load circuit and voltage waveforms on page 170.

[♦]Future product to be announced.

TYPES TF4013B, TP4013B DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SEPTEMBER 1975

Toggle Rate . . . 12 MHz Typical at V_{DD} = 15 V

description


These circuits are dual D-type transition-operated master-slave flip-flops with buffered outputs, independent direct overriding preset and clear inputs, and D and clock inputs. While the clock is low, the data at the D input is entered into the master section, which is isolated from the slave section. On the rising transition of the clock, the D input is disabled and data previously set up in the master section is transferred to the slave section and appears in true form at the Q output.

Presetting and clearing are independent of the clock and are accomplished by a high-level voltage at the respective input. The \overline{Q} output is complementary to the Q output except for the nonstable situation that exists when both preset and clear inputs are simultaneously high.


FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS			OUT	PUTS
PRESET	CLEAR	СК	D	a	ā
Н	L	X	Х	Н	L
L	н	X	X	L	Н
н	. н	X	Х	Н*	H*
L	L	↑ -	L	L	н
L	L	↑	Н	H	L
L	L	L	Х	$ \alpha_0 $	\overline{a}_0

See explanation of function tables on pages 16 and 17.



functional block diagram



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

switching characteristics at 25° C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V	v_{DD}	= 10 V	V _{DD} =	= 15 V	UNIT
	FARAMETER	TEST CONDITIONS	TYP MAX	TYP	MAX	TYP	MAX	UNIT
f _{max}	Maximum clock frequency		4	10		12		MHz
^t PLH	Propagation delay time, low-to-high-level output from clock, preset, or clear		225	95		85		ns
^t PHĻ	Propagation delay time, high-to-low-level output from clock, preset, or clear	C _L = 50 pF,	225	95		85		ns
^t TLH	Transition time, low-to-high-level output	$R_L = 200 \text{ k}\Omega$, See Note 1	95	35		30		ns
^t THL	Transition time, high-to-low-level output	See Note 1	95	35		30		ns
tw(min)	Minimum pulse width, clock high, clock low, preset, or clear	•	125	50		40		ns
t _{su} (min)	Minimum setup time		. 25	10		8		ns
th(min)	Minimum hold time		0	0		0		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

^{*}This configuration is nonstable; that is, it will not presist when preset and clear return to their inactive (low) level.

FUTURE CMOS PRODUCT TO BE ANNOUNCED

TYPES TF4014B, TP4014B 8-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

- Synchronous Parallel or Serial Input, Serial Output
- Parallel Outputs from Sixth, Seventh, and Eighth Bits
- Maximum Clock Frequency . . . 5 MHz
 Typical at 10 V


description

These 8-bit synchronous registers have a single serial input and parallel-in access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of bits F, G, and H.

Both serial and parallel entry are made synchronously on the low-to-high transition of the clock input and under the control of the parallel-load/serial-shift input, P/\overline{S} . When the P/\overline{S} input is high, data is broadside loaded into the register from the parallel inputs. When the P/\overline{S} input is low, data is entered at the serial input and each bit shifts one bit position in the direction Q_{Δ} through Q_{H} .

The TF4021B and TP4021B are similar to these registers, except for having asynchronous parallel inputs.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

FUNCTION TABLE

	INPUTS				L OUTPUTS		OUTPUTS	
CONTROL	CLOCK	PARALLEL	SERIAL	(2	of 5)	0-	0-	0
P/S	CLOCK	A-H	SENIAL	\mathbf{Q}_{A}	αB	ΩF	α_{G}	α_{H}
Н	1	a-h	X	а	b	f	g	h
L	↑	X	н	(н	Q_{An}	QEn	α_{Fn}	Q_{Gn}
L	↑	X	L	L	Q_{An}	Q _{En}	Q_{Fn}	Q_{Gn}
X	L	X	×	Q _{A0}	Q _{B0}	Q _{F0}	α_{G0}	QH0

See explanation of function tables on pages 16 and 17.

functional block diagram



TYPES TF4014B, TP4014B 8-BIT STATIC SHIFT REGISTERS

switching characteristics at 25° C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD}	= 5 V	V_{DD}	= 10 V	v_{DD}	= 15 V	UNIT
	FARAMETER	TEST CONDITIONS	TYP	MAX	TYP	MAX	TYP	MAX	ONL
f _{max}	Maximum clock frequency		2.5		5		7		MHz
^t PLH	Propagation delay time, low-to-high-level output	C: = =0 ==	300		125		90		ns
^t PHL	Propagation delay time, high-to-low-level output	CL = 50 pF, RL = 200 kΩ,	300		125		90		ns
^t TLH	Transition time, low-to-high-level output	See Note 1	95		35		30		ns
^t THL	Transition time, high-to-low-level output	See Note 1	95		35		30		ns
tw(min)	Minimum pulse width, clock high or clock low		200		100		100		ns
t _{su} (min)	Minimum setup time		100		50		50		ns
th(min)	Minimum hold time		0		0		0		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

FUTURE CMOS PRODUCT TO BE ANNOUNCED

TYPES TP4015B, TP4015B DUAL 4-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

Maximum Clock Frequency . . . 5 MHz
 Typical at 10 V

description


These dual 4-bit static shift registers consist of two identical, independent, 4-stage serial-input, parallel-output registers. Each register has independent clock and clear inputs as well as a single serial data input. The register stages are D-type master-slave flip-flops with Q outputs available from each of the four bits on both registers. Data is shifted from one bit to the next during the low-to-high-level transition of the clock. A high level applied to the clear line sets all outputs of the associated registers to the low level.

FUNCTION TABLE (EACH REGISTER)

INPUTS			OUTPUTS			
CLEAR	CLOCK	D	Q_A	A OB OC C		a_{D}
Н	Х	х	L	L	L	L
L	↑ `	Ļ	L	Q_{An}	Q_{Bn}	Q_{Cn}
L	↑	Н	Н	Q_{An}	Q_{Bn}	Q_{Cn}
L	L	Х	Q _{A0}	$oldote{eq}$	a_{C0}	σ^{D0}

See explanation of function tables on pages 16 and 17.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) CLOCK 1D CLEAR 2QD VDD 1Q₄ 12 16 15 10 9 QA QB QC QD OA OB OC OD 1 2 8 2D 1Qn 2Q_B 2QA CLOCK CLEAR logic: see function table



MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS		
Page 24	Page 24	Pages 24 and 25, group 2		

switching characteristics at 25° C free-air temperature

PARAMETER		TEST CONDITIONS	V _{DD} = 5 V	V _{DD} =	10 V	V _{DD} :	= 15 V	UNIT	
		TEST CONDITIONS	TYP MAX	TYP	MAX	TYP	MAX		
f _{max} Maximum clock frequency			3	5		7		MHz	
Propagation delay time, low-to-high-level			250	100		80			
tPLH output from clock			250	100		80		ns	
	Propagation delay time,	from clock		250	100		80		ns ns
^t PHL h	high-to-low-level output	from clear	$C_{1} = 50 \text{ pF},$	300	125		100		
tTLH Transition time, low-to-high-level output		$R_L = 200 \text{ k}\Omega$, See Note 1	95	35		30		nş	
tTHL Transition time, high-to-low-level output			95	35		30		ns	
t _{w(min)} N	Minimum pulse width	clock high or low	165 125	165	100		75		
		clear		50		50		ns	
tsu(min) Minimum setup time			100	50		50		ns	
th(min) Minimum hold time			0	0		0		ns	

NOTE 1: See load circuit and voltage waveforms on page 170.

CMOS LOGIC CIRCUITS

TYPES TF4016B, TP4016B QUAD BILATERAL SWITCHES

SEPTEMBER 1975

- Difference in ron between Switches in One Package Typically 10 Ω when V_I = VSS or VDD
- High Degree of Linearity . . . < 0.5% Distortion Typical at 1 kHz
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 50 MHz Typically
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Maximum Control Input Frequency . . . 10 MHz Typical at VDD = 10 V, C_L = 15 pF, R_L = 1 kΩ
- High On/Off Output Voltage Ratio . . . 65 dB Typical
- Extremely High Control-Input Impedance (Control Circuit Isolated from Switch Circuit) . . . 10¹² Ω Typical
- Low Crosstalk Between Switches . . . 50 dB Typical at 0.9 MHz, $R_L = 1 \text{ k}\Omega$
- Control Input Current . . . < 10 pA Typical

description


The '4016B is a quadruple bilateral switch constructed with P-channel and N-channel enhancement-type devices in a monolithic structure, and finds primary use where low power dissipation and/or high noise immunity is desired.


Applications include digital switching and multiplexing; analog-to-digital and digital-to-analog conversion; digital control of frequency, impedance, phase and analog-signal gain; signal gating; and use as a squelch control, chopper, modulator, demodulator, or commutating switch.

The P well of the analog transmission gate is connected to VSS when the control input is low (gate off) and is switched to the analog input when the control input is high (gate on). This provides a more uniform on-state resistance with varying analog input voltages.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	See the following page.
		Electrical characteristics
		on pages 24 and 25
		do not apply.





TYPES TF4016B, TP4016B QUAD BILATERAL SWITCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TF4016B

	PARAMETER	TEST CO	NDITIONS	VDD	= 5 V	V _{DD}	= 10 V	V _{DD}	= 15 V	UNIT
	TAHAMETEH	1231 66		MIN	MAX	MIN	MAX	MIN	MAX	OWIT
Viн	High-level control input voltage			3		4		4		v
VIL	Low-level control input voltage				0.9		0.9		0.9	٧
Voн	High-level output voltage	A at 0 V, C at V_I $I_O = 10 \mu A$	L max,	4.5		9		12		>
VOL	Low-level output voltage	A at 0 V, C at V_I $I_O = 10 \mu A$	H min,		0.5		1		1	٧
	Input-to-output off-state current	A at 0 V to V _{DD} , C at 0 V Y at 5 V	T _A = 25°C				±125			nA
	Small-signal on-state	A at V _{DD} , ½ V _{DD} , or 0 V, C at V _{DD} ,	$T_A = -55^{\circ} \text{C or } 25^{\circ} \text{C}$				660		400	Ω
	resistance	$R_L = 10 \text{ k}\Omega \text{ to } \% \text{ V}_{DD}$	T _A = 125°C				960		600	32
Ч	Input current	$V_I = V_{DD}$ or $0 V$							±1	μA
	Total	A at 0 V to V _{DD} , C at 0 V Y at 0 V to V _{DD}	$T_A = -55^{\circ} \text{C or } 25^{\circ} \text{C}$ $T_A = 125^{\circ} \text{C}$		0.5 30		60		2 120	μΑ
	Quiescent Current [†]	$A = Y = 0 V \text{ to } V_{DD}$, C at V_{DD}	$T_A = -55^{\circ} \text{C or } 25^{\circ} \text{C}$ $T_A = 125^{\circ} \text{C}$		0.5 30		1 60		2 120	μА

TP4016B

	PARAMETER	TEST CONDIT	TIONS	VDD	= 5 V	V _{DD}	= 10 V	V _{DD} = 15 V		UNIT
	FANAMETEN	TEST CONDIT	TONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V _{IH}	High-level control input voltage			3		4		4		V
VIL	Low-level control input voltage				0.9		0.9		0.9	V
Vон	High-level output voltage	A at 0 V, C at V _{IL} max 1 _O = 10 μA	x,	3.5		7		10		V
VOL	Low-level output voltage	A at 0 V, C at V _{IH} min I _O = 10 μA	1,		1.5		3		5	V
	Input-to-output off-state current	A at 0 V to V _{DD} , C at 0 V, Y at 5 V	T _A = 25°C				±125			nA
	Small-signal on-state	A at V _{DD} , ½ V _{DD} , or 0 V, C at V _{DD} ,	$T_A = -40^{\circ} \text{C or } 25^{\circ} \text{C}$				660		400	Ω
	resistance	R _L = 10 kΩ to ½ V _{DD}	T _A = 85°C				960		600	32
Ξ	Input current	$V_1 = V_{DD}$ or 0 V							±1	μА
	Total	A at 0 V to V _{DD} , C at 0 V,	$T_A = -40^{\circ} \text{C or } 25^{\circ} \text{C}$		5		10		20	
		Y at 0 V to V _{DD}	T _A = 85°C		70		140		280	μA
	Quiescent Current [†]	$A = Y = 0 V \text{ to } V_{DD}$,	$T_A = -40^{\circ} \text{C or } 25^{\circ} \text{C}$		5		10		20	
	Current	C at V _{DD}	T _A = 85°C		70		140		280	μA

[†]This is the total of supply current, control input current, and input-to-output off-state current.

TYPES TF4016B, TP4016B QUAD BILATERAL SWITCHES

switching characteristics at 25°C free-air temperature

PARAMETER¶	FROM	то	TEST	CONDITIONS	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 15 V	UNIT
TANAMIC TEN	(INPUT)	(OUTPUT)	1231	CONDITIONS	TYP MAX	TYP MAX	TYP MAX	OWII
tPLH .	Α	Y	$R_L = 10 k\Omega$,	C _L = 50 pF,	30	15	12	
tpHL	Α	Y	Cat V _{DD} ,	See Figure 1	30	15	12	ns
tpLH	С	Y	C _L = 50 pF,	R _L = 10 kΩ to 0 V	80	30	25	
tPHL.	С	Y	See Figure 2	$R_L = 10 \text{ k}\Omega \text{ to } V_{DD}$	80	30	25	ns

 $[\]P_{tpLH} \equiv Propagation delay time, low-to-high-level output tpHL <math>\equiv Propagation$ delay time, high-to-low-level output

PARAMETER MEASUREMENT INFORMATION




FIGURE 1-PROPAGATION DELAY TIME, SWITCH INPUT A TO OUTPUT Y




FIGURE 2-PROPAGATION DELAY TIMES, CONTROL INPUT C TO OUTPUT Y

NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{out} = 50 \Omega$, PRR = 10 kHz, $t_r \le 20$ ns, $t_f \le 20$ ns.

- B. C_L includes probe and jig capacitance.
- C. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \leqslant 10$ ns, $R_{in} \geqslant 1$ M Ω .

CMOS LOGIC CIRCUITS

TYPES TF4018B, TP4018B PRESETTABLE DIVIDE-BY-N COUNTERS

J OR N

SEPTEMBER 1975


Maximum Clock Frequency . . . 5 MHz Typical at V_{DD} = 10 V

description

The '4018B consist of five Johnson counters, buffered $\overline{\mathbf{Q}}$ outputs from each stage, and preset control gating. Clear, preset enable, clock, feedback, and five parallel load inputs are provided.

A high clear signal asynchronously clears the counter so that all $\overline{\mathbf{Q}}$ outputs are high. A high preset enable signal asynchronously loads the counter and the $\overline{\mathbf{Q}}$ outputs will take on the complements of the parallel inputs. The counter is advanced one count on the low-to-high transition of the clock input.

Various counter configurations may be implemented as follows:



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2


	<u> </u>	 	
Divide by	Connect These Outputs	Via	Results from Each \(\overline{\Omega}\) Output
Divide by	to Feedback Input	Via	(See Timing Diagram)
10	ΘE	direct	5 counts high, 5 counts low
9	$\overline{\alpha}_{D}, \overline{\alpha}_{E}$	AND gate	5 counts high, 4 counts low
8	$\overline{\mathtt{Q}}_{D}$	direct	4 counts high, 4 counts low
7	$\overline{\alpha}_{\mathbb{C}}, \overline{\alpha}_{\mathbb{D}}$	AND gate	4 counts high, 3 counts low
6	Ōc	direct	3 counts high, 3 counts low
5	$\overline{\Omega}_{B}, \overline{\Omega}_{C}$	AND gate	3 counts high, 2 counts low
4	δB	direct	2 counts high, 2 counts low
3	$\overline{\Omega}_{A},\overline{\Omega}_{B}$	AND gate	2 counts high, 1 count low
2	$\overline{\Omega}_{A}$	direct	1 count high, 1 count low

switching characteristics at 25°C free-air temperature

	DAD	AMETER		TEST	VDD	= 5 V	V _{DD} ¹	= 10 V	V _{DD}	= 15 V	UNIT
	PAR	AWEIER		CONDITIONS	TYP	MAX	TYP	MAX	TYP	MAX	ו ואוטן
f _{max}	Maximum clock frequency	Y			2.5		5		7		MHz
	Propagation delay time, lo	w-to-high-level	to $\overline{\Omega}_A$, $\overline{\Omega}_B$, $\overline{\Omega}_C$, $\overline{\Omega}_D$,		500		200		150		ns
^t PLH	output from clock, clear,	or preset enable	to $\overline{\Omega}_{E}$		350		125		100		1
Propagation delay time, high-to-low-level		to $\overline{\Omega}_A$, $\overline{\Omega}_B$, $\overline{\Omega}_C$, $\overline{\Omega}_D$		500		200		150		ns	
^t PHL	output from clock, clear, or preset enable to		to \overline{Q}_{E}	C ₁ = 50 pF,	350		125		100		
^t TLH	Transition time, low-to-hi	gh-level output		- ' '	95		35		30		ns
tTHL	Transition time, high-to-lo	w-level output		R _L = 200 kΩ, See Note 1	95		35		30		ns
	. Minimum mulan midth		clock high or low	See Note 1	200		100		75		
τw(min) Minimum pulse width		clear or preset enable	1	200		100		75		ns
feedback inpu		ut		75		75		65			
^T su(min	n) Minimum setup time clear or preset enable inactive state]	300		100		100		ns	
th(min)	th(min) Minimum hold time at feedback input				0		0		0		ns


TYPES TF4018B, TP4018B PRESETTABLE DIVIDE-BY-N COUNTERS

functional block diagram



typical clear, count, and preset sequence

SHOWN IN DIVIDE-BY-TEN CONFIGURATION, $\overline{\mathbf{Q}}_{\mathsf{E}}$ TIED DIRECTLY TO FEEDBACK INPUT



FUTURE CMOS PRODUCT TO BE ANNOUNCED

TYPES TF4021B, TP4021B 8-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

- Asynchronous Parallel or Synchronous Serial Input, Serial Output
- Parallel Outputs from Sixth, Seventh, and Eighth Bits
- Maximum Clock Frequency . . . 5 MHz
 Typical at 10 V


description

These 8-bit registers have a single serial input and parallel-in access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of bits F, G, and H.

When the parallel-load/serial-shift input, P/\overline{S} is high, data is broadside loaded into the register from the parallel inputs independently of the clock. When the P/\overline{S} input is low, data is synchronously entered at the serial input and each bit shifts one bit position in the direction Ω_A toward Ω_H . Serial operations occur on the low-to-high transition of the clock input.

The TF4014B and TP4014B are similar to these registers, except for having synchronous parallel inputs.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS		
Page 24	Page 24	Pages 24 and 25, group 2		

FUNCTION TABLE

	INP	UTS		INTERNAL				
CONTROL	CLOCK	PARALLEL	SERIAL	(2 OF 5) Q _A Q _B				
P/S	CLOCK	A-H	SENIAL			Q _F	α _G	Q _H
н	Х	a-h	×	а	b	f	g	h
L	↑	x	н	н	Q_{An}	QEn	q_{Fn}	Q_{Gn}
L	1	×	L	L	Q_{An}	QEn	Q_{Fn}	α_{Gn}
L	L	×	×	Q _{A0}	$oldote{OB0}$	Q _{F0}	a_{G0}	α_{H0}

See explanation of function tables, pages 16 and 17.

functional block diagram



DETAIL OF EACH STAGE

TYPES TF4021B, TP4021B 8-BIT STATIC SHIFT REGISTERS


switching characteristics at 25°C free-air temperature

	PARAME	TED	TEST CONDITIONS	V _{DD} = 5 V	V _{DD} = 10 \	/ V _{DD} = 15 V	UNIT
	FARAMIC	i i en	TEST CONDITIONS	TYP MAX	TYP MAX	TYP MAX	Civit
f _{max}	Maximum clock frequency Propagation delay time, low-to-high-level output			2.5	5	7	MHz
^t PLH				300	125	75	ns
^t PHL	Propagation delay t	ime, high-to-low-level output		300	125	75	ns
^t TLH	Transition time, low-to-high-level output		C _L = 50 pF,	95	35	30	ns
^t THL	Transition time, hig	h-to-low-level output	$R_L = 200 k\Omega$,	95	35	30	ns
	Minimum pulse	clock high or low	See Note 1	200	100	100	— —
tw(min)	width P/S high	P/S high	•	200	100	100	ns
t _{su(min)}				100	50	50	ns
th(min)				0	0	0	ns


TYPES TF4023B, TF4025B, TP4023B, TP4025B NAND AND NOR GATES

SEPTEMBER 1975

TF4023B, TP4023B[♦] J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



TF4025B, TP4025B♦ J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25,

switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V	V _{DD} = 10 \	V _{DD} = 15 V	UNIT	
	FARAMETER	TEST CONDITIONS	TYP MAX	TYP MAX	TYP MAX	Oiti	
tPLH	Propagation delay time, low-to-high-level output	0 - 50 - 5	175	50	40		
tPHL	Propagation delay time, high-to-low-level output	$C_L = 50 pF$, $R_L = 200 k\Omega$,	175	50	40]	
tTLH	Transition time, low-to-high-level output	See Note 1	95	35	30	ns	
^t THL	Transition time, high-to-low-level output	See Note 1	95	35	30		

 $^{^{\}lozenge}$ Future products to be announced.

FUTURE CMOS PRODUCT TO BE ANNOUNCED

TYPES TF4029B, TP4029B PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS

SEPTEMBER 1975

- Medium Speed Operation . . . 5 MHz
 Typical at V_{DD} = 10 V
- Binary or Decade Up/Down Counting
- BCD Outputs in Decade Mode

description


The '4029B counter consists of a four-stage binary or BCD-decade up/down counter with provision for look-ahead carry in both counting modes. The inputs consist of a single clock, carry input (clock enable), binary/decade, up/down, preset enable, and four individual parallel data inputs. Four separate buffered data outputs and a carry output are provided.

A high at the preset-enable input allows information at the parallel inputs to preset the counter to any count independently of the clock. A low at each parallel input, when the preset-enable input is high, resets the counter to its zero count. The counter is advanced one count at the low-to-high transition of the clock when the carry input and preset-enable input are low. Advancement is inhibited when the carry input or preset-enable input is high. The carry output is normally high and goes low when the counter reaches its maximum count in the up mode or its minimum count in the down mode, provided the carry input is low. The carry input terminal must be connected to VSS when not in use.

Binary counting is accomplished when the binary/decade input is high; the counter counts in the decade mode when the binary/decade input is low. The counter counts up when the up/down input is high, and down when the up/down input is low.

Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Figure 1 of the '4029A data. Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple clocking permits longer clock input rise and fall times.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



SUMMARY OF CONTROL INPUT FUNCTIONS (COMPLETE COUNTER)

CONTROL INPUT	LOGIC LEVEL	FUNCTION
Binary/Decade	Н	Binary count
(B/D)	L	Decade count
Ųp/Down	Н	Count up
(U/D)	L	Count down
Preset enable	Н	Parallel load
(PE)	L	Enable counting
Carry input	Н	Inhibit counting
(CI)	L	Enable counting


specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

The waveforms and typical application data given for '4029A on pages 107 and 108 also apply for '4029B.

TYPES TF4029B, TP4029B PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS

functional block diagram





switching characteristics at 25° C free-air temperature

PARAMETER		TEST CONDITIONS	V _{DD} = 5 V				= 15 V MAX	UNIT	
f _{max}	Maximum clock frequ	ency		2.5	5	MAX	7	WAX	MHz
	Propagation	CK to any Q		325	115		100		
^t PLH	delay time,	CK to CO]	425	150		125		1
or	low-to-high-level	PE to any Q	1	325	115		100		ns
^t PHL	or high-to-low-level	PE to CO		425	150		125		
	output	CI to CO	C _L = 50 pF,	175	50		45		
^t TLH	Transition time, low-t	o-high-level output	RL = 200 kΩ,	95	35		30		ns
tTHL	Transition time, high-	to-low-level output	See Note 1	95	35		30		ns
	Minimum pulse	CK high or low	1	200	100		75		
tw(min)	width	PE]	115	80		80		ns
	Minimum setup	B/D, U/D, or CI		325	115		100		
tsu(min)	time	PE inactive state]	325	115		100		ns
th(min)	Minimum hold time	B/D, U/D, or CI		0	0		0		ns

TYPES TF4030B, TP4030B QUAD EXCLUSIVE-OR GATES

SEPTEMBER 1975

APPLICATIONS INCLUDE:


- Even- and Odd-Parity Generators and Checkers
- **Logical Comparators**
- Adders and Subtractors
- True/Complement Gating

FUNCTION TABLE

INP	UTS	OUTPUT
Α	В	Υ
L	L	L
н	L	н
L	н	н
Н	н	l L l

H = high level, L = low level


functional block diagram (each gate)




specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1

J OR N **DUAL-IN-LINE PACKAGE (TOP VIEW)**



schematic (each gate)



√ ∨ DD bus

switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 15 V	UNIT
	PARAMETER	TEST CONDITIONS	TYP MAX	TYP MAX	TYP MAX	UNII
tPLH	Propagation delay time, low-to-high-level output	0 50 - 5	110	50	40	ns
tPHL	Propagation delay time, high-to-low-level output	C _L = 50 pF,	110	50	40	ns
tTLH	Transition time, low-to-high-level output	$R_L = 200 \text{ k}\Omega$,	95	35	30	ns
^t THL	Transition time, high-to-low-level output	See Note 1	95	35	30	ns

FUTURE CMOS PRODUCT TO BE ANNOUNCED

TYPES TF4035B, TP4035B 4-BIT PARALLEL-IN/PARALLEL-OUT SHIFT REGISTERS

SEPTEMBER 1975


J/K Serial Input to First Stage

description

These 4-bit synchronous registers have $J \cdot \overline{K}$ serial inputs and parallel access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of each stage.

Both serial and parallel entry are made synchronously on the low-to-high transition of the clock input and under the control of the parallel-load/serial-shift input, P/ \overline{S} . When the P/ \overline{S} input is high, data is broadside loaded into the register from the parallel inputs. When the P/ \overline{S} is low, data is entered serially from the J and \overline{K} inputs and each bit shifts one bit position in the direction Q_A towards Q_D . The J- \overline{K} inputs permit the first stage to perform as a J- \overline{K} , D-, or T-type flip-flop as shown in the function table.

When the true/complement input, T/\overline{C} , is high, data out is not inverted relative to the inputs, but when T/\overline{C} is low, the data out is inverted.



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25 , group 2

FUNCTION TABLE


	INPUTS						OUTP	UTS [†]	
CLEAR	P/S	СГОСК	PARALLEL A B C D	SER J	IAL K	Q _A	QΒ	αc	σD
н	х	Х	xxxx	Х	х	L	L	L	L
L	н	↑ ↑	abcd	х	Х	a	b	С	d
L	L	↑	xxxx	L	Н	Q _{A0}	Q_{A0}	Q_{Bn}	Q_{Cn}
L,	L	1 1	xxxx	L	L) L	Q_{An}	Q_{Bn}	Q_{Cn}
L	L	↑	$\times \times \times \times$	н	Н	Н	Q_{An}	a_{Bn}	Q_{Cn}
L	L	↑	$x \times x \times$	н	L	ā _{An}	Q_{An}	Q_{Bn}	Q_{Cn}
L	×	L	$\times \times \times \times$	×	X	Q _{A0}	Q _{B0}	σ_{co}	a_{D0}

[†]All output levels shown assume T/\overline{C} is high. If T/\overline{C} goes low, the internal operation of the register is not affected; however, when T/\overline{C} is low, all output levels will be the complement of the data originally entered and of what they would have been if T/\overline{C} had remained high.

See explanation of function tables, pages 16 and 17.

TYPES TF4035B, TP4035B 4-BIT PARALLEL-IN/PARALLEL-OUT SHIFT REGISTERS

functional block diagram



switching characteristics at 25°C free-air temperature

	PARAMETER		TEST CONDITIONS	V _{DD} = 5 V TYP MAX	+	V _{DD} = 15 V TYP MAX	UNIT
f _{max}	Maximum clock frequer	icy		2.5	5	7	MHz
^t PLH	PLH output from clock or clear Propagation delay time, low-to-high-level Propagation delay time, high-to-low-level			250	100	80	ns
^t PHL				250	100	80	ns
^t TLH	Transition time, low-to-	high-level output		95	35	30	ns
^t THL	Transition time, high-to	low-level output	$C_L = 50 pF$,	95	35	30	ns
	44'-1 1 14b	clock high or low	$R_L = 200 \text{ k}\Omega$,	200	100	75	
tw(min)	Minimum pulse width	clear	See Note 1	125	50	50	ns
	101-1	parallel inputs		100	50	45	
t _{su} (min) Minimum setup time		J or \overline{K} inputs		250	100	80	ns
	Minimum hald time	parallel inputs		0	0	0	
th(min)	Minimum hold time	J or K inputs		0	0	0	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4042B, TP4042B QUAD D-TYPE LATCHES

SEPTEMBER 1975

Control and Polarity Inputs

Complementary Outputs

description

The '4042B is a quadruple D-type latch with common control and polarity inputs, C and P. Complementary buffered outputs are available from each latch.

When P is high, C determines the state of all the latches. If C is high, the latches pass data from their D inputs to their Ω outputs and the data complement to their $\overline{\Omega}$ outputs. If C is low, the data is latched.

When P is low, C still determines the state of all the latches, but now data is passed when C is low and is latched when C is high.

FUNCTION TABLE

Р	С	FUNCTION
Н	Н	Pass data
н	L	Latch data
L	Н	Latch data
L	L	Pass data


H = high level, L = low level


specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

		group 2		į —	 ₹	3	<u> </u>	├	 ā	
witchi	ng characteristics at 2	5°C free-air te	emperature	i 					i J	
	PARAMETER		TEST CONDITIO	NS VDD	= 5 V	V _{DD} =	10 V	v _{DD} =	= 15 V	UNIT
			TEST SOLDITIO	TYP	MAX	TYP	MAX	TYP	MAX	0.111
_	Propagation delay time, from C		150		75		65			
^t PLH	low-to-high-level output	from D		120		40		30		ns
	Propagation delay time,	from C	0 - 50 - 5	150		75		65		
^t PHL	high-to-low-level output	from D	C _L = 50 pF,	120		40		30		ns
^t TLH	Transition time, low-to-hig	h-level output	R _L = 200 kΩ, See Note 1	95		35		30		ns
tTHL	Transition time, high-to-lov	v-level output	See Note I	95		35		30		ns
	Minimum pulse width, con	trol input	1	450						
tw(min)	w(min) set to pass data			150		50		50		ns
t _{su} (min)	(min) Minimum data setup time before latching		1	50	·	25		25		ns

NOTE 1: See load circuit and voltage waveforms on page 170.







th(min) Minimum data hold time after latching

CMOS LOGIC CIRCUITS

TYPES TF4043B, TF4044B, TP4043B, TP4044B QUAD S-R AND S-R LATCHES WITH 3-STATE OUTPUTS

SEPTEMBER 1975

3-State Outputs with Common Enable

description

The '4043B and '4044B are quadruple S-R and $\overline{S} \cdot \overline{R}$ latches, respectively, with three-state outputs. Each latch has separate active-high ('4043B) or active-low ('4044B) set and reset inputs. The three-state outputs are controlled by a common output control. When high, this control permits each output to assume the state of the cross-coupled NOR-gate or NAND-gate latch. When the output control is low, all the outputs are in a high-impedance state.

FUNCTION TABLES (EACH LATCH) TF4043B, TP4043B


OUTPUT	INPUTS S R		OUTPUT INPUT		ОИТРИТ
CONTROL			a		
L	X	×	Hi-Z		
′н	L	L	No change		
Н	Н	L	н		
н	L	Н	L.		
н	н	Н	н•		

TF4044B, TP4044B


ОИТРИТ	INP	UTS	OUTPUT
CONTROL	S	R	a
Ĺ	Х	х	Hi-Z
н [н	н	No change
н	L	н	н
н	Н	L	L
н	L	L	L*

This output level is psuedo stable; that is, it may not persist when the S and R inputs return to their inactive (low) level or the \overline{S} and \overline{R} inputs return to their inactive (high) level. See explanation of function tables, pages 16 and 17.

functional block diagrams




J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4043B, TP4043B




NC-No internal connection

TF4044B, TP4044B



NC-No internal connection



TYPES TF4043B, TF4044B, TP4043B, TP4044B QUAD S-R AND S-R LATCHES WITH 3-STATE OUTPUTS

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2, except as below

electrical characteristics over recommended operating free-air temperature range

TF4043B and TF4044B

	PARAMETER	TEST	CONDITIONS	V _{DD}	= 5 V	V _{DD} ^s	= 10 V	V _{DD} = 15 V		דומט
	TANAMETEN	1231		MIN	MAX	MIN	MAX	MIN	MAX	101411
		VIH = VIH min,	$T_A = -55^{\circ}C$	-0.25		-0.55		-1.9		
		V _{IL} = V _{IL} max,	T _A = 25°C	-0.2		-0.45		-1.5		1
1	High-level output current	VO = VOH min	T _A = 125°C	-0.2		-0.33		-1.2		mA
OH	riigii-lever output current	V _{IH} = V _{IH} min,	$T_A = -55^{\circ}C$	-1		-3.7		-5.5		1111/4
		VIL = VIL max,	T _A = 25°C	-0.8		-3		-4.5		1
		V _O = ½ V _{DD}	T _A = 125°C	-0.6		-2		-3		
		V _{IH} = V _{IH} min,	T _A = -55°C	0.4		0.8		1.9		
		VIL = VIL max,	T _A = 25°C	0.3		0.6		1.5		
1	Low-level output current	VO = VOL max	T _A = 125°C	0.2		0.45		1.2		mA
OL	Low-level output current	V _{IH} = V _{IH} min,	$T_A = -55^{\circ}C$	1		3.7		5.5] ''''
		VIL = VIL max,	$T_A = 25^{\circ}C$	8.0		3		4.5		
_		V _O = ½ V _{DD}	T _A = 125°C	0.6		2		3		1
10711	Off-state output current,	OC at V _{SS} ,	$T_A = -55^{\circ} \text{C or } 25^{\circ} \text{C}$		0.5		-1		-2	
IOZH	high-level voltage applied	v _O = v _{DD}	T _A = 125° C		-7		-14		-28	μA
1071	Off-state output current,	OC at V _{SS} ,	$T_A = -55^{\circ} \text{C or } 25^{\circ} \text{C}$	l	0.5		1		2] "^
OZL	low-level voltage applied	V _O = 0 V	T _A = 125° C		7		14		28	

TP4043B and TP4044B

	PARAMETER	TEST	CONDITIONS	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 15 V	UNIT
_	i anameren	1201	DONEDITION	MIN MAX	MIN MAX	MIN MAX	7
		V _{IH} = V _{IH} min,	T _A = -40°C	-0.22	-0.5	-1.7	
		VIL = VIL max,	T _A = 25°C	-0.2	-0.45	-1.5	1
1	High-level output current	VO = VOH min	T _A = 85°C	-0.2	-0.37	-1.3	mA
ЮН	rigii-level output current	V _{IH} = V _{IH} min,	T _A = -40°C	-0.9	-3.3	- 5] "" [
		V _{IL} = V _{IL} max,	T _A = 25°C	-0.8	-3	-4.5	1
		V _O = ½ V _{DD}	T _A = 85°C	-0.65	-2.5	-3.6	1
	V _{IH} = V _{IH} min,	$T_A = -40^{\circ}C$	0.35	0.75	1.7		
		VIL = VIL max,	T _A = 25°C	0.3	0.6	1.5	1
١	Low-level output current	VO = VOL max	T _A = 85°C	0.25	0.5	1.3	mA
OL	Low-level output current	V _{IH} = V _{IH} min,	$T_A = -40^{\circ}C$	0.9	3.3	5] IIIA
		V _{IL} = V _{IL} max,	T _A = 25°C	0.8	3	4.5	1
		V _O = ½ V _{DD}	T _A = 85°C	0.65	2.5	3.6	1
	Off-state output current,	OC at V _{SS} ,	$T_A = -40^{\circ} \text{C or } 25^{\circ} \text{C}$	-0.5	-1	-2	
IOZH	high-level voltage applied	$V_0 = V_{DD}$	T _A = 85°C	-7	-14	-28]
	Off-state output current,	OC at V _{SS} ,	$T_A = -40^{\circ} \text{C or } 25^{\circ} \text{C}$	0.5	1	2	μA
OZL	low-level voltage applied	V _O = 0 V	T _A = 85°C	7	14	28]


CMOS LOGIC CIRCUITS

TYPES TF4049B, TF4050B, TP4049B, TP4050B HEX INVERTING AND NONINVERTING BUFFERS

SEPTEMBER 1975

High Current Sinking Capability

schematic (each buffer)



description


The '4049B and '4050B hex CMOS inverting and noninverting buffers may be used as current sinks or source drivers, hex CMOS drivers, or high-to-low-logic-level (e.g., CMOS to DTL or TTL) converters. Logic-level conversion is accomplished using only one supply voltage (VDD). The high-level input signal (V1H) can exceed the VDD supply voltage when this device is used for logic-level conversions. Table 1 shows the range of voltage levels that can be utilized in these applications. Conversions to logic levels greater than six volts are permitted provided that VDD is less than or equal to V1H.

Since these devices require only one power supply, V_{DD} , they should be used in place of the '4009B and '4010B in all current driver or logic-level conversion applications. They are interchangeable with '4009B and '4010B, respectively, and can be substituted in existing as well as new designs. Pin 16 of the '4049B and '4050B is not internally connected; therefore, any external connection to this pin does not affect circuit operation.

TABLE 1


	INPUT	OUTPUT	POWER SUPPLY
	HIGH-LEVEL	HIGH-LEVEL	VOLTAGE
FUNCTION	VOLTAGE	VOLTAGE	RANGE
	RANGE	RANGE	(V _{DD})
Level Shifter	3 to 18 V	3 to 6 V	3 to 6 V
Buffer	3 to 18 V	3 to 18 V	3 to 18 V

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4049B, TP4049B



NC-No internal connection

TF4050A, TP4050B



NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1, except as on following page

TYPES TF4049B, TF4050B, TP4049B, TP4050B HEX INVERTING AND NONINVERTING BUFFERS

electrical characteristics over recommended operating free-air temperature range TF40498 and TF40508

	DAMETER		TEST COND	TIONS		V _{DD}	= 5 V	V _{DD}	= 10 V	V _{DD} = 15 V		UNIT
P #	ARAMETER		1 EST COND	1110/45		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VIH	High-level output voltage					4		8		12		V
V	Low-level				TF4049B		1		2		2	v
VIL	output voltage				TF4050B		1		2		3	1 *
1/	High-level	VIH = VIH min,	VIL = VIL max,	10 = 0		4.6		9.5		13.5		
VOH	output voltage	ut voltage $V_{IH} = V_{DD}$, $V_{IL} = 0$, $I_{O} = I_{OH} min$			4.6		9.5		13.5		V	
V	Low-level	VIH = VIH min,	VIL = VIL max,	I _O = 0			0.4		0.5		1.5	.,
VOL	output voltage	VIH = VDD,	V _{1L} = 0,	IO = IOL min		1	0.4		0.5		1.5	· V
					$T_A = -55^{\circ}C$	3.75		10		30		
		VIH = VIH min,	VIL = VIL max,	V _O =V _{OL} max	T _A = 25°C	3.2		8		24		Ì
	Low-level				T _A = 125°C	2.1		5.6		17		^
IOL	output current				T _A = -55°C	11		36		53		mA
		V _{IH} = V _{IH} min,	V _{IL} = V _{IL} max,	V _O = ½ V _{DD}	T _A = 25°C	9.2		29		42		1
					T _A = 125°C	6		20		30		Ī

TP4049B and TP4050B

	RAMETER		TEST COND	TIONS		VDD	= 5 V	VDD	= 10 V	V _{DD} = 15 V		UNIT
PA	ARAMETER	·	LEST CONDI	TIONS		MIN	MAX	MIN	MAX	MIN	MAX	UNII
VIH	High-level			-		4		8		12		v
<u> </u>	Low-level				TP4049B		1		2	+	2	V
VIL	input voltage				TP4050B		1		2		3	1 °
Vou	High-level	VIH = VIH min,	VIL = VIL max,	I _O = 0		4.6		9.5		13.5		V
Voн	output voltage	VIH = VDD,	$V_{IH} = V_{DD}$, $V_{IL} = 0$, $I_{O} = I_{OH} \min$			4.6		9.5		13.5		"
V	Low-level	VIH = VIH min,	VIL = VIL max,	10 = 0			0.4		0.5		1.5	,,
VOL	output voltage	$V_{IH} = V_{DD}$	V _{IL} = 0,	IO = IOL min			0.4		0.5		1.5	
					$T_A = -40^{\circ}C$	3.6		9.6		28		
		V _{IH} = V _{IH} min,	VIL = VIL max,	V _O =V _{OL} max	T _A = 25°C	3.2		8		24		
1 -	Low-level				T _A = 85°C	2.5		6.6		19		mA
IOL	output current				$T_A = -40^{\circ}C$	10		34		49]
		VIH = VIH min,	VIL = VIL max,	$V_0 = \frac{1}{2} V_{DD}$	T _A = 25°C	9.2		29		42		1
					T _A = 85°C	7.1		24		33		

'4049B switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V TYP MAX		= 10 V MAX		5 V AX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C. = E0 = E	80	50		40		ns
tPHL	Propagation delay time, high-to-low-level output	CL = 50 pF, R ₁ = 200 kΩ,	30	20		15		ns
tTLH	Transition time, low-to-high-level output	See Note 1	80	40		30		ns
tTHL	Transition time, high-to-low-level output	See NOR I	35	25		20		nş

'4050B switching characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS		= 5 V MAX		= 10 V MAX		= 15 V MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	C = 50 = 5	100		60		45		ns
tPHL	Propagation delay time, high-to-low-level output	CL = 50 pF, R _L = 200 kΩ,	70		40		30		ns
^t TLH	Transition time, low-to-high-level output	See Note 1	80		40		30		ns
^t THL	Transition time, high-to-low-level output	See Note 1	35		25		20		ns

TYPES TF4051B, TF4052B, TF4053B, TP4051B, TP4052B, TP4053B ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SEPTEMBER 1975

7

VEE

8

Vss

6

INH


- Difference in ron Between Switches in One Package Typically 5 Ω at VDD-VEE = 15 V
- High Degree of Linearity . . . < 0.1% Distortion Typical at 1 kHz, VDD-VEE = 15 V
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 40 MHz Typically at VDD-VEE = 10 V
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Low Crosstalk Between Switches . . . 40 dB Typical at 1 MHz, R_L = 1 kΩ

description

These devices are analog multiplexers/demultiplexers incorporating built-in level shifting. Any combination of supply voltages is permissable provided that V_{SS} and V_{EE} are each within the range of -3 to -18 volts with respect to V_{DD} . The level shifting is between V_{SS} and V_{EE} . The control input range is V_{SS} to V_{DD} and the analog signal range is V_{EE} to V_{DD} . The common situation of positive digital signals controlling the multiplexing of both positive and negative analog signals can be accommodated. The table indicates some of the possible combinations of supply, input, and output voltages.

TYPICAL SUPPLY AND SIGNAL VOLTAGES

V_{DD}	15 V	10 V	7.5 V	7.5 V
VSS	0 V	0 V	0 V	–7.5 V
VEE	0 V	–5 V	−7.5 V	−7.5 V
Control Inputs	0 to 15 V	0 to 10 V	0 to 7.5 V	-7.5 to 7.5 V
Analog Signals	0 to 15 V	-5 to 10 V	-7.5 to 7.5 V	-7.5 to 7.5 V



INTERNAL POWER SUPPLY CONNECTIONS

VDD 1/0 0 1/0 3 16 10 9 15 14 13 12 11 -1/0 0 -1/0 1 -1/0 3 -1/O 4 -1/0 5 -1/0 7

J OR N DUAL-IN-LINE PACKAGES '4051B (TOP VIEW)

logic: see function table

5

1/0 5


4


1

1/0 4

2

1/0 6





TYPES TF4051B, TF4052B, TF4053B, TP4051B, TP4052B, TP4053B ANALOG MULTIPLEXERS/DEMULTIPLEXERS

description (continued)

These digitally controlled bilateral analog switches have low on-state impedance and very low off-state current. When the inhibit input terminal is high, all channels are off.

The '4051B is a single eight-channel multiplexer having three binary control inputs (S0, S1, and S2) and an inhibit input. The three binary signals select one of eight channels to be turned on.

The '4052B is a dual four-channel multiplexer having two binary control inputs (SO and S1) and an inhibit input. The two binary signals select one of four channels in each of the two sections and the selected channels are respectively paired between the independent sections.

The '4053B is a triple two-channel multiplexer having three separate control inputs (1S, 2S, and 3S) and a common inhibit input. Each input independently selects one of two channels in one of the three sections so that any of eight combinations may be selected.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25,
and		group 2, except as
below		below. IOH and IOL
		do not apply

'4051B FUNCTION TABLE

	INPU	TS	CHANNEL	
INH	S2	S1	S0	TURNED ON
Н	X	x	X	None
L	L	L	L	0
L	L	L	н	1
L	L	н	L	2
L	L	Н	н	3
L	Н	L	L	' 4
L	Н	L	Н	5
L	Н	Н	L	6
L	Н	н	H	7

'4052B FUNCTION TABLE (EACH BILATERAL SWITCH)

	NPUTS		CHANNEL
INH	S1	S0	TURNED ON
Н	Х	X	None
L	L	L	0
L	L	Н	1
L	Н	L	2
L	н	Н	3

'4053B FUNCTION TABLE (EACH BILATERAL SWITCH)

INPU	TS	CHANNEL
INH	S	TURNED ON
Н	Х	None
L	L	0
LL	н	1

H = high level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted), VEE = VSS = 0 V

	PARAMETER TEST CONDITIONS			V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 15 V		UNIT	
L	TANAMETEN	TEST CONDITIONS		MIN MAX		MIN	MAX	MIN	MAX	0	
voн	High-level output voltage	Control inputs at V_{IH} min or V_{IL} max, I/O at 0 V, I _O = 10 μ A	Channel off,	4.6		9.5		13.5		V	
VOL	Low-level output voltage	Control inputs at V_{IH} min or V_{IL} max, I/O at 0 V, $I_O = 10 \mu A$	Channel on,		0.4		0.5		1.5	V	
	Input-to-output off-state current	Control inputs at 0 V or V _{DD} , I/O at 5 V, O/I at 0 V to V _{DD} ,	Channel off, T _A = 25°C				±125			nA	

TYPES TF4051B, TF4052B, TF4053B, TP4051B, TP4052B, TP4053B ANALOG MULTIPLEXERS/DEMULTIPLEXERS

on-state resistance at 25° C free-air temperature, R $_{L}$ = 10 k Ω to 0 V


	TEST CONDITION	S	TYP	MAX	UNIT
V _{DD} = 7.5 V	V _{EE} = -7.5 V,	V _{SS} = 0 V	20		Ω
V _{DD} = 15 V,	V _{EE} = 0 V,	V _{SS} = 0 V	80	80	
V _{DD} = 5 V,	V _{EE} = -5 V,	V _{SS} = 0 V	120		Ω
V _{DD} = 10 V,	V _{EE} = 0 V,	V _{SS} = 0 V	120	120	
V _{DD} = 5 V,	V _{EE} = 0 V,	V _{SS} = 0 V	270		Ω


switching characteristics at 25° C free-air temperature, VEE = VSS = 0 V

PARAMETER¶	FROM	то	TECT	TEST CONDITIONS		= 5 V	V _{DD}	= 10 V	V _{DD}	= 15 V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	IESI			MAX	TYP	MAX	TYP	MAX	וואטן
t _{PLH}	0/I	1/0	$R_L = 10 \text{ k}\Omega$,	C _L = 50 pF,	25		10		8	-	
tPHL	0/I	1/0	See Figure 1		25		10		8		ns
tPLH	S	1/0	C _L = 50 pF,	R _L = 10 kΩ to 0 V	400		200		170		
tpHL.	S	1/0	See Figure 2	$R_L = 10 \text{ k}\Omega \text{ to } V_{DD}$	400		200		170		ns
^t PLH	INH	1/0	C _L = 50 pF,	R _L = 10 kΩ to 0 V	600		300		250		
ФНL	INH	1/0	See Figure 2	$R_L = 10 k\Omega$ to V_{DD}	600		300		250		ns

[¶]tpLH = Propagation delay time, low-to-high-level output tpHL = Propagation delay time, high-to-low-level output.

PARAMETER MEASUREMENT INFORMATION





- NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{OUt} = 50 \ \Omega$, PRR = 10 kHz, $t_r \le 20 \ ns$, $t_f \le 20 \ ns$.
 - B. C_L includes probe and jig capacitance. C. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 20$ ns, $R_{in} \ge 1$ M Ω .


PRINTED IN U.S.A.

TF4069B, TP4069B HEX INVERTING BUFFERS


SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4069B
- Medium Speed Operation tpHL = tpLH = 40 ns typ at 10 V

schematic (each buffer)



J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1

switching characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS	V _{DD}	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 15 V	
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C _I = 50 pF,		125		80		70	ns
tPHL	Propagation delay time, high-to-low-level output	$R_1 = 200 \text{ k}\Omega$		125		80		70] '''
^t TLH	Transition time, low-to-high-level output	See Note 1		200		100		80	
tTHL	Transition time, high-to-low-level output	000 11010 1		200		100		80	ns

TYPES TF4070B, TP4070B QUAD EXCLUSIVE-OR GATES

SEPTEMBER 1975

APPLICATIONS INCLUDE:


- Even- and Odd-Parity Generators and Checkers
- Logical Comparators
- Adders and Subtractors
- True/Complement Gating

FUNCTION TABLE

INP	UTS	OUTPUT
Α	В	Y
L	L	Ĺ
н	L	н
L	н	н
Ιн	н	L


H = high level, L = low level

functional block diagram (each gate)



specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1



J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)

logic: $Y = A \oplus B = \overline{A}B + A\overline{B}$

schematic (each gate)



switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V	V V _{DD} = 10 V		V _{DD} = 15 \	UNIT
FARAMETER		TEST CONDITIONS	TYP MAX	TYP	XAN	TYP MAX	COMIT
tPLH	Propagation delay time, low-to-high-level output	C: - F0-F	175	70		50	ns
tPHL.	Propagation delay time, high-to-low-level output	CL = 50 pF,	175	70		50	ns
tTLH	Transition time, low-to-high-level output	R _L = 200 kΩ, See Note 1	100	50		40	ns
tTHL	Transition time, high-to-low-level output	See Mote 1	100	50		40	ns

TYPES '4071B, '4072B, '4073B, '4075B, '4081B, '4082B, '4085B OR, AND, AND AND-OR-INVERT GATES

SEPTEMBER 1975

All Products Available in J or N Dual-In-Line Packages

'4071B . . . Quad 2-Input OR Gates

'4072B . . . Dual 4-Input OR Gates◊

'4073B . . . Triple 3-Input AND Gates◊

'4075B . . . Triple 3-Input OR Gates

Output

Outpu

'4081B . . . Quad 2-Input AND Gates


'4082B . . . Dual 4-Input AND Gates

Output


'4085B . . . Dual 3-Wide 2-2-1 Input AND-OR-Invert Gates

TF4071B, TP4071B (TOP VIEW)

TF4075B, TP4075B (TOP VIEW)◊



TF4073B, TP4073B (TOP VIEW)◊




TF4081B, TP4081B (TOP VIEW)


TF4072B, TP4072B (TOP VIEW)◊

13


NC-No internal connection



TF4082B, TP4082B (TOP VIEW)◊



NC-No internal connection



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1

switching characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS	V _{DD} = 5 V	V _{DD}	= 10 V	V _{DD} :	= 15 V	UNIT
	FANAMETER	TEST CONDITIONS	TYP MAX	TYP	YP MAX		MAX	JON
tPLH	Propagation delay time, low-to-high-level output		225	65		50		
^t PHL	Propagation delay time, high-to-low-level output	C _L = 50 pF,	225	65		50		ns
tTLH	Transition time, low-to-high-level output	$R_L = 200 \text{ k}\Omega$,	95	35		30		115
tTHL	Transition time, high-to-low-level output	See Note 1	95	35		30		

NOTE 1: See load circuit and voltage waveforms on page 170.

15

Future products to be announced.

TYPES TF4376B, TP4376B QUAD S-R LATCHES

SEPTEMBER 1975

Same as TF4043B and TP4043B except with Normal 2-State Totem-Pole Outputs

description


The '4376B is a quadruple S-R latch with normal two-state totem-pole outputs. Each latch has separate active-high set and reset inputs.

FUNCTION TABLE (EACH LATCH)

INP	UTS	ОИТРИТ
s	R	a
L	L.	No change
Н	L.	н
L	Н	L
Н	н	Н*

^{*}This output level is psuedo stable; that is, it may not persist when the S and R inputs return to their inactive (low) level. See explanation of function tables, pages 16 and 17.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)




NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

functional block diagram (each latch)



switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	VDD	= 5 V	V _{DD}	= 10 V	V _{DD}	UNIT	
	PARAMETER	TEST CONDITIONS	TYP	MAX	TYP	MAX	TYP	MAX	JUNIT
tPLH	Propagation delay time, low-to-high-level output		165		70		60		ns
tPHL.	Propagation delay time, high-to-low-level output	C _L = 50 pF,	165		70		60		ns
tTLH	Transition time, low-to-high-level output	R _L = 200 kΩ,	85		30		25		ns
^t THL	Transition time, high-to-low-level output	See Note 1	85		30	_	25		ns
tw(min)	Minimum R and S pulse width		80		40		. 35		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4377B, TP4377B QUAD S-R LATCHES

SEPTEMBER 1975

Same as TF4044B and TP4044B except with Normal 2-State Totem-Pole Outputs

description

The '4377B is a quadruple $\overline{S} \cdot \overline{R}$ latch with normal two-state totem-pole outputs. Each latch has separate active-low set and reset inputs.

FUNCTION TABLE
(EACH LATCH)


INP	UTS	OUTPUT
s	Ŕ	a
Н	Н	No change
L	н	н
н	L	L
L	L	н*

^{*}This output level is psuedo stable; that is, it may not persist when the \overline{S} and \overline{R} inputs return to their inactive (high) level. See explanation of function tables, pages 16 and 17.

specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

functional block diagram (each latch)



switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 15 V	UNIT
	FANAMETEN	TEST CONDITIONS	TYP MAX	TYP MAX	TYP MAX	Olvi
tPLH	Propagation delay time, low-to-high-level output		165	70	60	ns
^t PHL	Propagation delay time, high-to-low-level output	C _L = 50 pF,	165	70	60	ns
^t TLH	Transition time, low-to-high-level output	$R_L = 200 k\Omega$,	85	30	25	ns
^t THL	Transition time, high-to-low-level output	See Note 1	85	30	25	ns
tw(min)	Minimum R and S pulse width		80	40	35	ns


NOTE 1: See load circuit and voltage waveforms on page 170.

SERIES '4000A GENERAL INFORMATION

"A" SERIES INFORMATION

INPUT PROTECTION

Input protection networks have been standardized to the three configurations below:



Configuration 1 is used on the whole family except for the '4049A and '4050A (which use configuration 2) and the '4518A and '4520A (which use configuration 3). In configurations 1 and 2 the diodes to VSS have a reverse breakdown of approximately 22 to 28 volts. In configuration 3, the breakdown voltage of the zener diode is approximately 25 volts. These networks are incorporated as protection against occassional electrostatic overstress. It is not recommended that units be subjected to continuously repeated overstress. CMOS is much less sensitive to electrostatic overstress than other MOS technologies; however, care should be taken in handling these networks much the same as is required for other high-impedance integrated circuits:

- 1) Equipment should be properly grounded.
- 2) Work surfaces should be electrically conductive and connected to earth ground.
- 3) Handling should be minimized.

INPUT CHARACTERISTICS

For input voltages between VSS and VDD, the protective networks are in reverse-biased, low-current states. Typically, this reverse current is in the picoampere range at 25°C. When quiescent supply current is measured, all inputs are connected in such a manner that the current through all the inputs is included. The input capacity is typically 3 to 7 pF except for the '4049A for which 15 pF is typical. All unused inputs must be connected to VSS or VDD, whichever is appropriate.

OUTPUT CHARACTERISTICS

The data sheets should be consulted for drive capabilities. Typically, the dc fan-out to other CMOS is 50, but reduced switching speeds are caused by adding capacitive loading. TI data sheets specify switching speeds for $C_L = 50 \, \text{pF}$ or a typical load of 10 CMOS inputs. With 15 pF loads these devices switch at speeds similar to their respective RCA and Motorola equivalents.

NOISE MARGINS

The '4000A series is specified in such a manner as to measure noise immunity by applying V_{IH} min or V_{IL} max to one input at a time while all other inputs are at V_{DD} or V_{SS}, as appropriate. The output is not loaded in this test and is allowed to deviate to the value of V_{OH} min or V_{OL} max in the data sheet.

SPECIFICATION GROUPING

The products in this book are classified into three groups each having common characteristics. The first group (SSI, small-scale integration) comprises the basic gate functions, the second group (CSSI, complex small-scale integration) comprises the dual flip-flops, buffers, and small analog functions, and the third group (MSI, medium-scale integration) comprises the more complex functions. The type numbers in each group of the "A" series are shown in the following table.

GROUP 1	GROUP 2	GROUP 3
(SSI)	(CSSI)	(MSI)
4000A	4009A	4008A
4001A	4010A	4014A
4002A	4013A	4015A
4007A	4016A	4017A
4011A	4019A	4018A
4012A	4027A	4020A
4023A	4030A	4021A
4025A	4049A	4022A
4301A	4050A	4024A
4302A	4304A	4028A
4303A	4316A	4029A
4311A	4507A	4040A
4315A	4519A	4042A
		4043A
		4044A
		4051A
		4052A
		4053A
		4320A
		4321A
		4360A
		4361A
		4362A
		4363A
		4370A
		4376A
		4377A
		4380A◆
		4512A
		4518A
		4520A
		4522A
		4526A
		4531A
		4581A
		4582A

ullet Future products to be announced

SERIES '4000A COMMON ELECTRICAL SPECIFICATIONS

SEPTEMBER 1975

The following electrical specifications apply for most series '4000A CMOS products. Each individual product specification references the appropriate sections of this common specification and lists exceptions if there are any.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)													. 15 V
Input current													±10 mA
Continuous total dissipation													
Operating free-air temperature range: TF4000A Serie	es										-55	°C	to 125°C
TP4000A Serie	es		 								-4	o°c	C to 85°C
Storage temperature range		_	 	_	_		_			_	-65	°c	to 150°C

NOTE 1: Throughout this page, the following page, and the individual product specifications, voltage values are with respect to the V_{SS} terminal unless otherwise noted.

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		3	15	V
Input voltage, V ₁		0	VDD	V
Operating free-air temperature, TA	TF4000A Series	-55	125	°C
Operating free-all temperature, 1 A	TP4000A Series	-40	85	°C
Rise time, any input, t _r			15	μς
Fall time, any input, t _f			15	μs

electrical characteristics at $V_{DD} = 5 V$ and 10 V

					Т	F4000/	SERIE	S	Т	P4000A	SERIE	S]	
	PARAME	TER	TEST CONDITIO)NS [†]	VDD	= 5 V	V _{DD} *	= 10 V	VDD	= 5 V	V _{DD} :	= 10 V	ואט	
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	l	
VIH	High-level input volta	ige		T _A = MIN, 25°C or MAX	3.5		8		3.5		8		V	
VIL	Low-level input volta	ge		T _A = MIN, 25°C, or MAX		1.5		2		1.5		2	V	
			V _{IH} = V _{DD} , V _{IL} = 0, I _O = 0	T _A = MIN, 25°C, or MAX	4.95		9.95		4.95		9.95			
v _{он}	High-level VOH output voltage		One input at V _{IH} min or V _{IL} max, All other inputs at V _{DD} or 0 V, I _O = 0	T _A = MIN, 25° C, or MAX	4.5		9		4.5		9		\ \	
			V _{IH} = V _{DD} , V _{IL} = 0, I _O = I _{OH} min	T _A = MIN, 25°C, or MAX	2.5		9.5		2.5		9.5		1	
			$V_{IH} = V_{DD}$, $V_{IL} = 0$, $I_{O} = 0$	T _A = MIN, 25°C, or MAX		0.05		0.05		0.05		0.05		
VOL	Low-level One input at V _{IH} min or V _{IL} max, output voltage All other inputs at V _{DD} or 0 V, $I_{O} = 0$		T _A = MIN, 25°C, or MAX		0.5		1		0.5		1] 、		
			V _{IH} = V _{DD} , V _{IL} = 0, I _O = I _{OL} min	$T_A = MIN, 25^{\circ}C, or MAX$		0.4		0.5		0.4		0,5	1	
	High-level			T _A = MIN	-0.65		-0.65		-0.35		-0.3			
Іон	\ V ₁ =		$V_{1H} = V_{DD}$, $V_{1L} = 0$, $V_{O} = V_{OH}$ min	T _A = 25°C	-0.5		-0.5		-0.3		-0.25		mA	
	output cur	tput current		T _A = MAX	-0.35		-0.35		-0.25		-0.2		1	
	Low-level			TA = MIN	0.5		1.1		0.35		0.75			
loL	output cur		VIH = VDD, VIL = 0, VO = VOL max	T _A = 25°C	0.4		0.9		0.3		0.6] m	
	output cur	rent		T _A = MAX	0.3		0.65		0.25		0.5		1_	
		Group 1‡		T _A = MIN or 25°C		0.05		0.1		0.5		5	Γ	
	Quiescent	Products		TA = MAX		3		6		15		30]	
I _{DD}	supply	Group 2‡	No load, V _I = V _{DD} or 0 V	T _A = MIN or 25°C		1		2		10		20]	
or —laa		Products	No load, V = VDD of 0 V	T _A = MAX		60		120		140		280	μ,	
-Iss	current	Group 3‡		T _A = MIN or 25°C		5		10		50		100		
		Products		T _A = MAX		300		600		700		1400]	

electrical characteristics at V_{DD} = 15 V

	PARAMETER		TEST CONDITIONS†			TF4000/	A SERIES	TP4000	TP4000A SERIES		
1	PARAME	1EK		1E21 COMDITION	UNS.	MIN	MAX	MIN	MAX	UNIT	
Ч	Input curre	ent	V _I = V _{DD} or 0 V		T _A = MIN, 25°C, or MAX		±1		±1	μА	
		Group 1‡			T _A = MIN or 25°C		1		15		
۱.	0	Products			T _A = MAX		18		90]	
1DD	Quiescent	Group 2‡	No. 1	\(\(\begin{array}{cccccccccccccccccccccccccccccccccccc	T _A = MIN or 25°C		6		60	٦.,	
or	supply	Products	No load,	$V_1 = V_{DD}$ or 0 V	T _A = MAX		360		840	- μA	
-I _{SS}	current	Group 3‡			T _A = MIN or 25°C		30		300	7	
ŀ	Products			T _A = MAX		1800		4200	7		

 $^{^{\}dagger}$ T $_{A}$ = MIN or MAX refers to the respective value specified under recommended operating conditions. ‡ See group designation on individual product specifications and page 61 for a list of all products by group.

CMOS LOGIC CIRCUITS

TYPES TF4000A, TF4001A, TF4002A, TP4000A, TP4001A, TP4002 AND OTHER NOR GATES

SEPTEMBER 1975


- Designed to be Interchangeable with RCA CD4000A, CD4001A, CD4002A, and CD4025A
- All Products Available in J or N Dual-in-Line Packages

'4000 . . . Dual 3-Input NOR Gates Plus Inverters


'4001 . . . Quadruple 2-Input NOR Gates

'4002 . . . Dual 4-Input NOR Gates


'4025 . . . Triple 3-Input NOR Gates



TF4001A, TP4001P (TOP VIEW)




TF4002A, TP4002A (TOP VIEW)



NC-No internal connection


TF4025A, TP4025A (TOP VIEW)



specifications

-	MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
	Page 62	Page 62	Page 63,
		ĺ	Group 1

typical schematics



switching characteristics at 25°C free-air temperature

	TEST		4000A,			1	4000A,			
PARAMETER	CONDITIONS	V_{DD}	= 5 V	V_{DD}	= 10 V	VDD	= Ś V	V _{DD} :	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tpLH Propagation delay time, low-to-high-level output	CL = 50 pF §,		150		100	1	200		130	ns
tphl Propagation delay time, high-to-low-level output	$R_1 = 200 \text{ k}\Omega$		150		100		200		130	ns
tTLH Transition time, low-to-high-level output	See Note 1		350		175		450		300	ns
tthe Transition time, high-to-low-level output	See Note I		350		175		450		300	ns


§ With a 15-pF load, these devices switch with times similar to those of the RCA CD4000A, CD4001A, CD4002A, and CD4025A, respectively. NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4007A, TP4007A DUAL COMPLEMENTARY PAIRS PLUS INVERTERS


SEPTEMBER 1975

Designed to be Interchangeable with RCA CD4007A

schematic



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

	IMUM INGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page	62	Page 62	Page 63, Group 1, except as below

electrical characteristics (see note 1)

V_{DD} = 5 V and 10 V

					TF40	007A						
	PARAMETER	TEST CO	NDITIONS [†]	v_{DD}	= 5 V	VDD	= 10 V	v_{DD}	= 5 V	V _{DD} :	= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX] :
		VIH = VDD,	TA = MIN	-1.75		-1.35		-1.3		-0.65		
ІОН	High-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	-1.4		-1.1		-1.1		-0.55		mA
		Vo = VoH min	T _A = MAX	-1		-0.75		-0.9		-0.45		
		V _{IH} = V _{DD} ,	TA = MIN	0.75		1.6		0.35		1.2		
loL	Low-level output current	V _{IL} = 0,	T _A = 25°C	0.6		1.3		0.3		1		mA
		VO = VOL max	TA = MAX	0.4		0.95		0.25		8.0		l
I _{DD}	Quiescent supply current	V _I = V _{DD} or 0,	T _A = MIN or 25°C		0.05		0.1		0.5		1	μА
-I _{SS}		No load	TA = MAX		3		6		15		30] "^

V_{DD} = 15 V

	PARAMETER	TEST CO	NDITIONS†	TF4	007A	TP40	007A	UNIT
FARAMETER		1551 00	אטוווטאס.	MIN	MAX	MIN	MAX	UNIT
IDD		$V_I = V_{DD}$ or 0,	T _A = MIN or 25°C		1		3	
or -I _{SS}	Quiescent supply current	No load	TA = MAX		18		90	μΑ

 $^{^{\}dagger}$ T_A = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions. NOTE 1: All measurements are made with each pair of transistors connected to form an inverter.


TYPES TF4007A, TP4007A DUAL COMPLEMENTARY PAIRS PLUS INVERTERS

switching characteristics at 25°C free-air temperature (see note 1)

	7507		TF40	007A						
PARAMETER	TEST CONDITIONS	v_{DD}	V _{DD} = 5 V		= 10 V	v_{DD}	= 5 V	V _{DD}	= 10 V	TINU
	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	l i
tpLH Propagation delay time, low-to-high-level output	CL = 50 pF §,		110		90		135		125	ns
tphL Propagation delay time, high-to-low-level output	$R_1 = 200 \text{ k}\Omega$		110		90		135		125	ns
tTLH Transition time, low-to-high-level output	See Note 2		160		95		220		120	ns
tTHL Transition time, high-to-low-level output	See Note 2		160		95		220		120	ns

 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4007A.

- NOTES: 1. All measurements are made with each pair of transistors connected to form an inverter.
 - 2. See load circuit and voltage waveforms on page 170.



CMOS LOGIC CIRCUITS

TYPES TF4008A, TP4008A FOUR-BIT FULL ADDERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4008A
- High-Speed Operation
- Look-Ahead Carry Output

description

These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. The adders are designed so that logic levels of the input and output, including the carry, are in their true form. Thus the end-around carry is accomplished without the need for level inversion. These circuits feature full look ahead across four bits to achieve partial look-ahead performance with the economy of ripple carry.


FUNCTION TABLE

(EACH BIT)

1	NPL	JTS	оит	PUTS
Ai	Bį	C _{i-1}	Ci	$\Sigma_{\mathbf{i}}$
L	L	L	L	L
н	L	L	L	Н
L	Н	L	L	н
н	Н	L	н	L
L	L	Н	L	Н
Н	L	Н	н	L
L	Н	Н	н	L
н	Н	Н	Н	Н

H = high level; L = low level;i = bit number 1, 2, 3, or 4

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		group 3

switching characteristics at 25°C free-air temperature

	FROM	70			TF4	008A			TP40	08A		
PARAMETER‡	(INPUT)	TO (OUTPUT)	TEST CONDITIONS	ST CONDITIONS $V_{DD} = 5 V V_{DD} = 10 V$		10 V	V _{DD}	= 5 V	V _{DD}	= 10 V	UNIT	
tPLH tPHL tPLH	(IIVFO1)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN MAX		
tPLH	A _i or B _i	Σ_{i}			1000		350		1400		500	ns
tPHL t	A, or b,				1000		350		1400		500	115
tPLH	Any A or B	C4			750		300		1000		350	ns
tPHL	Ally A of B	A or B C4			750		300		1000		350	113
tPLH	CO	Any Σ	CL = 50 pF §,		900		325		1200		400	ns
tpHL		Ally 2	R _L = 200 kΩ,		900		325		1200		400	113
^t PLH	СО	C4	See Note 1		350		150		450		200	ns
tPHL					350		150		450		200	113
tTLH		C4 or			350		150		400		220	ns
tTHL.		Any ∑			350		150		400		220	115

 $[\]ddagger_{t_{PLH}} = Propagation delay time, low-to-high-level output$

tpHL = Propagation delay time, high-to-low-level output


 $t_{TLH} \equiv$ Transition time, low-to-high-level output $t_{THL} \equiv$ Transition time, high-to-low-level output

With a 15-pF load, these devices switch with times similar to those of the RCA CD4008A.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4008A, TP4008A FOUR-BIT FULL ADDERS

functional block diagram



CMOS LOGIC CIRCUITS

TYPES TF4009A, TF4010A, TP4009A, TP4010A HEX INVERTING AND NONINVERTING BUFFERS/CONVERTERS

SEPTEMBER 1975


- Designed to be Interchangeable with RCA CD4009A and RCA CD4010A
- High Current Sinking Capability . . . 8 mA Minimum at $V_{OL} = 0.5 \text{ V}$, $V_{DD} = 10 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$

description


The '4009A and '4010A hex CMOS inverting and noninverting buffers may be used as current sinks for source drivers, hex CMOS drivers, or CMOS to DTL or TTL logic-level converters. Conversion ranges are from CMOS logic operating at supply levels of 3 volts to 15 volts to DTL or TTL operating at supply levels of 3 volts to 15 volts. Conversion to logic output levels greater than 6 volts is permitted provided that the VCC supply voltage is not higher than the VDD supply voltage (see Note 1).

schematic (each buffer)

5




J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4009A, TP4009A



NC-No internal connection

TF4010A, TP4010A



NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
and below		Group 2,
		except as on
		following page

absolute maximum ratings over operating free-air temperature range

Supply voltage, VCC (see Note 1) .	•		•			•								٠	•				VDE	2
Minimum rise time of supply voltages																			10μ	S
Output load capacitance if VCC exceeds	s 1	0.	5 '	V														50	1q 00	F

NOTE 1: If V_{CC} is allowed to exceed V_{DD}, the device may latch up and draw sufficient current to cause permanent damage.

TYPES TF4009A, TF4010A, TP4009A, TP4010A HEX INVERTING AND NONINVERTING BUFFERS/CONVERTERS

electrical characteristics, V_{CC} = V_{DD}

'4009A only

1		TF40	009A	TP40	009A	
PARAMETER	TEST CONDITIONS [†]	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	7
V _{II} Low-level input voltage	T _A = MIN or 25°C	1	2	1	2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _{IL} Low-level input voltage	TA = MAX	0.9	1.9	0.9	1.9	7 °

'4009A and '4010A at V_{DD} = 5 V and 10 V

				TF4009A, TF4010A				TP4009A, TP4010A				UNIT
PARAMETER		TEST CONDITIONS [†]		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	High-level output current	$V_{IH} = V_{DD}$,	TA = MIN	-1.85		-0.9		-1.5		-0.75		
ІОН		$V_{IL} = 0$,	T _A = 25°C	-1.25		-0.6		-1.25		0.6		mA
		$V_0 = V_{OH} \min$	TA = MAX	-0.9		-0.4		-1		-0.5		
	Low-level output current	V _{IH} = V _{DD} ,	TA = MIN	3.75		10		3.6		9.6		mA
loL		V _{IL} = 0,	T _A = 25°C	3	_	8		3		8		
		$V_0 = V_{OL} \max$	TA = MAX	2.1		5.6		2.4		6.4		ĪI
I _{DD} or	Quiescent supply current	$V_I = V_{DD}$ or 0,	T _A = MIN or 25°C		0.3		0.5		3		5	μА
-I _{SS}		No load	TA = MAX		20		30		42		70	

'4009A and '4010A at V_{DD} = 15 V

	DADAMETED	TEST	annizionet	TF4009A	, TF4010A	TP4009A	UNIT	
	PARAMETER	TEST CONDITIONS†		MIN	MAX	MIN		MAX
lDD	I _{DD} or Quiescent supply current -I _{SS}	V _I = V _{DD} or 0,	T _A = MIN or 25°C		1.5	•	15	
Ι.		No load	TA = MAX		90		210	μΑ

 $^{^{\}dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

		TEST CONDITIONS	TF4009A, TF4010A				TP4009A, TP4010A				
	PARAMETER		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	<u> </u>
tn:	Propagation delay time,	V _{CC} = V _{DD} , C _L = 50 pF [§] , R _L = 200 kΩ, See Note 2		110		80		140		100	ns
^t PLH	low-to-high-level output			110		80					
tour	Propagation delay time,		100		55		125		75	''3	
^t PHL	high-to-low-level output			100		55		123		,,,	
t	Transition time,		270		220	250	350		270	1]	
^t TLH	low-to-high-level output			270		220	<u> </u>	550			ns
,	Transition time,		60	60		55		80		70	
^t THL	high-to-low-level output			60	35	55	1	80		70	
	Propagation delay time,	V _{CC} = ½ V _{DD} ,			45				60		
^t PLH	low-to-high-level output	CL = 50 pF §,				49				- 60	ns
	Propagation delay time,	RL = 200 kΩ,			45	45			1	65	""
tPHL	high-to-low-level output	See Note 2			ì	45	}		65] ,


 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4009A and RCA CD 4010A respectively. NOTE 2: See load circuit and voltage waveforms on page 170.

TYPES TF4011A, TP4011A QUAD 2-INPUT NAND GATES

SEPTEMBER 1975

 Designed to be Interchangeable with RCA CD4011A

schematic (each gate)



J OR N

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 1, except as below

positive logic: $Y = \overline{AB}$

electrical characteristics

		TEST CONDITIONS [†]		TF4	011A	TP40	011A	
	PARAMETER			V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
				MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
		VIH = VDD,	TA = MIN	-0.65	-0.75	-0.35	-0.35	
Іон	High-level output current	V _{IL} = 0,	T _A = 25°C	-0.5	-0.6	-0.3	-0.3	mA
		VO = VOH min	T _A = MAX	-0.35	-0.4	-0.25	-0.25	1
		V _{IH} = V _{DD} ,	TA = MIN	0.5	1.1	0.25	0.6	
loL	Low-level output current	V _{1L} = 0,	T _A = 25°C	0.4	0.9	0.2	0.5	mA
		VO = VOF wax	TA = MAX	0.3	0.65	0.16	0.4	1

 $^{{}^{\}dagger}T_A$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	TEST	TF4011A								
PARAMETER	CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tplH Propagation delay time, low-to-high-level output	C _L = 50 pF§,		150		100		200		130	. ns
tphl Propagation delay time, high-to-low-level output	$R_1 = 200 \text{ k}\Omega$		150		100		200		130	ns
JTLH Transition time, low-to-high-level output	See Note 1		350		175		450		300	ns
tTHL Transition time, high-to-low-level output	See Note 1		350		175		450		300	ns

 $\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath{\mbox{\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremath}\ensuremat$

NOTE 1: See load circuit and voltage waveforms on page 170.


75

TYPES TF4012A, TP4012A DUAL 4-INPUT NAND GATES

SEPTEMBER 1975

 Designed to be Interchangeable with RCA CD4012A

schematic (each gate)



DUAL-IN-LINE PACKAGE (TOP VIEW) VDD 2Y 2D 2C 2B 2A NC 14 13 12 11 10 9 8 1 2 3 4 5 6 7 1Y 1A 1B 1C 1D NC VSS

positive logic: $Y = \overline{ABCD}$

J OR N

NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 1, except as below

electrical characteristics

			TF4	012A	TP4	012A		
1	PARAMETER	TEST CO	ONDITIONS [†]	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	דומט
				MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
		V _{IH} = V _{DD} ,	TA = MIN	0.5	1.1	0.25	0.6	Γ
lor	Low-level output current	V _{IL} = 0,	T _A = 25°C	0.4	0.9	0.2	0.5] mA
		VO = VOL max	TA = MAX	0.3	0.65	0.18	0.4	1

 $^{^{\}dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	TEST	TF4012A								
PARAMETER	CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tpLH Propagation delay time, low-to-high-level output	C ₁ = 50 pF § ,		150		80		200		110	ns
tpHL Propagation delay time, high-to-low-level output	C _L = 50 pF %, R _L = 200 kΩ,		250		150		400		200	ns
tTLH Transition time, low-to-high-level output	See Note 1		350		175		470		250	ns
tTHL Transition time, high-to-low-level output	See Note 1		500		300		670		400	ns

 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4012A. NOTE 1: See load circuit and voltage waveforms on page 170.


TYPES TF4013A, TP4013A DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4013A
- Toggle Rate . . . 10 MHz Typical at VDD = 10 V


description

These circuits are dual D-type transition-operated master-slave flip-flops with buffered outputs, independent direct overriding preset and clear inputs, and D and clock inputs. While the clock is low, the data at the D input is entered into the master section which is isolated from the slave section. On the rising transition of the clock, the D input is disabled and data previously set up in the master section is transferred to the slave section and appears in true form at the Q output.



Presetting and clearing are independent of the clock and are accomplished by a high-level voltage at the respective input. The \overline{Q} output is complementary to the Q output except for the nonstable situation that exists when both preset and clear inputs are simultaneously high.

functional block diagram (each flip-flop)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	Group 2,
	following page	except as on
		following page

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS								
PRESET	CLEAR	СК	D	Q	۵۱				
Н	L	Х	Х	Н	٦				
L	Н	X	X	L	Н				
н	H	Х	Х	н*	н*				
L	L	i	L	L	н				
L	L	ŧ	Н	Н	L				
L	L	L	X	Q_0	\bar{a}_0				

See explanation of function tables on pages 16 and 17.

*This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (low) level.

TYPES TF4013A, TP4013A DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

recommended operating conditions

		TF4	013A	TP40	013A	
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	
Poles width a 10 = 50 = 5)	Clock high or low	200	80	500	100	
Pulse width, t_W (C _L = 50 pF)	Preset or clear	250	100	500	125	ns
Setup time, t _{su}		40	20	50	25	ns

electrical characteristics

						TF40)13A			TP40)13A			
P.	ARAMETER	TEST CONDITIONS†		NS [†]	V _{DD} =	5 V	V _{DD}	= 10 V	v_{DD}	= 5 V	V _{DD}	= 10 V	UNIT	
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1	
	Ulah lawal			TA = MIN	-0.65		-0.8		-0.35		-0.4			
ІОН				$V_{IL} = 0$,	$T_A = 25^{\circ}C$	-0.5		-0.65		-0.3		-0.35		mA
	output current	VO = VOH min		TA = MAX	-0.35		-0.45		-0.25		-0.3		}	
	I and I and	V V	V = 0	TA = MIN	0.5		1.25		0,35		0.75			
IOL		V _{IH} = V _{DD} ,	V _{IL} = 0,	T _A = 25°C	0.4		1		0.3		0.6		mA	
ļ	output current	VO = VOL max		TA = MAX	0.3		0.75		0,25		0,5		1	

[†]TA = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	5004	70			TF4	013A			TP40	13A		
PARAMETER‡	FROM (INPUT)	(OUTPUT)	TEST CONDITIONS	V _{DD} = 5		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	(INPUT)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				2.5		7		1		5		MHz
tpLH or tpHL	Clock	Q or Q	C = 50 = 5 8		420		185		550		250	ns
tpLH or tpHL	Preset or Clear	Q or Q	C _L = 50 pF §, R _L = 200 kΩ,		420		185		550		250	ns
tTLH or tTHL		Any	See Note 1		235		130		300		175	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4014A, TP4014A 8-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4014A
- Synchronous Parallel or Serial Input, Serial Output
- Parallel Outputs from Sixth, Seventh, and Eighth Bits
- Maximum Clock Frequency . . . 5 MHz
 Typical at 10 V


description

These 8-bit synchronous registers have a single serial input and parallel-in access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of bits F, G, and H.

Both serial and parallel entry are made synchronously on the low-to-high transition of the clock input and under the control of the parallel-load/serial-shift input, P/\overline{S} . When the P/\overline{S} input is high, data is broad-side loaded into the register from the parallel inputs. When the P/\overline{S} input is low, data is entered at the serial input and each bit shifts one bit position in the direction Ω_{A} toward Ω_{H} .

The TF4021A, and TP4021A are similar to these registers, except for having asynchronous parallel inputs.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	Group 3,
	following page	except as on
		following page

FUNCTION TABLE

	INP	UTS	INTERNA	L OUTPUTS	OUTPUTS				
CONTROL	CLOCK	PARALLEL	SERIAL	(2	of 5)	QE	0-		
P/S	CLOCK	A-H	SENIAL	QA	α_{B}	u _F	QG	αH	
н	1	a-h	×	· a	b	f	9	h	
L	1	×	н	н	QAn	QEn	Q_{Fn}	q_{Gn}	
L	1	×	L	į L	Q_{An}	QEn	Q_{Fn}	Q_{Gn}	
×	L.	X	×	Q _{A0}	Ω _B 0	Q _{F0}	a_{G0}	σ^{HO}	

See explanation of function tables, pages 16 and 17.

functional block diagram



TYPES TF4014A, TP4014A 8-BIT STATIC SHIFT REGISTERS

recommended operating conditions

		TI	4014A	TP4	014A	
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MA	MIN MAX	MIN MAX	MIN MAX	1 .
Width of clock pulse, tw(clock)	Clock high or low	500	175	830	200	ns
Setup time, t _{su}		350	80	500	100	ns

electrical characteristics

					TF4014A				TP40)14A		
	PARAMETER	TEST CONDITIONS†		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		}		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	•
		V _{IH} = V _{DD} ,	T _A = MIN	-0.25		-0.25		-0.12		-0.12		
Іон	High-level output current	V _{IL} = 0,	T _A = 25°C	-0.2		-0.2		-0.1		-0.1		mA
		VO = VOH min	TA = MAX	-0.14		-0.14		-0.08		-0.08		1
		VIH = VDD,	TA = MIN	0.15		0.31		0.072		0.12		
loL	Low-level output current	V _{1L} = 0,	$T_A = 25^{\circ}C$	0.12		0.25		0.06		0.1		mA
		VO = VOL max	T _A = MAX	0.085		0.175		0.05		0.08		

 $^{^{\}dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

		TF4014A								
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max} Maximum clock frequency		1		3		0.6		2.5		MHz
Propagation delay time, tPLH low-to-high-level output	C _L = 50 pF §,		975		300		1300		400	ns
Propagation delay time, tPHL high-to-low-level output	$R_L = 200 \text{ k}\Omega$, See Note 1		975		300		1300		400	ns
tTLH Transition time, low-to-high-level output	7		550		225		700		300	ns
tTHL Transition time, high-to-low-level output	7		550		225		700		300	ns

 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4014A. NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4015A, TP4015A DUAL 4-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975


- Designed to be Interchangeable with RCA CD4015A
- Maximum Clock Frequency . . . 5 MHz Typical at 10 V

description

These dual 4-bit static shift registers consist of two identical, independent, 4-stage serial-input, parallel-output registers. Each register has independent clock and clear inputs as well as a single serial data input. The register stages are D-type master-slave flip-flops with Q outputs available from each of the four bits on both registers. Data is shifted from one bit to the next during the low-to-high-level transition of the clock. A high level applied to the clear line sets all outputs of the associated register to the low level.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
]	and on	group 3
	following page	




FUNCTION TABLE (EACH REGISTER)

IN	PUTS			OUTPUTS						
CLEAR	R CLOCK D		QA	αB	αc	σD				
Н	X	X	L	L	L	L				
L	1	ᆫ	L	Q_{An}	\mathbf{Q}_{Bn}	QCn				
L	1	н	н	Q_{An}	Q_{Bn}	σ_{Cu}				
L	L	×	Q _A 0	Q_{B0}	a_{co}	σ_{D0}				

See explanation of function tables on pages 16 and 17.

functional block diagram (each register)



TYPES TF4015A, TP4015A DUAL 4-BIT STATIC SHIFT REGISTERS

recommended operating conditions

		TF	4015A	TP4	015A	
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	
Dulan midela	Clock high or low	500	175	830	200	
Pulse width, t _W	Clear	500	175	830	200	ns
Setup time, t _{SU}		350	80	500	100	ns

switching characteristics at 25°C free-air temperature

				TF4	015A			TP40)15A		
PARAMETER		TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
f _{max} Maximum clock frequency	,		1		3		0.6		2.5		MHz
tpLH Propagation delay time, lo	w-to-high-level	C _L = 50 pF §,		750		225		1000		300	
Propagation delay time, hi tPHL output from clock or clear	-	R _L = 200 kΩ, See Note 1		750		225		1000		300	ns
tTLH Transition time, low-to-hig	h-level output	1		350		150		400		220	
tTHL Transition time, high-to-lo	w-level output			350		150		400		220	ns

 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4015A. NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4016A, TP4016A QUAD BILATERAL SWITCHES

SEPTEMBER 1975

- Designed to be Interchangeable with Motorola MC14016A, Similar to RCA CD4016A (See TF4316A)
- Difference in r_{On} between Switches in One Package Typically 10 Ω when V_I = V_{SS} or V_{DD}
- High Degree of Linearity . . . < 0.5% Distortion Typical at 1 kHz
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 50 MHz Typically
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Maximum Control Input Frequency . . . 10 MHz Typical at VDD = 10 V, CL = 15 pF, RL = 1 kΩ
- High On/Off Output Voltage Ratio . . . 65 dB Typical
- Extremely High Control-Input Impedance (Control Circuit Isolated from Switch Circuit) . . . 10¹² Ω Typical
- Low Crosstalk Between Switches . . . 50 dB Typical at 0.9 MHz, R₁ = 1 kΩ
- Control Input Current . . . < 10 pA Typical

description

The '4016A is a quadruple bilateral switch constructed with P-channel and N-channel enhancement-type devices in a monolithic structure, and finds primary use where low power dissipation and/or high noise immunity is desired.


Applications include digital switching and multiplexing; analog-to-digital and digital-to-analog conversion; digital control of frequency, impedance, phase and analog-signal gain; signal gating; and use as a squelch control, chopper, modulator, demodulator, or commutating switch.


The P well of the analog transmission gate is connected to VSS when the control input is low (gate off) and is switched to the analog input when the control input is high (gate on). This provides a more uniform on-state resistance with varying analog input voltages.

specifications

'5

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	See the following page. Page 63 does not apply.





TYPES TF4016A, TP4016A **QUAD BILATERAL SWITCHES**

electrical characteristics over recommended operating free-air temperature range

V_{DD} = 5 V and 10 V

				\/-		TF4016A T			TP4016A	
PARAMETER	TEST CONDITIONS [†]			V _{DD} = 5			V _{DD} :	= 10 V		דומט
				MIN	MAX	MIN	MAX	MIN	MAX]
VIH High-level control input voltage				3		4		4		٧
VIL Low-level control input voltage					0.9		0.9		0.9	V
VOH High-level output voltage	A at 0 V,	C at VIL max,	I _O = 10 μA	4.5		9		9		٧
VOL Low-level output voltage	A at 0 V,	C at VIH min,	I _O = 10 μA		0.5		1		1	V
Input-to-output off-state current	A at 0 V to V _{DD} , Y at 5 V	C at 0 V,	T _A = 25°C				±125		±125	nΑ
Total	A at 0 V to V _{DD} ,	C at 0 V,	TA = MIN or 25°C				1		1	
	Yat 0 V to V _{DD}		TA = MAX				60		16	μA
Quiescent Current¶	$A = Y = 0 V \text{ to } V_{DD}$,	T _A = MIN or 25°C				1		1	
Current "	C at V _{DD}		TA = MAX				60	<u> </u>	16	μA

V_{DD} = 15 V

	PARAMETER	TECT C	TEST CONDITIONS†			
	FARAINETER	TEST C	MIN MAX	MIN MAX	UNIT	
Ц	Input current	V _I = 0 or V _{DD}		±1	±1	μА
IDD		V ₁ = V _{DD} or 0,	T _A = MIN or 25°C	3	3	
or -1 _S	Quiescent supply current S	No load	TA = MAX	180	48	μА

 $^{^{\}dagger}$ T_A = MIN or MAX refers to the respective values of free-air temperature specified under recommended operating conditions. ¶ This is the total of supply current, control input current, and input-to-output off-state current.

on-state resistance at specified free-air temperature, C at VDD, RL = 10 k Ω to 0 V

TF07	TEST CONDITIONS						
TEST							UNIT
V 5 V	V 5V	TA = MIN		600		610	
V _{DD} = 5 V,	$V_{SS} = -5 V$,	T _A = 25°C		660		660	Ω
A at 5, 0.25, -0.25 or -5 V		T _A = MAX		960		840	1
V75V	V 75V	T _A = MIN		360		370	
$V_{DD} = 7.5 \text{ V},$	$V_{SS} = -7.5 V$,	T _A = 25°C		400		400	Ω
A at 7.5, 0.25, -0.25, or -7.5 V		T _A = MAX		600		520	1
V10.V	V = 0.V	TA = MIN		600		610	
V _{DD} = 10 V,	$V_{SS} = 0 V$,	T _A = 25°C		660		660	Ω
A at 10, 5.6, or 0.25 V		T _A = MAX		960		840	1
V 45 V	V - 0V	T _A = MIN		360	I	370	-
V _{DD} = 15 V,	$V_{SS} = 0 V$,	T _A = 25° C		400		400	Ω
A at 15, 9.3, or 0.25 V		T _A = MAX		600		520	1

TYPES TF4016A, TP4016A QUAD BILATERAL SWITCHES

switching characteristics at 25°C free-air temperature

	FROM	то.				016A	TP40	16A	
PARAMETER‡		TO (OUTPUT)	TEST	CONDITIONS	V _{DD} = 5 V				4
	,			1		MIN MAX	MIN MAX	MIN MAX	
tPLH	Α	Y	RL = 10 kΩ,	C _L = 50 pF§,	85	45	125	70	
^t PHL	Α	Υ	C at V _{DD} ,	See Figure 1	85	45	125	70	ns
^t PLH	С	Y	$C_L = 50 pF $ §,	R _L = 10 kΩ to 0 V	150	75	225	115	
^t PHL	С	Υ	See Figure 2	$R_L = 10 \text{ k}\Omega \text{ to } V_{DD}$	150	75	225	115	ns

[‡]tPLH = Propagation delay time, low-to-high-level output

PARAMETER MEASUREMENT INFORMATION




FIGURE 1-PROPAGATION DELAY TIME, SWITCH INPUT A TO OUTPUT Y




FIGURE 2-PROPAGATION DELAY TIMES, CONTROL INPUT C TO OUTPUT Y

NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{Out} = 50~\Omega$, PRR = 10 kHz, $t_r \le 20$ ns, $t_f \le 20$ ns.

- B. C_L includes probe and jig capacitance.
- C. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 10$ ns, $R_{in} \ge 1$ M Ω .

tpH1 ≡ Propagation delay time, high-to-low-level output

With a 15-pF load, these devices switch with times similar to those of the RCA CD4016A.

TI cannot assume any responsibility for any circuits shown

or represent that they are free from patent infringement.

TYPES TF4017A, TP4017A DECADE COUNTERS/DIVIDERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4017A
- Medium-Speed Operation . . . 5 MHz
 Typical Maximum Clock Frequency at
 V_{DD} = 10 V
- Fully Static Operation
- Carry Output for Cascading


description

The '4017A is a five-stage Johnson decade counter and an output decoder that converts the Johnson binary code to a decimal number. High-speed operation and spike-free outputs are obtained by use of the Johnson decade counter configuration.

The ten decoded outputs are normally low and go high only at their respective decimal time period. A high clear signal asynchronously clears the decade counter and sets the carry output and Y0 high. With enable low, the count is advanced on a low-to-high transition at the clock input. Alternatively if the clock input is high, the count is advanced on a high-to-low transition at enable. The carry output is high while Y0, Y1, Y2, Y3, or Y4 is high, then is low while Y5, Y6, Y7, Y8, or Y9 is high.

This device can be used in frequency-division applications as well as decade-counter or decimal-decode display applications.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and below	Group 3,
		except as on
		following page

recommended operating conditions

		TF4	017A	TP40)17A	UNIT
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	
0.1	Clock high or low	500	170	830	250	ns
Pulse width, t _W	Clear .	500	170	830	250	ns
Setup time, t _{stt}	Enable	500	200	700	300	ns
Setup time, tsu	Clear inactive state	750	225	1000	275	ns

TYPES TF4017A, TP4017A DECADE COUNTERS/DIVIDERS

electrical characteristics

					-		TF40	017A			TP40)17A		
ļ	PARAMETER		TEST C	ONDITIO	vs†	V _{DD} = 5 V V _{DD} = 10 V		V _{DD} = 5 V V _{DD} = 10 V		= 10 V	דואט			
						MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1		Y			TA = MIN	-120		-120		-85		-85		[[
					T _A = 25°C	-100		-100		-70		-70		μA
lau	High-level	outputs	$V_{1H} = V_{DD}$,	V _{IL} = 0,	TA = MAX	70		-70		-55		-55		j }
Іон	output-current	Carry	VO = VOH min		TA = MIN	-450		-450		-300		-300		
Ì	1	output		T _A = 25°C	-350		-350		-240		-240		μΑ	
L _		υατρατ			TA = MAX	-250		-250		-200		-200		
		Y			TA = MIN	60		120		30		85		
		outputs			T _A = 25°C	50		100		25		70		μА
	Low-level	outputs	$V_{IH} = V_{DD}$,	$V_{IL} = 0$,	TA = MAX	35		70		20		55		
IOL	output current	Carry	VO = VOL max		TA = MIN	185		450		95		300		
					T _A = 25°C	150		350		80		250		μА
L		output			$T_A = MAX$	105		250		65		200		

 $^{^{\}dagger}\mathsf{T}_{\mathsf{A}}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	. FROM TO			TF4017A			TP4017A					
PARAMETER‡	(INPUT)	(OUTPUT)	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
(INPUT)	(INFOT)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	l
f _{max}				1		3		0.6		2		MHz
tPLH t	Clock or	Any Y]		2000		600		2500		750	ns
tPHL	clear	output	0 50 58		2000		600		2500		750	
tPLH	Clock or	Carry	- C _L = 50 pF §, R _I = 200 kΩ,		1300		400		1600		500	ns
tPHL	clear	output	See Note 1		1300		400		1600		500	1 ""
^t TLH		Any Y	See Note 1		1800		700		2400		900	
tTHL		output			1800		700		2400		900	ns
^t TLH		Carry	1		600		300		700		400	ns
^t THL		output	٠.		600		300		700		400	115

 $[\]begin{tabular}{ll} $\ddagger f_{max} \equiv $Maximum clock frequency \\ $t_{PLH} \equiv $Propagation delay time, low-to-high-level output \\ $t_{PHL} \equiv $Propagation delay time, high-to-low-level output \\ \end{tabular}$


 $t_{TLH} \equiv T_{ransition time, low-to-high-level output}$

t_{THL} = Transition time, high-to-low-level output With a 15-pF load, these devices switch with times similar to those of the RCA CD4017A.


NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4017A, TP4017A **DECADE COUNTERS/DIVIDERS**

functional block diagram



typical clear, count, and inhibit sequences



TYPES TF4018A, TP4018A PRESETTABLE DIVIDE-BY-N COUNTERS

JOR N

DUAL-IN-LINE PACKAGE (TOP VIEW)

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4018A
- Maximum Clock Frequency . . . 5 MHz
 Typical at VDD = 10 V

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and below	group 3

description

The '4018A consist of five Johnson counters, buffered $\overline{\mathbf{Q}}$ outputs from each stage, and preset control gating. Clear, preset enable, clock, feedback, and five parallel load inputs are provided.

A high clear signal asynchronously clears the counter so that all $\overline{\Omega}$ outputs are high. A high preset enable

signal asynchronously loads the counter and the \overline{Q} outputs will take on the complements of the parallel inputs. The counter is advanced one count on the low-to-high transition of the clock input.

Various counter configurations may be implemented as follows:

Divide by	ivide by Connect These Outputs to Feedback Input		Results from Each $\overline{\Omega}$ Output (See Timing Diagram)
. 10	ŌΕ	direct	5 counts high, 5 counts low
9	Ω _D , Ω̄E	AND gate	5 counts high, 4 counts low
8	$\overline{\mathbf{Q}}_{D}$	direct	4 counts high, 4 counts low
7	<u>α</u> c, α _D	AND gate	4 counts high, 3 counts low
6	$\overline{\Omega}_{\mathbb{C}}$	direct	3 counts high, 3 counts low
5	$\overline{\Omega}_{B},\overline{\Omega}_{C}$	AND gate	3 counts high, 2 counts low
4	$\overline{\Omega}_{B}$	direct	2 counts high, 2 counts low
3	$\overline{Q}_A, \overline{Q}_B$	AND gate	2 counts high, 1 count low
2	$\overline{\Omega}_{A}$	direct	1 count high, 1 count low

recommended operating conditions

		TF4	018A	TP4		
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
Pulsa width +	Clock high or low	500	170	830	250	ns
Pulse width, t _W	Clear or preset enable	500	170	830	250	ns
	Feedback	500	200	700	300	
Setup time, t _{su}	Clear or preset enable inactive state	750	225	1000	275	ns

TYPES TF4018A, TP4018A PRESETTABLE DIVIDE-BY-N COUNTERS


switching characteristics at 25°C free-air temperature

	. FROM TO			TF4018A				TP4018A				
PARAMETER‡	(INPUT)	(OUTPUT)	TEST CONDITIONS	v_{DD}	V _{DD} = 5 V V _{DI}		V _{DD} = 10 V		= 5 V	V _{DD} = 10 V		UNIT
	(INFOT)	(001/01/		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	j l
f _{max}			C. = 50 = 58	1		3		0.6		2		MHz
tPLH or tPHL	Clock, clear,	$\bar{\alpha}_A, \bar{\alpha}_B, \bar{\alpha}_C, \bar{\alpha}_D$	$C_L = 50 \text{ pF} $ $R_1 = 200 \text{ k}\Omega$,		1375		475		1800		610	ns
tpLH or tpHL	preset enable	ŌΕ	See Note 1		1175		325		1500		410	ns
tTLH or tTHL		Any	OCC NOTE 1		350		150		400		225	ns


 $[\]ddagger_{\text{max}} \equiv \mathsf{Maximum} \ \mathsf{clock} \ \mathsf{frequency}$

NOTE 1: See load circuit and voltage waveforms on page 170.

functional block diagram



typical clear, count, and preset sequence



PRINTED IN U.S.A.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

tplH = Propagation delay time, low-to-high-level output

t_{PHL} ≡ Propagation delay time, high-to-low-level output

 $t_{TLH} \equiv Transition time, low-to-high-level output$

t_{THL} = Transition time, high-to-low-level output

[§] With a 15-pF load, these devices switch with times similar to those of the RCA CD4018A

TYPES TF4019A, TP4019A QUAD AND-OR SELECT GATES


SEPTEMBER 1975

 Designed to be Interchangeable with RCA CD4019A

description

These devices consist of four AND-OR select gate configurations, each with two two-input AND gates driving a single two-input OR gate. Selection is determined by control inputs G1 and G2.


J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 2, except as on following page

functional block diagram (each gate)



FUNCTION TABLE (EACH GATE)

(EACH GATE)								
	INPU	ОИТРИТ						
CONT	CONTROL		TA	V				
G1	G2	D1	D2	7				
L	L	Х	Х	L				
н	L	н	х	н				
н	L	L	х	L				
L	Н	х	Н	Н				
L	н	х	L	L				
н	Н	Н	х	н				
Н	Н	х	н	н				
н	Н	L	L	L				

H = high level, L = low level, X = irrelevant

TYPES TF4019A, TP4019A QUAD AND-OR SELECT GATES

electrical characteristics

 $V_{DD} = 5 V$ and 10 V

			TEST CONDITIONS [†]		TF40)19A			TP40)19A		
	PARAMETER	TEST CO			V _{DD} = 5 V		V _{DD} = 10 V		= 5 V	V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
		$V_{IH} = V_{DD}$,	TA = MIN	-0.95		-0.95		-0.6		-0.6		
IOH	High-level output current	V _{IL} = 0,	T _A = 25°C	-0.7		-0.7		-0.5		-0.5		mA
		$V_O = V_{OH} \min$	T _A = MAX	-0.5		-0.5		-0.4		-0.4		
		V _{IH} = V _{DD} ,	TA = MIN	0.6		0.9		0.37		8.0		
loL	Low-level output current	V _{IL} = 0,	T _A = 25°C	0.45		0.75		0.3		0.65		mA
		VO = VOL max	TA = MAX	0.3		0.55		0.23		0.5		1
IDD	Ouiseset auentu auent	$V_I = V_{DD}$ or 0,	T _A = MIN or 25°C		5		10		50		100	
or -I _{SS}	Quiescent supply current	No load	TA = MAX		300		600		700		1400	μА

V_{DD} = 15 V

DADAMETED	TEST C	TEST CONDITIONS†		019A	TP4019	UNIT	
PARAMETER	1231 C	SNDITIONS.	MIN	MAX	MIN	MAX	UNIT
I _{DD}	$V_I = V_{DD}$ or 0,	T _A = MIN or 25°C		30		300	
or Quiescent supply current	No load	TA = MAX		1800		4200	μА

 $^{^{\}dagger}\mathsf{T}_\mathsf{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

				TF4	019A			TP40	019A		
	PARAMETER	TEST CONDITIONS	V _{DD}	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		10 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation delay time,			375		170		500		220	ns
·F L H	low-to-high-level output	C _L = 50 pF§,			ļ						
tour	Propagation delay time,	$R_1 = 200 \text{ k}\Omega$		375		170		500		220	ns
tPHL	high-to-low-level output	See Note 1	l	0,0		_',,		000			
tTLH	Transition time, low-to-high-level output	See Note 1		350		130		475		165	ns
tTHL	Transition time, high-to-low-level output			350		130		475		165	ns

 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4019A.

NOTE 1: See load circuit and voltage waveforms on page 170.

88

TYPES TF4020A, TP4020A ASYNCHRONOUS 14-BIT BINARY COUNTERS


SEPTEMBER 1975

Designed to be Interchangeable with RCA CD4020A

Maximum Clock Frequency . . . 7 MHz
 Typical at 10 V

description

The '4020A is an asynchronous 14-stage binary counter designed with an input pulse-shaping circuit. The outputs of all stages except QB and QC are externally available. A high clear signal asynchronously clears the counter and resets all outputs low. The count is advanced on the high-to-low transition of the clock pulse. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.



J OR N

specifications

	MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
I	Page 62	Page 62	Page 63,
		and below	group 3

recommended operating conditions

		TI	4020A	TP40		
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MA	MIN MAX	MIN MAX	MIN MAX	1
Dulas dalah	Clock high or low	335	125	500	165	ns
Pulse width, t _w	Clear	2500	475	3000	550	ns

switching characteristics at 25°C free-air temperature

	FROM	то			TF40	020A			TP40	20A		
PARAMETER‡	(INPUT)	(OUTPUT)	TEST CONDITIONS	ν _{DI}	D = 5	V _{DD}	= 10 V	VDD	= 5 V	V _{DD}	= 10 V	UNIT
_	(INFOT)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX]]
f _{max}				1.5		4		1		3		MHz
tpLH or tpHL	Clock	Q _A	CL = 50 pF§,		775		300		850		350	ns
tPLH or tPHL	Clock	Q _N	R _L = 200 kΩ,		5600		2000		8400		3000	ns
tPHL	Clear	Any	See Note 1		3200		850		3700		1000	ns
tTLH or tTHL		Any	1		350		150		400		225	nş

 $[\]ddagger f_{max} \equiv Maximum clock frequency$

'5

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$


t_{TLH} = Transition time, low-to-high-level output

tTHL = Transition time, high-to-low-level output §With a 15-pF load, these devices switch with times similar to those of the RCA CD4020A.


NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4020A, TP4020A 14-BIT BINARY COUNTERS

functional block diagram



typical clear and count sequence



TYPES TF4021A, TP4021A 8-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4021A
- Asynchronous Parallel or Synchronous Serial Input, Serial Output
- Parallel Outputs from Sixth, Seventh, and Eighth Bits
- Maximum Clock Frequency . . . 5 MHz Typical at 10 V


description

These 8-bit registers have a single serial input and parallel-in access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of bits F, G, and H.

When the parallel-load/serial-shift input, P/S, is high, data is broadside loaded into the register from the parallel inputs independently of the clock. When the P/S input is low, data is synchronously entered at the serial input and each bit shifts one bit position in the direction Q_A toward Q_H . Serial operations occur on the low-to-high transition of the clock input.

The TF4014A and TP4014A are similar to these registers, except for having synchronous parallel inputs.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and on following page	Page 63, group 3, except as on following page

FUNCTION TABLE

	INP	UTS		INTERNAL	OUTPUTS		OUTPUTS			
CONTROL	CLOCK	PARALLEL	SERIAL	(2 OF 5)				_		
P/S	CLUCK	A-H	SERIAL	Q _A	αB	ΩF	∙ aG	αH		
н	×	a-h	×	а	b	f	g	h		
L	1	×	н	н.	Q_{An}	QEn	Q_{Fn}	Q_{Gn}		
L	1	×	L	L	Q_{An}	QEn	Q_{Fn}	q_{Gn}		
L	L	×	×	Q _{A0}	Q _{B0}	Q_{F0}	a_{G0}	Q _{H0}		

See explanation of function tables, pages 16 and 17.

functional block diagram



DETAIL OF EACH STAGE

TYPES TF4021A, TP4021A 8-BIT STATIC SHIFT REGISTERS

recommended operating conditions

		TF4	021A	TP40	021A	
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX]]
Pulse width, tw	Clock high or low	500	175	830	200	ns
raise wath, tw	P/S high	500	175	830	200	ns
Setup time, t _{su}		350	80	500	100	ns

electrical characteristics

				TF4021A					TP40	021A		
1	PARAMETER	TEST CO	NDITIONS [†]	VDD	= 5 V	V _{DD}	= 10 V	VDD	= 5 V	V _{DD} :	= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1 1
		VIH = VDD,	TA = MIN	-0.25		-0.25		-0.12		-0.12		
ІОН	High-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	-0.2		-0.2		-0.1		-0.1		mA
		VO = VOH min	TA = MAX	-0.14		-0.14		-0.08		-0.08		
		VIH = VDD,	TA = MIN	0.15		0.31		0.072		0.12		1 1
loL	Low-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	0.12		0.25		0.06		0.1		mA
L		V _O = V _{OL} max	TA = MAX	0.085		0.175		0.05		0.08		

 $^{{}^{\}dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4	021A			TP40	021A		
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	<u> </u>
f _{max} Maximum clock frequency		1		3		0.6		2.5		MHz
Propagation delay time, ^{tp} LH low-to-high-level output	C _L = 50 pF§,		975		300		1300		400	ns
Propagation delay time, tPHL high-to-low-level output	R _L = 200 kΩ, See Note 1		975		300		1300		400	ns
tTLH Transition time, low-to-high-level output]		550		225		700		300	ns
t _{THL} Transition time, high-to-low-level output	Ī.,		550		225		700		300	ns

 $[\]S$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4014A.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4022A, TP4022A OCTAL COUNTERS/DIVIDERS

SEPTEMBER 1975

Designed to be Interchangeable with RCA CD4022A


- Medium-Speed Operation . . . 5 MHz
 Typical Maximum Clock Frequency at
 VDD = 10 V
- Fully Static Operation
- Carry Output for Cascading

description

The '4022A is a four-stage divide-by-8 Johnson counter with built-in code converter. High-speed operation and spike-free outputs are obtained by use of the Johnson octal counter configuration.

The eight decoded outputs are normally low and go high only at their respective octal time period. A high clear signal asynchronously clears the octal counter and sets the carry output and Y0 high. With enable low, the count is advanced on a low-to-high transition at the clock input. Alternatively, if the clock input is high, the count is advanced on a high-to-low transition at enable. The carry output is high while Y0, Y1, Y2, or Y3 is high, then is low while Y4, Y5, Y6, or Y7 is high.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3, except as on following page

recommended operating conditions

		Т	4022A	TP4	022A	
		V _{DD} = 5 \	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MA	X MIN MAX	MIN MAX	MIN MAX]
Dudge underland	Clock high or low	500	170	830	250	ns
Pulse width, t _w	Clear	500	170	830	250	ns
C	Enable	350	150	700	300	ns
Setup time, t _{su}	Clear inactive state	500	200	750	275	ns

TYPES TF4022A, TP4022A **OCTAL COUNTERS/DIVIDERS**

electrical characteristics

		_					TF40	022A			TP40)22A		
	PARAMETER	₹	TEST C	TEST CONDITIONS†		V _{DD}	= 5 V	VDD	= 10 V	V _{DD}	= 5 V	V _{DD}	= 10 V	UNIT
						MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		Y			TA = MIN	-120		-120		-85		-85		
		outputs			T _A = 25°C	-100		-100		-70		-70		μΑ
	High-level	outputs	VIH = VDD,	$V_{IL} = 0$,	TA = MAX	-70		70		-55		-55		
Іон	output-current	Carry	VO = VOH min		TA = MIN	-450		-450		-300		-300		
		output			T _A = 25°C	-350		-350		-240		-240		μΑ
		output			TA = MAX	-250		-250		-200		-200		
		Y			TA = MIN	60		120		30		85		
		outputs			$T_A = 25^{\circ}C$	50		100		25		70		μА
101	Low-level	outputs	V _{IH} = V _{DD} ,	V _{IL} = 0,	$T_A = MAX$	35		70		20		55		
OL	output current	Carry	VO = VOL max		TA = MIN	185		450		95		300	Ţ.	
		output	1		$T_A = 25^{\circ}C$	150		350		80		250		μΑ
		output			T _A = MAX	105		250		65		200		

 $^{^{\}dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	FROM	то			TF40	022A			TP40)22A		
PARAMETER‡	(INPUT)	(OUTPUT)	TEST CONDITIONS	V _{DD}	= 5 V	VDD	= 10 V	V _{DD}	= 5 V	VDD	= 10 V	UNIT
	(HVFO1)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
fmax				1		3		0.6		2		MHz
tPLH .	Clock or	Any A			2000		600		2500		750	
tpHL	clear	output			2000		600		2500		750	ns
^t PLH	Clock or	Carry	e		1300		400		1600		500	
tPHL_	clear	output	C _L = 50 pF §,		1300		400		1600		500	ns
[†] TLH		Any Y	R _L = 200 kΩ,		1800		700		2400		900	
^t THL		Any	See Note 1		1800		700		2400		900	ns
^t TLH		Carry			600		300		700		400	
tTHL		output			600		300		700		400	ns

[‡]f_{max} ≡ Maximum clock frequency

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output tpH L <math>\equiv Propagation delay$ time, high-to-low-level output


 $t_{TLH} \equiv T_{ransition time, low-to-high-level output}$ t_{THL} ≡ Transition time, high-to-low-level output

[§]With a 15-pF load, these devices switch with times similar to those of the RCA CD4022A.


NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4022A, TP4022A OCTAL COUNTERS/DIVIDERS

functional block diagram



typical clear, count, and inhibit sequences




75

TYPES TF4023A, TP4023A TRIPLE 3-INPUT NAND GATES

SEPTEMBER 1975

Designed to be Interchangeable with RCA CD4023A

schematic (each gate)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 1, except as below

DUAL-IN-LINE PACKAGE (TOP VIEW) VDD 3C 3B 3A 3Y 1Y 1C 14 13 12 11 10 9 8 1 1 2 3 4 5 6 7 IA 1B 2A 2B 2C 2Y VSS positive logic: Y = ABC

J OR N

electrical characteristics

					TF4	023A	TP4	023A	
P.	ARAMETER	TES	T CONDITION	ıs†	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
					MIN MAX	MIN MAX	MIN MAX	MIN MAX	i
	High-level	V = V = =	V ₁₁ = 0,	TA = MIN	-0.65	-0.75	-0.35	-0.35]
Іон		V _{IH} = V _{DD} , V _O = V _{OH} min	V L - U,	T _A = 25°C	-0.5	-0.6	-0.3	-0.3	mA
	output current	^O - ^OH min		TA = MAX	-0.35	-0.4	-0.25	-0.25	li
	Low-level	V = V.= =	V _{II.} = 0,	TA = MIN	0.5	1.1	0.35	0.6	
loL		$V_{IH} = V_{DD}$, $V_{O} = V_{OL} max$	VIL - 0,	T _A = 25°C	0.4	0.9	0.3	0.5	mA
	output current	AO - AOF max		T _A = MAX	0.3	0.65	0.25	0.4	1

 $^{^{\}dagger}$ T $_{\mathsf{A}}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4	023A			TP40)23A		
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, tPLH low-to-high-level output	0 -50-58		150		80		200		110	ns
Propagation delay time, tPHL high-to-low-level output	$C_L = 50 \text{ pF } $, $R_L = 200 \text{ k}\Omega$,		150		80		200		110	ns
tTLH Transition time, low-to-high-level output	See Note 1		350		175		470		250	ns
tTHL Transition time, high-to-low-level output			450		200		600		275	ns

 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4023A. NOTE 1: See load circuit and voltage waveforms on Page 170.

PRINTED IN U.S.A.

TYPES TF4024A, TP4024A ASYNCHRONOUS 7-BIT BINARY COUNTERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4024A
- Maximum Clock Frequency . . . 7 MHz Typical at 10 V

description


The '4024A is an asynchronous 7-stage binary counter designed with an input pulse-shaping circuit. The outputs of all stages are available externally. A high clear signal asynchronously clears the counter and resets all outputs low. The count is advanced on the high-to-low transition of the clock pulse. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

specifications

'5


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	Group 3
1	following page	

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)




NC-No internal connection

functional block diagram



TYPES TF4024A, TP4024A **ASYNCHRONOUS 7-BIT BINARY COUNTERS**



recommended operating conditions

recommended operating	Conditions					
		TF4	024A	TP40	024A	
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
Pulse width, tw	Clock high or low	330	125	500	165	ns
ruise width, t _W	Clear	500	300	600	350	ns

switching characteristics at 25°C free-air temperature

					TF4	024A			TP40)24A		
PARAMETER‡	FROM	TO	TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax				1.5		4		1		3		MHz
tpLH or tpHL	Clock	QA	Cլ=50 pF§,		600		225		700		300	ns
tpLH or tpHL	Clock	Q_{G}	R _L = 200 kΩ,		2000		700		3000		900	ns
tPHL	Clear	Any	See Note 1		900		425		1000		525	ns
tTLH or tTHL		Any	Ī <u>.</u>		350		150		400		225	ns

[÷]t_{max} ≡ Maximum clock frequency

tpLH = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output

t_{TLH} = Transition time, low-to-high-level output

 $[\]tau_{THL} \equiv T$ ransition time, high-to-low-level output % With a 15-pF load, these devices switch with times similar to those of the RCA CD4024A.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4025A, TP4025A AND OTHER NOR GATES

SEPTEMBER 1975


- Designed to be Interchangeable with RCA CD4000A, CD4001A, CD4002A, and CD4025A
- All Products Available in J or N Dual-in-Line Packages

'4000 . . . Dual 3-Input NOR Gates Plus Inverters


'4001 . . . Quadruple 2-Input NOR Gates

'4002 . . . Dual 4-Input NOR Gates


'4025 . . . Triple 3-Input NOR Gates




TF4001A, TP4001P (TOP VIEW)



TF4002A, TP4002A (TOP VIEW)



TF4025A, TP4025A (TOP VIEW)





NOF



MAXIMUM RATINGS	OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		Group 1

typical schematics NOR GATE





INVERTER

switching characteristics at 25°C free-air temperature

DADAMETED	TEST	1	4000A,			l	24000A, 24002A,			
PARAMETER	CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tpLH Propagation delay time, low-to-high-level output	CL = 50 pF 8,		150		100		200		130	ns
tphe Propagation delay time, high-to-low-level output			150		100		200		130	ns
tTLH Transition time, low-to-high-level output	R _L = 200 kΩ, See Note 1		350		175		450		300	ns
tTHL Transition time, high-to-low-level output	Jee Note I		350		175		450		300	ns

§ With a 15-pF load, these devices switch with times similar to those of the RCA CD4000A, CD4001A, CD4002A, and CD4025A, respectively. NOTE 1: See load circuit and voltage waveforms on page 170.

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4027A
- Toggle Rate . . . 8 MHz Typical at V_{DD} = 10 V

description


These circuits are dual J-K-type transition-operated master-slave flip-flops with buffered outputs, independent direct overriding preset and clear inputs, and J, K, and clock inputs. While the clock is low, the data at the J and K inputs is entered into the master section, which is isolated from the slave section. On the rising transition of the clock, the J and K inputs are disabled and data previously set up in the master section is transferred to the slave section. Circuit logic for various input configurations is shown in the function table.

Presetting and clearing are independent of the clock and are accomplished by a high-level voltage at the respective input. The $\overline{\mathbf{Q}}$ output is complementary to the Q output except for the nonstable situation that exists when both preset and clear inputs are simultaneously high.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 2,
	and on	except as on
	following page	following page

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)




FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS							
PRESET	CLEAR	СК	J	K	Q	ā		
Н	L	Х	X	Х	Н	L		
L	н	Х	X	Х	L	Н		
Н	н	Х	X	Х	н*	H*		
Ĺ	L	1	L	L	α_0	$\bar{\alpha}_0$		
L	L	1	Н	L	н	L		
L	L	1	L	Н	L	Н		
L	L	1	Н	Н	TOG	GLE		
L	L.	L	×	Х	α ₀	<u>ā</u> 0		

See explanation of function tables on pages 16 and 17.

functional block diagram



This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (low) level.

recommended operating conditions

			TF40	27A		TP4027A				
		V _{DD} =	V _{DD} = 5 V		V _{DD} = 10 V		= 5 V	V _{DD} = 10 V		UNIT
		MIN N	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
Dulas widels a	Clock high or low	330		110		500		165		
Pulse width, tw	Preset or clear	200		80		300		120		ns
Setup time, t _{su}		150		50		200		75		ns

electrical characteristics

					TF4027A				TP4027A				
P	ARAMETER	TES	ST CONDITION	NS [†]	V _{DD}	= 5 V	V _{DD}	= 10 V	V _{DD}	= 5 V	VDD	= 10 V	UNIT
ļ						MIN MAX		MAX	MIN	MAX	MIN MAX]
	High lavel	-	V _{IL} = 0,	TA = MIN	-0.65		-0.8		-0.35		-0.4		
Іон	High-level V _{IH} = V _{DD} , output current V _O = V _{OH} min	VIL - 0,	T _A = 25°C	-0.5		-0.65		-0.3		-0.35		mA	
	output current	AO - AOH min		TA = MAX	-0.35		-0.45		-0.25		-0.3		ì
	Low-level	V = V	O	TA = MIN	0.5		1.25		0.35		0.75		
loL		V _{IH} = V _{DD} ,	$V_{1L} = 0$,	T _A = 25°C	0.4		1		0.3		0.6		mA
	output current	AO - AOF wax		TA = MAX	0.3		0.75		0.25		0.5		1

 $^{^\}dagger T_A$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	55011	то	TEST CONDITIONS		TF4	027A						
PARAMETER‡	FROM (INPUT)	(OUTPUT)		V _{DD}	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V	
	(INPO1)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				1.5		4.5		1		3		MHz
tpLH or tpHL	Clock	Q or Q	0 50 = 5		420		185		550		250	ns
tpLH or t PHL	Preset or Clear	Q or Q	$C_L = 50 \text{ pF}^{\S}$, $R_L = 200 \text{ k}\Omega$, See Note 1		320		185		450		250	ns
tTLH or tTHL		Any			235		130		300		175	ns

375

T_{THL} = Transition time, high-to-low-level output §With a 15-pF load, these devices switch with times similar to those of the RCA CD4027A.

NOTE 1: See load circuit and voltage waveforms on page 170.


SEPTEMBER 1975

 Designed to be Interchangeable with RCA CD4028A

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 3

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



description


These circuits are BCD-to-decimal or binary-to-octal decoders with ten buffered outputs. An 8-4-2-1 BCD code applied to the four inputs provides a decimal (one of ten) decoded output. With the S3 input held at a low level, a 3-bit binary input provides a decoded octal (one of eight) code output. The selected output is high, all others are low. These devices have applications including code conversion, address decoding, memory selection control, and demultiplexing or readout decoding.

FUNCTION TABLE

[ı	NΡ	UT	s					UT	PUT	S			
NO.	S3	S2	S1	S0	Y0	Y1	Y2	Υ3	Y 4	Y 5	Y 6	Y 7	Y8	Y9
0	L	L	L	L	Н	L	L	L	L	L	L	L	L	L
1	L	L.	L	Н	L	Н	L	L	L	L	L	L	L	L
2	L	L	Н	L	L	L.	Н	L	L	L	L	L	L	L
3	L	L	Н	Н	L	L	L	Н	L	L	L	L	Ļ	L
_ 4	L	Н	L	L	L	L.	L	L	Н	L	L	L	L	L
5	L	Н	L	Н	L	L	L	L	L	Н	L	L	L	L
6	L	Н	Н	L	L	L	L	L	L	L	Н	L	L	L
7	L	Н	Н	Н	L	L	L	L	L.	L	L	Н	L	L
8	н	L	L	L	L	L	L	L	L.	L	L	L	Н	L.
9	н	L	L	Н	L	L.	L	L	L	L	L	L	L	Н
	H	L	11	L	L	L	L	L	L	L.	L	L	L	Ĺ
	Н	L	Н	Н	L	L	L	L	L.	L	L	L	L	L
INVALID	н	Н	L	L	L	L	L	L	L	L	L	L	L	L
3	Н	Н	L	Н	L	L	L	L	L	L	L	L	L	L
=	н	Н	Н	L	L	L	L	L	L	L	L	L	L	L
	н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L

H high level, L low level

functional block diagram



switching characteristics at 25°C free-air temperature

				TF4	028A			TP40	28A		
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	<u> </u>
^t PLH	Propagation delay time, low-to-high-level output	0 - 50 - 58		630		250		900		400	ns
tPHL	Propagation delay time, high-to-low-level output	$C_L = 50 \text{ pF} $, $R_L = 200 \text{ k}\Omega$,		630		250		900		400	ns
tTLH	Transition time, low-to-high-level output	See Note 1		300		150		400		220	ns
tTHL	Transition time, high-to-low-level output	1		300		150		400		220	ns

 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4028A. NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4029A, TP4029A PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS

- Designed to be Interchangeable with RCA CD4029A
- Medium Speed Operation . . . 5 MHz
 Typical at V_{DD} = 10 V
- Binary or Decade Up/Down Counting
- BCD Outputs in Decade Mode

description


The '4029A counter consists of a four-stage binary or BCD-decade up/down counter with provision for look-ahead carry in both counting modes. The inputs consist of a single clock, carry input (clock enable), binary/decade, up/down, preset enable, and four individual parallel data inputs. Four separate buffered data outputs and a carry output are provided.

A high at the preset-enable input allows information at the parallel inputs to preset the counter to any count independently of the clock. A low at each parallel input, when the preset-enable input is high, resets the counter to its zero count. The counter is advanced one count at the low-to-high transition of the clock when the carry input and preset-enable input are low. Advancement is inhibited when the carry input or preset-enable input is high. The carry output is normally high and goes low when the counter reaches its maximum count in the up mode or its minimum count in the down mode, provided the carry input is low. The carry input terminal must be connected to VSS when not in use.

Binary counting is accomplished when the binary/decade input is high; the counter counts in the decade mode when the binary/decade input is low. The counter counts up when the up/down input is high, and down when the up/down input is low.

Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Figure 1. Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple clocking permits longer clock input rise and fall times.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



SUMMARY OF CONTROL INPUT FUNCTIONS (COMPLETE COUNTER)

CONTROL INPUT	LOGIC	FUNCTION
Binary/Decade	H	Binary count
(B/D)	L	Decade count
Up/Down	Н	Count up
(U/ <u>D</u>)	L	Count down
Preset enable	Н	Parallel load
(PE)	L	Enable counting
Carry input	Н	Inhibit counting
(CI)	l L	Enable counting

specification

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	group 3,
	following page	except as on
		following page

TYPES TF4029A, TP4029A PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS

recommended operating conditions

		TF4	1029A	TP40		
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
Pulse width, tw	Clock high or low	340	170	500	250	ns
ruise width, tw	Preset enable	330	160	660	320	''`
	Binary/Decade	650	230	1300	460	
Setup time, t _{su}	Up/Down	650	230	1300	460]
Setup time, isu	Carry input	650	230	1300	460	ns
	Preset enable inactive state	650	230	1300	460	1

electrical characteristics

							TF4	029A			TP40	029A			
	PARAMETER	₹	TEST CONDITIONS† VDD =		= 5 V	V _{DD} = 10 V		VDD	= 5 V	V _{DD} = 10 V		UNIT			
						MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
		Q			TA = MIN	-300		-300		-140		-140			
		outputs			T _A = 25°C	-200		-200		-100		-100		μА	
Іон	High-level	outputs	$V_{IH} = V_{DD}$,	V _{IL} = 0,	T _A = MAX	-140		-140		-80		-80		Ī	
•Он	output-current	Carry	VO = VOH min		T _A = MIN	-150		-150		-70		-70			
		output			T _A = 25°C	-100		-100		-50		50		μА	
		output			T _A = MAX	-70		-70		-40		-40			
		α			T _A = MIN	500		740		240		360			
		_			T _A ≈ 25°C	400		600		200		300		μΑ	
la.	Low-level output current Carry	outputs	$V_{IH} = V_{DD}$,	$V_{IL} = 0$,	T _A = MAX	280		420		160		240			
,OL		Carn	Vo = Voi max		TA = MIN	100		400		50		190	0		
		Carry			T _A = 25°C	80	_	320		40		160		μΑ	
		output	output			TA = MAX	60		220		30		130		

[†]T_A = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	EDOM.	70			TF40	029A			TP40	29A		
PARAMETER‡	FROM	(OUTPUT)	TEST CONDITIONS	V _{DD}	= 5 V	VDD	= 10 V	VDD	= 5 V	V_{DD}	= 10 V	UNIT
	(INPUT)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax				1.5		3		1		2		MHz
toorto	Clock	Any Q			900		350		1800		700	ns
tPLH or tPHL	CIOCK	output			500	1	330		1800		700	113
to a contract	Clock	Carry			1300		550		2600		1100	ns
tPLH or tPHL	Clock	output	$C_L = 50 \text{ pF} \S$, $R_L = 200 \text{ k}\Omega$, See load circuit		1300		330		2000		1100	11.3
ta or ta	Preset	Any Q			900		350		1800		700	ns
tPLH or tPHL	enable	output			500	i	330	1000			700	113
	Preset	Carry	and voltage		1300		550		2600		1100	ns
tPLH or tPHL	enable	output	waveforms on		1300		330		2000		1.00	
to u or tou	Carry	Carry	page 170.		800		350		1600		700	ns
tPLH or tPHL	input	output	page 170.	L	800		330					""
t=1 11 or t=111		Any Q			450		225		900	1	450	ns
tTLH or tTHL		output										113
ter in or term		Carry			850		450		1700		900	ns
tTLH or tTHL		output					50		.,,,,			

 $[\]begin{split} & \ddagger f_{max} \equiv \text{Maximum clock frequency} \\ & \texttt{tp}_{LH} \equiv \text{Propagation delay time, low-to-high-level output} \\ & \texttt{tp}_{HL} \equiv \text{Propagation delay time, high-to-low-level output} \\ & \texttt{t}_{TLH} \equiv \text{Transition time, low-to-high-level output} \\ & = \texttt{Transition time, low-to-high-level output} \end{split}$


t_{THL} = Transition time, high-to-low-level output

With a 15-pF load, these devices switch with times similar to those of the RCA CD4029A.

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 · DALLAS, TEXAS 75222


TYPES PRESETTABLE TF4029A, UP/DOWN TP4029A **BINARY/DECADE** COUNTERS

functional block diagram



EACH FLIP-FLOP

SYMBOL



TE = toggle-enable input P = parallel data input

T = toggle input

FUNCTION TABLE

(NOT INCLUDING GATING EXTERNAL

TO THE FLIP-FLOP)

INPUTS				OUTPUTS	
PE	TE	Ŧ	Р	Q	ā
L	Х	L	Н	Н	L
L	Х	L	L	L	Н
н	Н	Į.	Х	Qn	\overline{a}_n
Н	L	ţ	Х	$\bar{\alpha}_n$	Q_n
Х	X	Н	X	σ_0	<u>a</u> 0_

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↓ = transition from high to low level


 Q_n = the level of Q before the most-recent

↓ transition of T.


Q₀ = the level of Q before the indicated steady-state conditions were established

TYPES TF4029A, TP4029A PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS


typical count up, count down, inhibit, and preset sequences



typical count up, preset, count down, and inhibit sequences



TYPES TF4029A. TP4029A PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS



NOTE A: The up/down control can be changed at any count, The only restriction is that in the ripple-clocked application, the clock input (including \overline{CI}) of the first counting stage must be high when the up/down control is changed.

FIGURE 1-CASCADING COUNTER PACKAGES

The '4029 clock and up/down inputs are used directly in most applications. In applications where clock-up and clock-down inputs are provided, conversion to the '4029 clock and up/down inputs can easily be realized by use of the circuit shown below. The '4029 changes count on the low-to-high transitions of the clock-up or clock-down inputs. For the gate configuration shown below, when counting up the clock-down input must be maintained high and conversely, when counting down the clock-up input must be maintained high.




FIGURE 2-CONVERSION OF CLOCK-UP AND CLOCK-DOWN INPUT SIGNALS TO CLOCK AND UP/DOWN INPUT SIGNALS

TYPES TF4030A, TP4030A QUAD EXCLUSIVE-OR GATES

SEPTEMBER 1975


- Designed to be Interchangeable with RCA CD4030A and Motorola MC14507
- Even- and Odd-Parity Generators and Checkers
- Logical Comparators
- Adders and Subtractors
- True/Complement Gating

FUNCTION TABLE

INP	JTS	OUTPUT
Α	В	Υ
L	L	L
н	L	н
L	н	н
н	н	L


H = high level, L = low level

functional block diagram (each gate)



specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 2,
L	<u></u>	and on following page



logic: $Y = A \oplus B = \overline{A}B + A\overline{B}$

J OR N

schematic (each gate)



TYPES TF4030A, TP4030A QUAD EXCLUSIVE-OR GATES

electrical characteristics

V_{DD} = 5 V and 10 V

					TF4	030A			TP40	030A		
	PARAMETER	TEST CONDITIONS [†]		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		V _{IH} = V _{DD} ,	TA = MIN	-0.95		-0.95		-0.45		-0.45		
юн	IOH High-level output current	V1L = 0,	T _A = 25°C	-0.65		-0.65		-0.32		-0.32		mA
1		Vo ≈ VoH min	TA = MAX	-0.45		-0.45		-0.25		-0.25		
		$V_{IH} = V_{DD}$,	TA = MIN	0.75		1.5		0.35		0.7		
loL	Low-level output current	V _{IL} = 0,	T _A = 25°C	0.6		1.2		0.3		0.6		mA
		VO = VOL max	T _A = MAX	0.45		0.9		0.25		0.5		
IDD		V ₁ = V _{DD} or 0,	T _A = MIN or 25°C		0.5		1		5		10	
or -ISS	Quiescent supply current	No load	T _A = MAX		30		60		70		140	μΑ

V_{DD} = 15 V

	PARAMETER	TEST CONDITIONS†		TF4	030A	TP40	LIMIT	
PARAMETER		TEST CONDITIONS!		MIN	MAX	MIN	MAX	UNIT
1 _{DD}	0	V _I = V _{DD} or 0,	TA = MIN or 25°C		3		30	
or -ISS	Quiescent supply current	No load	TA = MAX		180		420	μА

 $^{^{\}dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	TEST CONDITIONS	TF4030A				TP4030A				
PARAMETER		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, tPLH low-to-high-level output	C _L = 50 pF §, R _L = 200 kΩ,		350		175		475		250	ns
Propagation delay time, [†] PHL high-to-low-level output			350		175		475		250	ns
t _{TLH} Transition time, low-to-high-level output	See Note 1		300		150		450		225	ns
tTHL Transition time, high-to-low-level output	1		300		150		450		225	ns

 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4030A and Motorola MC14507. NOTE 1: See load circuit and voltage waveforms on page 170,

TYPES TF4040A, TP4040A **ASYNCHRONOUS 12-BIT BINARY COUNTERS**


SEPTEMBER 1975

Designed to be Interchangeable with RCA CD4040A

Maximum Clock Frequency . . . 7 MHz Typical at 10 V

description

The '4040 is an asynchronous 12-stage binary counter designed with an input pulse-shaping circuit. The outputs of all stages are available externally. A high clear signal asynchronously clears the counter and resets all outputs low. The count is advanced on the high-to-low transition of the clock pulse. Applications include time delay circuits, counter controls, and frequency-dividing circuits.



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3

recommended operating conditions

		TF	1040A	TP4		
		V _{DD} = 5 V	V _{DD} = 5 V V _{DD} = 10 V		V _{DD} = 10 V	דואט
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
Pulse width, t _W	Clock high or low	335	110	500	125	ns
	Clear	1000	500	1250	600	ns

switching characteristics at 25°C free-air temperature

	5004	TO (OUTPUT)	TEST CONDITIONS	TF4040A								
PARAMETER‡	FROM (INPUT)			V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		דואט
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
f _{max}				1.5		4		1		3		MHz
tPLH or tPHL	Clock	QA	C _L = 50 pF §,		775		300		850		350	ns
tPLH or tPHL	Clock	QL	R _L = 200 kΩ,		5000		1800		7500		2700	ns
^t PHL	Clear	Any	See Note 1		1200		475		1800		725	ns
tTLH or tTHL		Any]		350		150		400		225	ns

[‡]f_{max} = Maximum clock frequency

t_{PLH} ≡ Propagation delay time, low-to-high-level output

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$


t_{TLH} = Transition time, low-to-high-level output

T_{THL} = Transition time, high-to-low-level output §With a 15-pF load, these devices switch with times similar to those of the RCA CD4040A.


NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4040A, TP4040A ASYNCHRONOUS 12-BIT BINARY COUNTERS

functional block diagram



typical clear and count sequence



TYPES TF4042A, TP4042A QUAD D-TYPE LATCHES

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4042A
- Control and Polarity Inputs
- Complementary Outputs

description

The '4042A is a quadruple D-type latch with common control and polarity inputs, C and P. Complementary buffered outputs are available from each latch.

When P is high, C determines the state of all the latches. If C is high, the latches pass data from their D inputs to their Q outputs and the data complement to their \overline{Q} outputs. If C is low, the data is latched.


When P is low, C still determines the state of all the latches, but now data is passed when C is low and is latched when C is high.

FUNCTION TABLE


Р	С	FUNCTION
Н	Н	Pass data
Н	L	Latch data
L	Н	Latch data
L	L	Pass data

H = high level, L = low level

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)




functional block diagram



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and below	group 3,
		except as on
		following page



recommended operating conditions

	TF	1042A	TP40		
	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	i I
	MIN MAX	MIN MAX	MIN MAX	MIN MAX	
Width of control pulse (high or low), tw(control)	250	75	350	175	ns
Data setup time before latching, t _{su(data)}	100	50	125	60	ns

TYPES TF4042A, TP4042A **QUAD D-TYPE LATCHES**

electrical characteristics

V_{DD} = 5 V and 10 V

				TF4042A				TP4042A				Γ .
PARAMETER		TEST CONDITIONS†		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MAX	MIN	MAX	MIN	MAX	MIN	MAX	1	
I _{DD}	Quiescent supply current	V _I = V _{DD} or 0,	$T_A = MIN, or 25^{\circ}C$		1		2		10		20	μА
-I _{SS}		No load	TA = MAX		60		120		140		280] "

V_{DD} = 15 V

PARAMETER	TEST CONDITIONS†		TF4	042A	TP40		
PARAMETER			MIN	MAX	MIN	MAX	UNIT
1 _{DD}	$V_I = V_{DD}$ or 0,	T _A = MIN or 25°C		6		60	
or Quiescent supply current -ISS	No load	TA = MAX		360		840	μΑ

 $^{^{\}dagger}$ T $_{\mathsf{A}}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

		TF4042A			TP4042A					
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1 1
Propagation delay time, tPLH low-to-high-level output	0 50 58		475		200		600		300	ns
Propagation delay time, ^t PHL high-to-low-level output	C _L = 50 pF [§] , R _L = 200 kΩ, See Note 1		475		200		600		300	ns
tTLH Transition time, low-to-high-level output	See Note I		350		150		400		220	ns
tTHL Transition time, high-to-low-level output	7		350		150		400		220	ns

\$With a 15-pF load, these devices switch with times similar to those of the RCA CD4042A. NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4043A, TF4044A, TP4043A, TP4044A QUAD S-R AND S-R LATCHES WITH 3-STATE OUTPUTS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4043A and CD4044A
- 3-State Outputs with Common Enable

description

The '4043A and '4044A are quadruple S-R and \overline{S} - \overline{R} latches, respectively, with three-state outputs. Each latch has separate active-high ('4043A) or active-low ('4044A) set and reset inputs. The three-state outputs are controlled by a common output control. When high, this control permits each output to assume the state of the cross-coupled NOR-gate or NAND-gate latch. When the output control is low, all the outputs are in a high-impedance state.

FUNCTION TABLES (EACH LATCH) TF4043A, TP4043B


OUTPUT	INP	JTS	ОИТРИТ
CONTROL	S R		Q
L	X	X	Hi-Z
н	L	L	No change
н	Н	L	н
н	L	H	Ļ
н	н	н	អ*

TF4044A, TP4044A

ОПТРИТ	INP	UTS	ООТРИТ
CONTROL	s	Ŕ	Q
L	Х	Х	Hi-Z
н	Н	н	No change
н	L	н	н
н	н	L	L
н	L	L	L*


^{*}This output level is psuedo stable; that is, it may not persist when the S and R inputs return to their inactive (low) level or the S and R inputs return to their inactive (high) level. See explanation of function tables, pages 16 and 17.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4043A, TP4043A



NC-No internal connection


TF4044A, TP4044A




NC-No internal connection

functional block diagrams

'5





TYPES TF4043A, TF4044A, TP4043A, TP4044A QUAD S-R AND S-R LATCHES WITH 3-STATE OUTPUTS

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3, except as below

recommended operating conditions

	TF4043A	, TF4044A	TP4043A,	1	
	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
	MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
Pulse width, set or reset, t _W	200	100	225	110	ns

electrical characteristics

V_{DD} = 5 V and 10 V

					TF4043A, TF4044A				TP4043A, TP4044A			
	PARAMETER	TEST CONDITIONS†		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	l
	Off-state output current,	OC at V _{SS} ,	T _A = MIN or 25°C		0.05		0.1		0.5		1	
10ZH	high-level voltage applied	$V_O = V_{DD}$	T _A = MAX		3		6		7		14	μΑ
	Off-state output current.	OC at VSS,	T _A = MIN or 25°C		-0.05		-0.1		-0.5		-1	μА
lozL	low-level voltage applied	V _O = 0 V	T _A = MAX		-3		-6		-7		-14	μΑ.
IDD	or Quiescent supply current	VI = V _{DD} or 0,	T _A = MIN, or 25°C		1		2		10		20	
-ISS		No load	TA = MAX		60		120		140		280	μΑ

V_{DD} = 15 V

	PARAMETER	TEST CONDITIONS		TF4043A	, TF4044A	TP4043A	, TP4044A	UNIT
PARAMETER		TEST CONDITIONS		MIN	MAX	MIN MAX		JUNIT
1 _{DD}	Ouissess and a second	V _I = V _{DD} or 0,	TA = MIN or 25°C		6		60	
or -I _{SS}	Quiescent supply current (SS	No load	T _A = MAX		360		840	μΑ

 $^{^\}dagger \mathsf{T}_\mathsf{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4043A, TF4044A				TP4043A, TP4044A				
!	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		$V_{DD} = 10 \text{ V}$		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
tn	Propagation delay time,	C _L = 50 pF § , R _L = 200 kΩ , See Note 1		525		250		600		310	ns
tPLH	low-to-high-level output		525	250	250		000		310	""	
	Propagation delay time,			525		250		600	210	310	ns
tPHL	high-to-low-level output			525		250		600		310	115
tTLH	Transition time, low-to-high-level output			350		150		400		220	ns
tTHL.	Transition time, high-to-low-level output	1		350		150		400		220	ns


§ With a 15-pF load, these devices switch with times similar to those of the RCA CD4043A and CD4044A. NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4049A, TF4050A, TP4049A, TP4050A HEX INVERTING AND NONINVERTING BUFFERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4049A and RCA CD4050A
- High Current Sinking Capability . . . 8 mA Minimum at V_{OL} = 0.5 V, V_{DD} = 10 V, T_A = 25°C

schematic (each buffer)



description


The '4049A and '4050A hex CMOS inverting and noninverting buffers may be used as current sinks or source drivers, hex CMOS drivers, or high-to-low-logic-level (e.g., CMOS to DTL or TTL) converters. Logic-level conversion is accomplished using only one supply voltage (VDD). The high-level input signal (VIH) can exceed the VDD supply voltage when this device is used for logic-level conversions. Table 1 shows the range of voltage levels that can be utilized in these applications. Conversions to logic levels greater than six volts are permitted provided that VDD is less than or equal to VIH.

Since these devices require only one power supply, VDD, they should be used in place of the '4009A and '4010A in all current driver or logic-level conversion applications. They are interchangeable with '4009A and '4010A, respectively, and can be substituted in existing as well as new designs. Pin 16 of the '4049A and '4050A is not internally connected; therefore, any external connection to this pin does not affect circuit operation.

TABLE 1


	INPUT	OUTPUT	POWER SUPPLY
FUNCTION	HIGH-LEVEL	HIGH-LEVEL	VOLTAGE
PONCTION	VOLTAGE	VOLTAGE	RANGE
	RANGE	RANGE	(V _{DD})
Level Shifter	3 to 15 V	3 to 6 V	3 to 6 V
Buffer	3 to 15 V	3 to 15 V	3 to 15 V

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4049A, TP4049A



NC-No internal connection

TF4050A, TP4050A



NC-No internal connection

specifications

۲	cuilcation	13	
	MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
	Page 62	Page 62	Page 63, group 2, except as on following page

TYPES TF4049A, TF4050A, TP4049A, TP4050A HEX INVERTING AND NONINVERTING BUFFERS

electrical characteristics

'4049 only

		TF4	049A	TP40		
PARAMETER	TEST CONDITIONS [†]	V _{DD} = 5 V V _{DD} = 10 V		V _{DD} = 5 V V _{DD} = 10 V		UNIT
1		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
V _{IL} Low-level input voltage	T _A = MIN or 25°C	1	2	1	2	\ \ \
	TA = MAX	0.9	1.9	0.9	1.9	7 "

'4049A and '4050A at V_{DD} = 5 V and 10 V

					TF4050A				TP40	50A		
{	PARAMETER	TEST CONDITIONS [†]		V _{DD} = 5 V V _C		V _{DD}	V _{DD} = 10 V		$V_{DD} = 5 V$		= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		VIH = VDD,	TA = MIN	-1.85		-1.85		-1.5		-1.5		
Іон	IOH High-level output current	V _{IL} = 0,	T _A = 25°C	-1.25		-1.25		-1.25		-1.25		mA
ĺ		$V_0 = V_{OH} min$	T _A = MAX	-0.9		-0.9		-1		-1		1
		V _{IH} = V _{DD} ,	TA = MIN	3.75		10		3.6		9.6		
IOL	Low-level output current	V _{IL} = 0,	T _A = 25°C	3		8		3		8		mA
		VO = VOL	T _A = MAX	2.1		5.6		2.5		6.6]
IDD	Quiescent supply current	V _I = V _{DD} or 0,	T _A = MIN or 25°C		0.3		0.5		3		5	μА
or -ISS	• • •	No load	T _A = MAX		20		30		42		70] ##

'4049A and '4050A at $V_{\mbox{\scriptsize DD}}$ = 15 V

DADAMETER	TEST C	ONDITIONS†	TF4049A	, TF4050A	TP4049A		
PARAMETER	1 1231 C	אוטוווטאני.	MIN	MAX	MIN	MAX	UNIT
I _{DD}	V _I = V _{DD} or 0,	T _A = MIN or 25°C		1,5		15	
 Quiescent supply current 	No load	TA = MAX		90		210	μА

 $^{^{\}dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

'4049A switching characteristics at 25°C free-air temperature

			TF4049A			TP4049A					
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation delay time, low-to-high-level output	C _L = 50 pF [§] , R _L = 200 kΩ, See Note 1		120		95		160		125	ns
tPHL	Propagation delay time, high-to-low-level output			100		55		125		75	ns
	Transition time, low-to-high-level output			170		85		225		120	ns
tTHL	Transition time, high-to-low-level output			70		55		90		75	ns

'4050A switching characteristics at 25°C free-air temperature

			TF4050A				TP4050A				
}	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation delay time, low-to-high-level output	C _I = 50 pF §, -		180		125		250		160	ns
tPHL	Propagation delay time, high-to-low-level output	R _L = 200 kΩ, See Note 1		155		80		200		110	ns
tTLH	Transition time, low-to-high-level output	See Note 1		170		85		225		120	ns
tTHL	Transition time, high-to-low-level output			70		55		90		75	ns

§ With a 15-pF load, these devices switch with times similar to those of the RCA CD4049A and RCA CD4050A respectively.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4051A, TF4052A, TF4053A, TP4051A, TP4052A, TP4053A ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SEPTEMBER 1975


- Designed to be Interchangeable with RCA CD4051A, CD4052A, and CD4053A
- Difference in r_{On} Between Switches in One Package Typically 5 Ω at VDD-VEE = 15 V
- High Degree of Linearity . . . < 0.1%
 Distortion Typical at 1 kHz, VDD-VEE = 15 V
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 40 MHz Typically at VDD-VEE = 10 V
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Low Crosstalk Between Switches . . . 40 dB Typical at 1 MHz, R_L = 1 kΩ

description

These devices are analog multiplexers/demultiplexers incorporating built-in level shifting. Any combination of supply voltages is permissable provided that V_{SS} and V_{EE} are each within the range of -3 to -15 volts with respect to V_{DD} . The level shifting is between V_{SS} and V_{EE} . The control input range is V_{SS} to V_{DD} and the analog signal range is V_{EE} to V_{DD} . The common situation of positive digital signals controlling the multiplexing of both positive and negative analog signals can be accommodated. The table indicates some of the possible combinations of supply, input, and output voltages.


TYPICAL SUPPLY AND SIGNAL VOLTAGES

VDD	15 V	10 V	7.5 V	7.5 V		
VSS	0 V	0 V	0 V	−7.5 V		
VEE	0 V -5 V		−7.5 V	-7.5 V		
Control Inputs	0 to 15 V	0 to 10 V	0 to 7.5 V	-7.5 to 7.5 V		
Analog Signals	0 to 15 V	-5 to 10 V	-7.5 to 7.5 V	–7.5 to 7.5 V		




INTERNAL POWER SUPPLY CONNECTIONS


J OR N DUAL-IN-LINE PACKAGES



'4052A (TOP VIEW)



'4053A (TOP VIEW)



TYPES TF4051A, TF4052A, TF4053A, TP4051A, TP4052A, TP4053A ANALOG MULTIPLEXERS/DEMULTIPLEXERS

description (continued)

These digitally controlled bilateral analog switches have low on-state impedance and very low off-state current. When the inhibit input terminal is high, all channels are off.

The '4051A is a single eight-channel multiplexer having three binary control inputs (S0, S1, and S2) and an inhibit input. The three binary signals select one of eight channels to be turned on.

The '4052A is a dual four-channel multiplexer having two binary control inputs (S0 and S1) and an inhibit input. The two binary signals select one of four channels in each of the two sections and the selected channels are respectively paired between the independent sections.

The '4053A is a triple two-channel multiplexer having three separate control inputs (1S, 2S, and 3S) and a common inhibit input. Each input independently selects one of two channels in one of the three sections so that any of eight combinations may be selected.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 3,
and	,	except as below.
below		IOH and IOL do
		not apply.

'4051A FUNCTION TABLE

	INPU	TS		CHANNEL
INH	S2	S1	S0	TURNED ON
Н	X	×	×	None
L	L	L	L	. 0
L	L	L	Н	1
L	L	н	L	2
j L	L	Н	н	3
L	H	L	L	4
L	Н	· L	Н	5
L	14	н	L	6
L L_	н	н	. н	7

'4052A FUNCTION TABLE (EACH BILATERAL SWITCH)

11	NPUTS	CHANNEL	
INH	S1	SO	TURNED ON
Н	×	X	None
L	L	L	0
L	L	Н	1
L	Н	L	2
L	Н	н	3

'4053A FUNCTION TABLE (EACH BILATERAL SWITCH)

ſ	INPU	TS	CHANNEL
[INH	S	TURNED ON
ſ	н х		None
	L	L	0
	L	н	1

H = high level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted), VEE = VSS = 0 V

PARAMETER	TEST CONDITIONS			V _{DD} = 5 V		$V_{DD} = 10 V$	
FARAMETER	TEST CONDITIONS		MIN	MAX	MIN	MAX	UNIT
V _{OH} High-level output voltage	Control inputs at V_{IH} min or V_{IL} max, I/O at 0 V, $I_{O} = 10 \mu A$	Channel off,	4.5		9		V
V _{OL} Low-level output voltage	Control inputs at V_{IH} min or V_{IL} max, I/O at 0 V, $I_{O} = 10 \mu A$	Channel on,		0.5		1	V
Input-to-output off-state current	Control inputs at 0 V or V _{DD} , I/O at 5 V, O/I at 0 V to V _{DD} ,	Channel off, T _A = 25°C				±125	nA

TYPES TF4051A, TF4052A, TF4053A, TP4051A, TP4052A, TP4053A ANALOG MULTIPLEXERS/DEMULTIPLEXERS

on-state resistance at 25°C free-air temperature, $R_L = 10 \text{ k}\Omega$ to 0 V

	TEST CONDITION	S	TYP MA	X UNIT
V _{DD} = 7.5 V	V _{EE} = -7.5 V,	V _{SS} = 0 V	80	Ω
V _{DD} = 15 V,	V _{EE} = 0 V,	V _{SS} = 0 V	80	72
V _{DD} = 5 V,	V _{EE} = -5 V,	V _{SS} = 0 V	120	Ω
V _{DD} = 10 V,	V _{EE} = 0 V,	V _{SS} = 0 V	120	1 24
V _{DD} = 5 V,	V _{EE} = 0 V,	V _{SS} = 0 V	270	Ω


switching characteristics at 25°C free-air temperature, VEE = VSS = 0 V


PARAMETER¶	FROM	то	TEST CONDITIONS		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
FANAMEICH *	(INPUT)	(OUTPUT)	153	I CONDITIONS	TYP	MAX	TYP	MAX	UNIT
tPLH	O/I	1/0	$R_L = 10 k\Omega$,	C _L = 50 pF,	25		10		
^t PHL	O/I	1/0	See Figure 1,	$V_{EE} = V_{SS} = 0 V$	25		10		ns
tPLH .	S	1/0	C _L = 50 pF,	R _L = 10 kΩ to 0 V	400		200		
t _{PHL}	S	1/0	See Figure 2	$R_L = 10 \text{ k}\Omega \text{ to } V_{DD}$	400		200		ns
^t PLH	INH	1/0	$R_L = 10 k\Omega$,	C _L = 50 pF,	600		300		
[†] PHL	INH	1/0	See Figure 2		600		300		ns

 $[\]P_{t_{PLH}}$ \equiv Propagation delay time, low-to-high-level output.

tpHL = Propagation delay time, high-to-low-level output.

PARAMETER MEASUREMENT





NOTES: A. Input pulses are supplied by generators having the following characteristics: Z_{out} = 50 Ω , PRR = 10 kHz, $t_r \le 20$ ns, $t_f \le 20$ ns.

B. C_L includes probe and jig capacitance.

C. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \leqslant 20$ ns, $R_{in} \geqslant 1$ M Ω .

PRINTED IN U.S.A.

The cannot assume any responsibility for any circuits shown

TYPES TF4301A, TP4301A QUAD 2-INPUT NOR BUFFERS


SEPTEMBER 1975

- Buffer Circuit Designed to be Plug-In Replacement for RCA CD4001A
- Improved Static and Dynamic Drive Characteristics


specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		group 1,
		and below

schematic (each buffer)



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) 4B 4A 4Y 3Y 3B



electrical characteristics

			TF4:	301A	TP43			
PARAMETER		TEST CONDITIONS†		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
<u> </u>				MIN MAX	MIN MAX	MIN MAX	MIN MAX	1 1
		V _{IH} = V _{DD} ,	TA = MIN	2	4	1.6	3.2	
IOL	Low-level output current	V _{IL} = 0,	T _A = 25°C	1.6	3.2	1.3	2.6	mA
		VO = VOL max	TA = MAX	1.1	2,2	0.9	1.8	1

[†]T_A = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature


				TF4	301A			TP43	301A		
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
Ĺ			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
	Propagation delay time,			120		80		160		110	ns
tPLH	low-to-high-level output	C ₁ = 50 pF,		120		80		100	ļ	110	'''
	Propagation delay time,	$R_1 = 200 \text{ k}\Omega$		100		70		130		100	ns
tPHL	high-to-low-level output	See Note 1		100		,,,		150		100	113
tTLH	Transition time, low-to-high-level output	Sec NOTE I		300		150		400		200	ns
tTHL	Transition time, high-to-low-level output			220		110		300		150	ns

NOTE 1: See load circuit and voltage waveforms on page 170.


TYPES TF4302A, TF4303A, TP4302A, TP4303A AND-OR-INVERT GATES

SEPTEMBER 1975

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4302A, TP4302A



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4303A, TP4303A



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 1

switching characteristics at 25°C free-air temperature

		TI	4302A	TF430	3A	TF	4302A,	TP430	3A	
PARAMETER	TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	V _{DD} :	= 10 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, tPLH low-to-high-level output	0 50 - 5		500		200		675		275	ns
Propagation delay time, tPHL high-to-low-level output	C _L = 50 pF, R _L = 200 kΩ, See Note 1		500		200		675		275	ns
tTLH Transition time, low-to-high-level output	- See Note 1		350		150		400		225	ns
t _{THL} Transition time, high-to-low-level output			350		150		400		225	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4304A, TP4304A HEX SCHMITT TRIGGER

SEPTEMBER 1975

- No External Components Required for Schmitt Trigger Action
- No Limit on Input Rise and Fall Times
- Typical Hysteresis . . . 0.6 V at VDD = 5 V, 2 V at VDD = 10 V


description

These circuits are hex inverting Schmitt triggers for use where low power dissipation and/or high noise immunity is desired. Applications include the speedup of a slow waveform edge in interface receivers, level detectors, etc.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 2 except as below

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



electrical characteristics (see note 1)

					TF4	304A			TP43	804A		
	PARAMETER	TEST C	ONDITIONS	V _{DD}	= 5 V	v_{DD}	= 10 V	V _{DD}	= 5 V	v_{DD}	= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V _{T+}	Positive-going		T _A = 25°C	2.3	3.5	4.5	7	2.3	3.5	4.5	7	\ \
<u>'</u>	threshold voltage											
VT_	Negative-going		T _A = 25°C	1.5	2.7	3	5.5	1.5	2.7	3	5.5	l v i
- -	threshold voltage		· A 20 0									
lDD	0	V _I = 0 or V _{DD} ,	T _A = MIN or 25°C		0.5		1		5		10] . !
or -ISS	Quiescent supply current	No load	TA = MAX		30		60		70		140	μΑ

[†]TA = MIN or MAX refers to the respective values of free-air temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

				TF4	304A			TP43	804A		
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
toru	Propagation delay time, low-to-high-level output	0 50 - 5		630		250		900		400	ns
tour	Propagation delay time, high-to-low-level output	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega,$ See Note 2		630		250		900		400	ns
^t TLH	Transition time, low-to-high-level output	See Note 2		350		150		400		225	ns
^t THL	Transition time, high-to-low-level output			350		150		400	T	225	ns

NOTES: 1. When testing V_{OH} at T_A = 25°C, V_{T+} min and V_{T-} min replace V_{IL} max. When testing V_{OL} at T_A = 25°C, V_{T+} max and V_{T-} max replace V_{IH} min. Minimum and maximum levels of V_{T+} are set by applying an input voltage below V_{IL} max and then increasing it to the specified level. Minimum and maximum levels of V_{T-} are set by applying an input voltage above V_{IH} min and then decreasing it to the specified level.


2. See load circuit and voltage waveforms on page 170.

TYPES TF4311A, TP4311A **QUAD 2-INPUT NAND BUFFERS**

SEPTEMBER 1975

- Buffer Circuit Designed to be Plug-In Replacement for RCA CD4011A
- Improved Static and Dynamic **Drive Characteristics**

schematic (each buffer)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 1, except as below

J OR N **DUAL-IN-LINE PACKAGE (TOP VIEW)** v_{DD} 4B 3Y 3A 14 13 12 11 10 8 3 5 VSS positive logic: $Y = \overline{AB}$

electrical characteristics

PARAMETER			TF4311A					. 1						
		TEST CO	TEST CONDITIONS†		TEST CONDITIONS†		TEST CONDITIONS†		= 5 V	VDD	= 10 V	V _{DD}	= 5 V	V _{DD} = 10 V
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1		
		V _{IH} = V _{DD} ,	TA = MIN	-0.65		-0.75		-0.35		-0.35				
Іон	High-level output current	V _{IL} = 0,	T _A = 25°C	-0.5		-0.6		-0.3		-0.3		mΑ		
		VO = VOH min	T _A = MAX	-0.35		-0.4		-0.25		-0.25		1		
-		V _{IH} = V _{DD} ,	TA = MIN	1		2		8.0		1.6				
loL	Low-level output current	V _{IL} = 0,	T _A = 25°C	0.75		1.6		0.65		1.3		mΑ		
		VO = VOL max	TA = MAX	0.55		1.1		0.45		0.9				

 $^{^{\}dagger}$ T $_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.


switching characteristics at 25°C free-air temperature


				TF43	311A			TP43	311A		1
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		/ V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Propagation delay time,			100		70		130		100	ns
^t PLH	low-to-high-level output	C ₁ = 50 pF,		100							5
	Propagation delay time,	$R_1 = 200 \text{ k}\Omega$		120		80		160		110	ns
tPHL	high-to-low-level output	See Note 1		120		- 00					
[†] TLH	Transition time, low-to-high-level output	See Note 1		220		110		300		150	ns
†THL	Transition time, high-to-low-level output			300		150		400		200	ns


NOTE 1: See load circuit and voltage waveforms on page 170.

SEPTEMBER 1975

J OR N **DUAL-IN-LINE PACKAGE (TOP VIEW)**







specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 1

switching characteristics at 25°C free-air temperature

				TF4	315A			TP43	315A		
	PARAMETER	TEST CONDITIONS	V _{DD} =5V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation delay time, low-to-high-level output			135		75		180		100	ns
^t PHL	Propagation delay time, high-to-low-level output	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega,$		135		75		180		100	ns
	Transition time, low-to-high-level output	See Note 1		350		150		400		220	ns
†THL	Transition time, high-to-low-level output			350		150		400		220	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4316A, TP4316A QUAD BILATERAL SWITCHES

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4016A
- Difference in r_{on} between Switches in One Package Typically 10 Ω when V_I = V_{SS} or V_{DD}
- High Degree of Linearity . . . < 0.5% Distortion Typical at 1 kHz
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 50 MHz Typically
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Maximum Control Input Frequency . . . 10 MHz Typical at VDD = 10 V, CL = 15 pF, RL = 1 kΩ
- High On/Off Output Voltage Ratio . . . 65 dB Typical
- Extremely High Control-Input Impedance (Control Circuit Isolated from Switch Circuit) . . . 10¹² Ω Typical
- Low Crosstalk Between Switches . . . 50 dB Typical at 0.9 MHz, R_L = 1 kΩ
- Control Input Current . . . < 10 pA Typical description

The '4316A is a quadruple bilateral switch constructed with P-channel and N-channel enhancement-type devices in a monolithic structure, and finds primary use where low power dissipation and/or high noise immunity is desired.


Applications include digital switching and multiplexing; analog-to-digital and digital-to-analog conversion; digital control of frequency, impedance, phase and analog-signal gain; signal gating; and use as a squelch control, chopper, modulator, demodulator, or commutating switch.

The P well is permanently connected to V_{SS}. This results in a higher average on-state resistance than the '4016A has but lower transient current into input A.


specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	See the following page. Page 63 does not apply.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



schematic (each switch)



TYPES TF4316A, TP4316A QUAD BILATERAL SWITCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) V_{DD} = 5 V and 10 V

				\ <u></u>	o = 5	TF4	316A_	TP4	316A	
PARAMETER	TE	ST CONDITION	NS [†]	V DI) - o		V _{DD}	= 10 V		דואט
				MIN	MAX	MIN	MAX	MIN	MAX	1 1
VIH High-level control input voltage				3		4		4		· V
VIL Low-level control input voltage					0.9		0.9		0.9	V
VOH High-level output voltage	A at 0 V,	C at VIL max,	ΙΟ = 10 μΑ	4.5		9		9		V
VOL Low-level output voltage	A at 0 V,	C at VIH min,	ΙΟ = 10 μΑ		0.5		1		1	V
Input-to-output off-state current	A at 0 V to V _{DD} , Y at 5 V	C at 0 V,	T _A = 25°C				±125		±125	nA
Total	A at 0 V to V _{DD} ,	C at 0 V,	TA = MIN or 25°C				1		1	
Quiescent	Y at 0 V to VDD		T _A = MAX				60		16	μA
Current¶	$A = Y = 0 V \text{ to } V_{DD}$),	T _A = MIN or 25°C				1		1	
Current "	C at V _{DD}		TA = MAX				60		16	μА

V_{DD} = 15 V

	PARAMETER	TEST CO	TF4016A		TP4016A		UNIT	
	FANANEIER	TEST CONDITIONS†				MIN	MAX	UNIT
l _l	Input current	V ₁ = 0 or V _{DD}			±1		±1	μΑ
IDD	Quiescant supply aureant	V _I = V _{DD} or 0,	T _A = MIN or 25°C		3		3	
or -ISS	Quiescent supply current	No load	T _A = MAX		180		48	μА

 $^{^{\}dagger}$ T_A = MIN or MAX refers to the respective values of free-air temperature specified under recommended operating conditions. ¶ This is the total of supply current, control input current, and input-to-output off-state current.

on-state resistance at specified free-air temperature, C at VDD, RL = 10 k Ω to 0 V

	TEST	r conditions†		TF4316A	TP4316A	UNIT
		CONDITIONS		MIN MAX	MIN MAX	CIVIT
			TA = MIN	600	610	
		A at 5 V or -5 V	T _A = 25°C	660	660	Ω
V5V	V _{SS} = -5 V		T _A = MAX	960	840	1
V _{DD} = 5 V,	v _{SS} 5 v		TA = MIN	1870	1900	
		A at 0.25 V or -0.25 V	T _A = 25°C	2000	2000	Ω
			TA = MAX	2600	2380	Ţ
			TA = MIN	360	370	
	ļ	A at 7.5 V or -7.5 V	T _A = 25°C	400	400	Ω
V _{DD} = 7.5 V,	V _{SS} = -7.5 V		T _A = MAX	600	520	Ī
V UU 7.5 V,	VSS = -7.5 V		TA = MIN	775	790	
		A at 0.25 V or -0.25 V	T _A = 25°C	850	850	1
			T _A = MAX	1230	1080	
			TA = MIN	600	610	
		A at 10 V or 0.25 V	T _A = 25°C	660	660	Ω
V _{DD} = 10 V,	V _{SS} = 0 V		T _A = MAX	960	840	L
100 101,	*55 0 *		TA = MIN	1870	1900	
		A at 5.6 V	$T_A = 25^{\circ}C$	2000	2000	Ω
			T _A = MAX	2600	2380	
			TA = MIN	360	370	
		A at 15 V or 0.25 V	$T_A = 25^{\circ}C$	400	400	Ω
V _{DD} = 15 V,	V _{SS} = 0 V	_	$T_A = MAX$	600	520	
100 101,	- 55 0 4		TA = MIN	775	790	
		A at 9.3 V	$T_A = 25^{\circ}C$	850	850	Ω
			T _A = MAX	1230	1080	1

 $^{^{\}dagger}$ TA = MIN or MAX refers to the respective values of free-air temperature specified under recommended operating conditions.

TYPES TF4316A, TP4316A QUAD BILATERAL SWITCHES

switching characteristics at 25°C free-air temperature

PARAMETER‡	FROM	то	TEST	CONDITIONS	V _{DD}	= 5 V	V _{DD}	= 10 V	UNIT
FARAMETER	(INPUT)	(OUTPUT)	1631	CONDITIONS	TYP	MAX	TYP	MAX	CIVIT
tPLH	Α	Y	R _L = 10 kΩ,	CL = 50 pF,	30		15		
tPHL	Α	Y	C at V _{DD} ,	See Figure 1	30		15		ns
tPLH	С	Y	C _L = 50 pF,	R _L = 10 kΩ to 0 V	80		30		
^t PHL	С	Ÿ	See Figure 2	$R_L = 10 k\Omega$ to V_{DD}	80		30		ns

[‡]tpLH = Propagation delay time, low-to-high-level output tpHL = Propagation delay time, high-to-low-level output

PARAMETER MEASUREMENT INFORMATION




FIGURE 1-PROPAGATION DELAY TIME, SWITCH INPUT A TO OUTPUT Y




FIGURE 2-PROPAGATION DELAY TIMES, CONTROL INPUT C TO OUTPUT Y

NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{OUT} = 50 \ \Omega$, PRR = 10 kHz, $t_r \le 20 \ ns$, $t_f \le 20 \ ns$.

- B. C_L includes probe and jig capacitance.
- C. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 10$ ns, $R_{in} \ge 1$ M Ω .

TYPES TF4320A, TP4320A 16-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

SEPTEMBER 1975

3-State Output


description

These circuits are single 16-channel data selectors having four digital select inputs, S0, S1, S2, and S3, and an output control. When the output control is low, the output will be in the high-impedance (off) state. Applications of this device include signal multiplexing, data routing, and number sequence generation.

FUNCTION TABLE

ı	NPU	TS		-	ОПТРИТ
OUTPUT CONTROL	S3	S2	S1	SO	Υ
L	х	Х	Х	х	Z
Н	L	L	L	L	D0
н	L	L	L	Н	D1
Н	L.	L	Н	L	D2
Н	L	L	Н	Н	D3
Н	L	Н	L	L	D4
н	L	Н	L	Н	D5
н	L	Н	Н	L,	D6
н	L	Н	Н	Н	D7
Н	Н	L	L	L	D8
н	н	L	L	Н	D9
н	н	L	Н	L	D10
н	н	L	Н	Н	D11
Н	Н	Н	L	L	D12
H	н	Н	L	Н	D13
н	н	Н	Н	L	D14
н	н	Н	Н	н	D15

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
ļ	,	group 3,
		and below

H = high level, L = low level, X = irrelevant, Z = high-impedance (off) D0 \dots D15 = the logic level of the indicated D input.

electrical characteristics

					TF43	320A			TP43	320A		}
1	PARAMETER	TEST COND	TEST CONDITIONS [†]		V _{DD} = 5 V V _{DD} = 10		= 10 V	V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	l
	High-level		TA = MIN	-0.5		-0.5		-0.25		-0.25		
IOH	output current	V _{IH} = V _{DD} , V _{IL} = 0,	T _A = 25°C	-0.4		-0.4		-0.2		-0.2		mΑ
	output content	40 - 40H IIIII	TA = MAX	-0.3		-0.3		-0.17		-0.17		<u> </u>
	Low-level		TA = MIN	0.3		0.6		0,2		0.35		
loL	output current	$V_0 = V_{OL} \max$	T _A = 25°C	0.25		0.5		0.15		0.3		mA
	output current	AO - AOF max	TA = MAX	0.2	-	0.4		0.12		0.25		
lozh	Off-state output current, high-level	OC at V _{SS} ,	TA = MIN or 25°C		0.05		0.1		0.5		1	μА
10ZH	voltage applied	V _O = V _{DD}	T _A = MAX		3		6		7		14	
lozi	Off-state output current, low-level	OC at V _{SS} ,	T _A = MIN or 25°C		-0.05		-0.1		-0.5		-1	μА
IOZL	voltage applied	V _O = 0 V	TA = MAX		-3		-6		-7		-14] ~ _

 $^{^\}dagger \mathsf{T}_\mathsf{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.


TYPES TF4320A, TP4320A 16-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

switching characteristics at 25°C free-air temperature

				TF4	320A			TP43	320A		
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		דואט
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
torre	Propagation delay time, low-to-high-level output	0 50 - 5		750		325		1000		375	ns
tour	Propagation delay time, high-to-low-level output	C _L = 50 pF, R _L = 200 kΩ, See Note 1		750		325		1000		375	ns
^t TLH	Transition time, low-to-high-level output	See Note 1		500		250		600		300	ns
^t THL	Transition time, high-to-low-level output]		500		250		600		300	ns
tPZH	Output enable time to high level	C. = 50 = 5		430		150		500		200	ns
tPZL	Output enable time to low level	CL = 50 pF, R _I = 10 kΩ,		250		130		300		170	1115
tPHZ	Output disable time from high level	See Note 1		260		170		320		240	
tPLZ	Output disable time from low level	Jec Note 1		160		140		220		200	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

functional block diagram



TYPES TF4321A, TP4321A DUAL 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

SEPTEMBER 1975

• 3-State Output description


These circuits are dual 8-channel data selectors having three digital select inputs, S0, S1, and S2, and an output control. When the output control is low, both outputs will be in the high-impedance (off) state. Applications of this device include signal multiplexing, data routing, and number sequence generation.

FUNCTION TABLE (EACH SELECTOR)

INPL	JTS		-	
OUTPUT	SE	LEC	T:	OUTPUT Y
CONTROL	S2	S1	S0	
L	Х	Х	Х	Z
н	L	L	L	D0
н	L	L	Н	D1
н	L	Н	L	D2
н	L	Н	Н	D3
н	н	L	L	D4
н	н	L	Н	D5
н	н	Н	L	D6
н	н	Н	Н	D7

H = high level, L = low level, X = irrelevant, Z = high-impedance (off). $D0 \dots D7 = the logic level of the indicated D input.$

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

	MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
	Page 62	Page 62	Page 63, group 3,
١			and below

electrical characteristics

					TF4	321A			TP43	321A		1 1
	PARAMETER	TEST CONDITIONS†		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	High-level	V = V- = V = 0	TA = MIN	-0.5		-0.5		-0.25		-0.25		
Гон	•	1 '	T _A = 25°C	-0.4		-0.4		-0.2		-0.2		mA.
	output current		T _A = MAX	-0.3		-0.3		-0.17		-0.17		
	Low-level	VIH - VDD, VIL - U,	TA = MIN	0.3		0.6		0.2		0.35		
IOL			T _A = 25°C	0.25	-	0.5		0.15		0.3		mA
	output current		TA = MAX	0,2		0.4		0.12		0.25		Ī
lozh	Off-state output current, high-level	OC at V _{SS} ,	T _A = MIN or 25°C		0.05		0.1		0.5		1	μA
102H	voltage applied	V _O = V _{DD}	T _A = MAX		3		6		7		14	
	Off-state output	OC at V _{SS} ,	T _A = MIN or 25°C		-0.05		-0.1		-0.5		-1	μА
OZL	IOZL current, low-level voltage applied	V _O = 0 V	TA = MAX		-3		-6		-7		-14	"

 $^{{}^{\}dagger}\mathsf{T}_{\mathsf{A}}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.


TYPES TF4321A, TP4321A DUAL 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

switching characteristics at 25°C free-air temperature

				TF4	321A			TP43	21A		
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Propagation delay time,			750		325		1000		375	
^t PLH	low-to-high-level output	0 50 - 5		750		325		1000		3/5	ns
	Propagation delay time,	C _L = 50 pF, R _I = 200 kΩ,		750 325	225	1000		375	ns		
tPHL	high-to-low-level output	See Note 1				525		1000	3/3	3/3	115
tTLH	Transition time, low-to-high-level output			500		250		600		300	ns
tTHL	Transition time, high-to-low-level output			500		250		600		300	ns
tPZH	Output enable time to high level	C _L = 50 pF,		430		150		500		200	
tPZL	Output enable time to low level	$R_1 = 10 \text{ k}\Omega$		250		130		300		170	ns
tPHZ	Output disable time from high level	See Note 1		260		170		320		240	ns
tPLZ	Output disable time from low level	Jee Mole I		160		140		220		200	

NOTE 1: See load circuit and voltage waveforms on page 170.

functional block diagram



175

TYPES TF4360A THRU TF4363A, TP4360A THRU TP4363A SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

SEPTEMBER 1975

'4360A DECADE COUNTER WITH ASYNCHRONOUS CLEAR '4361A BINARY COUNTER WITH ASYNCHRONOUS CLEAR '4362A DECADE COUNTER WITH SYNCHRONOUS CLEAR '4363A BINARY COUNTER WITH SYNCHRONOUS CLEAR

- Designed to be Interchangeable with National Semiconductor MM54C160, MM74C160, MM54C161, MM74C161, MM54C162, MM74C162, MM54C163, and MM74C163
- Counting Rate . . . 8 MHz Typical at $V_{DD} = 10 \text{ V}$

description

These synchronous presettable up counters feature an internal carry look-ahead for cascading packages without additional gating in high-speed counting systems.

A low level at the load input disables the counter and causes the outputs to agree with the setup data after the next low-to-high transition of the clock. The clear function of the '4360A and '4361A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs. The clear function of the '4362A and '4363A is synchronous and a low level at the clear input sets all four outputs low after the next low-to-high transition of the clock regardless of the levels of the load or enable inputs. Both count-enable inputs (P and T) must be high to count, and T is fed forward to enable the ripple-carry output. The ripple-carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_Δ output. This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at the enable P or T inputs are allowed regardless of the level of the clock input.

DUAL-IN-LINE PACKAGE (TOP VIEW) OUTPUTS RIPPLE-CARRY QΔ QR QC. Qρ LOAD 14 12 11 15 13 9

J OR N

۷DD 16 '4360A, '4362A: DECADE D' '4361A, '4363A: BINARY CLOCK -D D CLEAR-CLEAR LSB LOAD --LOAD MSB ENABLE P O ENABLE T O RIPPI F. αc αĎ QΒ άA CARRY 2 5 D CLEAR CLOCK Α В DATA INPUTS logic: see description


SYNCHRONOUS **TYPES TF4360A THRU TF4363A**, **4-BIT** DECADE AND **TP4360A THRU TP4363A** BINARY COUNTERS


'4360A DECADE COUNTER WITH ASYNCHRONOUS CLEAR

'4362A decade counters are similar; however, the clear is synchronous as shown for the '4363A binary counters at right.

'4363A BINARY COUNTER WITH SYNCHRONOUS CLEAR

'4361A binary counters are similar; however, the clear is direct (asynchronous) as shown for the '4360A decade counters at left.





TEXAS INSTRUMENTS

135


TYPES TF4360A THRU TF4363A, TP4360A THRU TP4363A SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

'4360A AND '4362A DECADE COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear output to zero ('4360A is asynchronous, '4362A is synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit




TYPES TF4360A THRU TF4363A, TP4360A THRU TP4363A SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

'4361A AND '4363A BINARY COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero ('4361A is asynchronous, '4363A is synchronous)
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen fifteen, zero, one, and two
- 4. Inhibit



TF4360A THRU TF4363A, TP4360A THRU TP4363A SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3

recommended operating conditions

		1	, TF4361A , TF4363A	1	, TP4361A , TP4363A	
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
Width of clock pulse, tw(clock)	Clock high or low	200	90	300	150	ns
	Data or load	200	80	300	110	
Setup time, t _{su}	Enable P or T	375	150	500	200	ns
	Clear [♦]	250	100	350	135	1

 $^{^{\}Diamond}$ This applies only for '4362A and '4363A, which have synchronous clear inputs.

switching characteristics at 25°C free-air temperature

PARAMETER‡	FROM	то	TEST CONDITIONS	ì	4360A 4362A			1	4360A,			UNIT	
FARAMETER	(INPUT)	(OUTPUT)		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{max}				1		3		0.6		2.5		MHz	
tPLH	Clock Any Q			550		200		750	-	275			
tpHL tpHL		Ally C	C _L = 50 pF, R _I = 200 kΩ,		550		200		750		275	ns	
tPLH	Clock	Ripple-carry			650		250		850		350	ns	
tPHL.	Clock	output		_	650		250	-	850		350		
tPLH	Enable T	Ripple-carry			350		175		490		240		
tPHL	Lilable I	output	See Note 1		350		175		490		240		
tPHL□	Clear	Any Q			400		250		550		350	ns	
^t TLH		Anu			300		150		400		220		
^t THL		Any			300		150		400		220	ns	

 $^{^{\}ddagger}$ f_{max} \equiv Maximum clock frequency

tp_H = Propagation delay time, low-to-high-level output
tpHL = Propagation delay time, high-to-low-level output

 $t_{TLH} \equiv Transition time, low-to-high-level output$ t_{THL} = Transition time, high-to-low-level output

 $^{^{\}square}$ This applies only for '4360A and '4361A, which have asynchronous clear inputs.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4370A, TP4370A QUAD D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SEPTEMBER 1975

Maximum Clock Frequency . . . 10 MHz Typical at 10 V

description

These circuits are quad D-type transition-operated master-slave flip-flops with buffered outputs, common direct overriding clear input, and D and clock inputs. While the clock is low, the data at the D input is entered into the master section, which is isolated from the slave section. On the rising transition of the clock, the D input is disabled and data previously set up in the master section is transferred to the slave section and appears in true form at the $\overline{\Omega}$ output.

Clearing is independent of the clock and is accomplished by a high-level voltage at the clear input.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 63	Page 63,
	and on	group 3
	following page	

functional block diagram (each flip-flop)


DUAL-IN-LINE PACKAGE (TOP VIEW) 4 Q 3 D V_{DD} 4 Q 16 14 13 12 11 15 10 ONE OF FOUR SHOWN COMMON CLOCK-COMMON CLEAR 1 2 CLR 10 1 D 2 Q logic: see function table

JOR N

FUNCTION TABLE

1	NPUT	OUTPUTS			
Clear	СК	D	Q	Q	
Н	Х	Х	L	Н	
L	1	L	L	н	
L	1	н	н	L	
L	L	×	α_0	$\bar{\alpha}_0$	

See explanation of function tables on pages 16 and 17.



TYPES TF4370A, TP4370A QUAD D-TYPE EDGE-TRIGGERED FLIP-FLOPS

recommended operating conditions

		TF	4370A	TP43		
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
	Clock high or low	200	80	500	100	ns
Pulse width, t _W	Clear	250	100	500	125	ns
Setup time, t _{SU}		60	20	120	30	ns

switching characteristics at 25°C free-air temperature

				TF4370A				TP43		\prod		
PARAMETER‡	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	VDD	= 5 V V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT	
1		(001701)	}	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			0 - 50 - 5	2.5		7		1		5		MHz
tpLH or tpHL	Clock	Any Q or Q	C _L = 50 pF,		475		185		500		235	ns
tpLH or tpHL	Clear	Any Q or Q	R _L = 200 kΩ, See Note 1		475		185		550		235	ns
tTLH or tTHL		Any	Jee Wate 1		350		150		400		220	ns

 $[\]ddagger_{\text{max}} \equiv \text{Maximum clock frequency}$

tPLH = Propagation delay time, low-to-high-level output tpHL = Propagation delay time, high-to-low-level output

t_{TLH} = Transition time, low-to-high-level output
t_{THL} = Transition time, high-to-low-level output
NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4376A, TF4377A, TP4376A, TP4377A QUAD S-R AND S-R LATCHES

SFPTEMBER 1975

 Same as TF4043A, TF4044A, TP4043A, and TP4044A, Respectively, except with Normal 2-State Totem-Pole Outputs

description

The '4376 and '4377A are quadruple S-R and \overline{S} -R latches, respectively, with normal two-state totempole outputs. Each latch has separate active-high ('4376A) or active-low ('4377A) set and reset inputs.

FUNCTION TABLES (EACH LATCH) TF4376A, TP4376A

INP	UTS	OUTPUT
S	R	Q
L	L	No change
] н	L	Н
L	н	L
Н	Н	H*

TF4377A, TP4377A


INP	JTS	ОПТРИТ
s	R	Q
Н	Н	No change
L	Н	Н
Н	L	L
L	L	L*

^{*}This output level is psuedo stable; that is, it may not persist when the S and R inputs return to their inactive (low) level or the \overline{S} and \overline{R} inputs return to their inactive (high) level. See explanation of function tables, pages 16 and 17.

specifications


MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3, except as on following page

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4376A, TP4376A



NC-No internal connection


TF4377A, TP4377A




NC-No internal connection

functional block diagrams (each latch)

TF4376A, TP4376A



TF4377A, TP4377A



TYPES TF4376A, TF4377A, TP4376A, TP4377A QUAD S-R AND \overline{S} - \overline{R} LATCHES

recommended operating conditions

	TF	4376A,	TF4377A		TP4376A, TP4377A			7A	
	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Pulse width, set or reset, t _W	200		100		225		110		ns

electrical characteristics

V_{DD} = 5 V and 10 V

PARAMETER		TEST CONDITIONS [†]		TF4376A, TF4377A				TP4376A, TP4377A				
				V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	l
ססי	0.:	V ₁ = V _{DD} or 0,	T _A = MIN or 25°C		1		2		10		20	
or -ISS	or Quiescent supply current -ISS	No load	TA = MAX	1	60		120		140		280	μΑ

V_{DD} = 15 V

PARAMETER		TEST CONDITIONS [†]		TF4376A	TF4377A	TP4376A	UNIT	
				MIN	MAX	MIN	MAX	UNIT
IDD		V _I = V _{DD} or 0,	T _A = MIN or 25°C		6		60	
or -I _{SS}	Quiescent supply current	scent supply current No load T _A = MAX		360		840	μΑ	

 $^{^1}$ T $_A$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	TEST CONDITIONS	TF4376A, TF4377A				TP4376A, TP4377A				
PARAMETER		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, tPLH low-to-high-level output	C _L = 50 pF, R _L = 200 kΩ, See Note 1		500		235		575		300	ns
Propagation delay time, tPHL high-to-low-level output			500		235		575		300	ns
tTLH Transition time, low-to-high-level output			325		135		375		200	ns
t _{THL} Transition time, high-to-low-level output			325		135		375		200	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

FUTURE CMOS PRODUCT TO BE ANNOUNCED

TYPES TF4380A, TP4380A 256-BIT RANDOM-ACCESS MEMORIES WITH 3-STATE OUTPUTS

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

SEPTEMBER 1975

- Static Memory
- Fully Decoded, Organized as 256 Words of 1 Bit Each
- Multiple Chip Enables
- 3-State Output
- High-Speed Operation

description

This 256-bit active-element memory is a monolithic CMOS array organized as 256 words of one bit each. It is fully decoded and has three gated chip-enable inputs to simplify decoding required to achieve the desired system organization. At least one chip enable input must be high whenever the address is changed to avoid erroneous alteration of stored data. The '4380A features a three-state output to facilitate word expansion.

ADDRESS ADDRESS INPUTS DATA READ/ A4 A6 INPUT WRITE Α5 A3 ۷DD 16 15 14 12 11 10 13 9 A2 A3 ADDRESS A4 A5 Α6 DATA OUT A7 R/W READ/WRITE CE 1 ENABLE 1 2 5 6 7 ΑO Δ1 CF1 CE2 CE3 OUT-Δ2 ADDRESS PUT ADDRESS CHIP ENABLE INPUTS INPUT positive logic: Data out is complement of data that was applied at data input. See description and function table.

write cycle

Information to be stored in the memory is written into the selected address location when all chip-enable inputs and the read/write input are low. While the read/write input is low, the output is in the high-impedance state. When a number of outputs are bus-connected, this high-impedance output state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired.

read cycle

The complement of information applied at the data input during the wirte cycle is available at the output when the read/write input is high and the three chip-enable inputs are low. When any one of the chip-enable inputs is high, the output will be in the high-impedance state.


FUNCTION TABLE


	INPL	JTS				
FUNCTION	CHIP READ/		OUTPUT			
	ENABLE	WRITE				
Write	LĻĻ	L	High Impedance			
Read	LLL	Н	Complement of Data Entered			
Inhibit	HXX	х	High Impedance			


H = high level, L = low level, X = irrelevant, LLL = all CE inputs low, HXX = one or more CE inputs high.

TYPES TF4380A, TP4380A 256-BIT RANDOM-ACCESS MEMORIES WITH 3-STATE OUTPUTS

functional block diagram








DETAIL 2

1 CELL SHOWN OF 256



DETAIL 3

TYPES TF4380A, TP4380A 256-BIT RANDOM-ACCESS MEMORIES WITH 3-STATE OUTPUTS

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and below	group 3 except as below

recommended operating conditions (see figures 1, 2, and 3)

		TF4:	TF4380A			
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	
Write p	ulse width, t _{W(Wr)}	*	*	*	*	ns
Setup	Address before CE low, t _{su(ad)}	*	*	*	*	
time	Data before end of write, t _{su(da)}	*	*	*	*	ns
ume	Read before CE low, t _{su(rd)}	*	*	*	*	
Hold	Address after CE high, th(ad)	*	*	*	*	
time	Data after end of write, th(da)	*	*	*	*	ns
time	Read after CE high, th(rd)	*	*	*	*]

electrical characteristics

				TF4380A				TP4380A				
	PARAMETER	TEST CONDITIONS†		VDD	= 5 V	V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	·			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		V _{IH} = V _{DD} ,	TA = MIN	*		*		*		*		
ІОН	IOH High-level output current	V _{IL} = 0,	T _A = 25°C	*		*		*		*		mA
1		VO = VOH min	T _A = MAX	*		*		*		*		
		V _{IH} = V _{DD} ,	TA = MIN	*		*		*		*		
IOL	Low-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	*		*		*		*	·	mA
		Vo = VoL	T _A ≐ MAX	*		*		*		*		

 $^{{}^{\}dagger}\mathsf{T}_{\mathsf{A}}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4380A				TP4380A				
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(CE)	Access times from chip enable	$C_L = 50 pF$, $R_L = 200 k\Omega$,		*		*		*		*	ns
tPXZ	Output disable time	See Figures 1 and 3 and Note 1		*		*		*		*	ns

^{*}These specifications for this product have not been determined. It is planned to specify values where asterisks appear above. NOTE 1: See load circuit on page 170.

PARAMETER MEASUREMENT INFORMATION




FIGURE 1-READ CYCLE VOLTAGE WAVEFORMS




FIGURE 2-WIRTE CYCLE VOLTAGE WAVEFORMS




FIGURE 3-READ-WRITE (READ, MODIFY WRITE) CYCLE VOLTAGE WAVEFORMS


NOTE: The effective width of the write pulse is the interval in which R/W and CE are simultaneously low. The data setup and hold times are with respect to the low-to-high transition of either R/\overline{W} or \overline{CE} , whichever occurs first.

TYPES TF4507A, TP4507A QUAD EXCLUSIVE-OR GATES

SEPTEMBER 1975

 Designed to be Interchangeable with Motorola MC14507 and RCA CD4030A

functional block diagram (each gate)



J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)

FUNCTION TABLE


INP	UTS	OUTPUT					
Α	В	Y					
L	L	L					
н	L	н					
L	Н	Н					
Н	н	l L					

H = high level, L = low level

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 2, and on following page

schematic (each gate)





TYPES TF4507A, TP4507A **QUAD EXCLUSIVE-OR GATES**

electrical characteristics

V_{DD} = 5 V and 10 V

	PARAMETER TEST CON				TF4	507A		TP4507A				UNIT
			NDITIONS [†]	V _{DD} = 5 V		V _{DD} :	= 10 V	V _{DD} = 5 V		V _{DD} = 10 V		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	L d
		V _{1H} = V _{DD} ,	TA = MIN	-0.95		-0.95		-0.45		-0.45		
Іон	High-level output current	V _{IL} - 0,	T _A = 25°C	-0.65		-0.65		-0.32		-0.32		mA
		Vo = VoH min	T _A = MAX	-0.45		-0.45		-0.25		-0.25		i 1
		VIH = VDD,	TA = MIN	0.75		1.5		0.35		0.7		
IOL	Low-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	0.6		1.2		0.3		0.6		mA
		VO = VOL max	TA = MAX	0.45		0.9		0.25		0.5		
IDD	0	V _I = V _{DD} or 0,	T _A = MIN or 25°C		0.5		1		5		10	
or -ISS	Quiescent supply current	No load	T _A = MAX		30		60		70		140	μА

V_{DD} = 15 V

148

	PARAMETER	TEST CONDITIONS†	TF4	507A	TP4	UNIT	
{	FARAMETER	TEST CONDITIONS.	MIN	MAX	MIN	MIN MAX	
IDD	0	V _I = V _{DD} or 0, T _A = MIN or 25°C		3		30	
or -ISS	Quiescent supply current	No load T _A = MAX		180		420	μА

 $^{^\}dagger T_A$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

		TF4507A				TP4507A				
PARAMETER	TEST CONDITIONS	V _{DD}	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		= 10 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, tpLH low-to-high-level output	C 50 n E 8		350		175		475		250	ns
Propagation delay time, tPHL high-to-low-level output	$C_L = 50 \text{ pF } $, $R_L = 200 \text{ k}\Omega$, See Note 1		350		175		475		250	ns
tTLH Transition time, low-to-high-level output	t See Note 1		300		150		450		225	ns
tthe Transition time, high-to-low-level output	t		300		150		450		225	ns

[§] With a 15-pF load, these devices switch with times similar to those of the Motorola MC14507 and RCA CD4030A. NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4512A, TP4512A 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

SEPTEMBER 1975

 Designed to be Interchangeable with Motorola MC14512


description

These circuits are single 8-channel data selectors having three digital select inputs, S0, S1, and S2, an enable input, \overline{E} , and an output control. When the output control, \overline{OC} , is high, the output will be in the high-impedance (off) state. Applications of this device include signal multiplexing, data routing, and number sequence generation.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS			
Page 62	Page 62	Page 63, group 3,			
L		and below			

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



FUNCTION TABLE

TOICTION TABLE										
	INPUTS									
OUTPUT	ENABLE	SE	LE	СТ	OUTPUT Y					
CONTROL	Ē	S2	S1	SO						
Н	Х	Х	Х	Х	Z					
L	н	х	Х	Х	L					
L	L	L	L	L	D0					
L	L	L	L	Н	D1					
L	L	L	Н	L	D2					
L	L	Ĺ	Н	Н	D3					
L	L	н	L	L	D4					
L	L	н	L	Н	D5					
L	L	н	Н	L	D6					
L	L	н	Н	Н	D7					

 $H=high\ level,\ L=low\ level,\ X=irrelevant,\ Z=high\cdot impedance\ (off)$ $D0\ldots D7=the\ logic\ level\ of\ the\ indicated\ D\ input.$

electrical characteristics

					TF4	512A			TP45	512A		
Ì	PARAMETER	TEST CONDITIONS†		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Off-state output current,	OC at V _{DD} ,	T _A = MIN or 25°C		0.05		0.1		0.5		1	μА
i OZF	high-level voltage applied	$V_0 = V_{DD}$	T _A ≈ MAX		3		6		7		14	μΛ
	Off-state output current,	OC at V _{DD} ,	T _A = MIN or 25°C	,	-0.05		-0.1		-0.5		-1	μА
OZL	low-level voltage applied	V _O = 0 V	T _A = MAX		3		-6		-7		-14	, ,,,

 $^{^\}dagger$ T $_A$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.


TYPES TF4512A, TP4512A 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

switching characteristics at 25°C free-air temperature

				TF4	512A			TP45	512A		
	PARAMETER	TEST CONDITIONS	VDD	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		= 10 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
	Propagation delay time,			750		325		1000		375	
tPLH	low-to-high-level output	C E0 - E8		750		325		1000		3/5	ns
tour	Propagation delay time,	C _L = 50 pF § , R _L = 200 kΩ , See Note 1		750		325		1000		375	
	high-to-low-level output		<u> </u>	750		325		1000		3/5	ns
tTLH	Transition time, low-to-high-level output			500		250		600		300	ns
tTHL	Transition time, high-to-low-level output			500		250		600		300	ns
tPZH	Output enable time to high level	C: = 50 = 5¶		430		150		500		200	
tPZL.	Output enable time to low level	$C_L = 50 pF$, $R_1 = 10 k\Omega$,		250		130		300		170	ns
tPHZ	Output disable time from high level	See Note 1		260		170		320		240	
tPLZ	Output disable time from low level	See Note 1		160		140		220		200	ns

\$ With a 15-pF load, these devices switch with times similar to those of the Motorola MC14512. \$ With a 15-pF, 1-k Ω load, these devices switch with times similar to those of the Motorola MC14512. NOTE 1: See load circuit and voltage waveforms on page 170.


functional block diagram



TYPES TF4512A, TP4512A 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

TYPICAL APPLICATION DATA

The output terminals of several '4512A 8-bit data selectors can be connected to a single data bus as shown. One output is placed in the active state (output control low) and the remaining outputs are disabled (output controls high). The number of outputs, N, that may be connected to a bus line is determined from the output drive current IOH or IOL, the off-state output current, IOZH or IOZL, and load current required to drive the bus line (including fan-out to other device inputs), IL. N can be calculated for the high-level and low-level logic states, respectively, by:



CMOS LOGIC CIRCUITS


TYPES TF4518A, TP4518A DUAL DECADE COUNTERS

SEPTEMBER 1975

- Designed to be Interchangeable with Motorola MC14518
- Medium-Speed Operation . . . 6 MHz Typical Maximum Clock Frequency at VDD = 10 V


description

The '4518A dual decade counter consists of two identical, independent synchronous 4-stage counters. The counter stages are D-type flip-flops with interchangeable clock and enable lines. With enable high, the count is advanced on a low-to-high transition at the clock input. Alternatively, if the clock input is low, the count is advanced on a high-to-low transition at enable. If clock is high or enable is low, changes at the other input (enable or clock) have no effect. A high clear signal asynchronously clears the counters and resets all outputs low.




specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
Ì	and on	group 3
	following page	1



typical clear, count, and inhibit sequences



recommended operating conditions

			TF45	18A		TP4518A				UNIT
		V _{DD} = 9	V _{DD} = 5 V		V _{DD} = 10 V		= 5 V	V _{DD} = 10 V		
		MIN M	IΑΧ	MIN	MAX	MIN	MAX	MIN	MAX	Ī
Duta utah s	Clock high or low	200		100		300		120		ns
Pulse width, t _W	Clear	325		100		500		125		ns
Enable setup time, t _{su}		440		220		660		260		ns

switching characteristics at 25°C free-air temperature

	FROM	T0	TEST CONDITIONS	TF4518A				TP45	518A			
PARAMETER‡	(INPUT) (OUT	TO		V _{DD} = 5 V		v_{DD}	= 10 V	V _{DD} = 5 V		V _{DD} = 10 V		דואט
		(001101)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	<u> </u>
f _{max}				1.5		3		1		2.5		MHz
tPLH or tPHL	Clock or enable	Any Q	$C_L = 50 pF $ §, $R_L = 200 k\Omega$,		825		300		1200		410	ns
tPHL	Clear	All	See Note 1		825		300		1200		410	ns
tTLH or tTHL		All			350		150		400		220	ns

 $[\]ddagger_{max} \equiv Maximum clock frequency$

175

t_{PLH} ≡ Propagation delay time, low-to-high-level output

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

t_{TLH} ≡ Transition time, low-to-high-level output t_{THL} ≡ Transition time, high-to-low-level output

With a 15-pF load, these devices switch with times similar to those of the Motorola MC14518.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4519A, TP4519A 4-BIT AND-OR SELECT GATES

SEPTEMBER 1975

 Designed to be Interchangeable with Motorola MC14519

FUNCTION TABLE

	INPU	TS		OUTPUT
CON	TROL	DA	TΑ	V
G1	G2	D1	D2	'
L	L	Х	Х	L
н	L	н	Х	н
н	L	L	Х	L
L	Н	х	Н	н
[L	н	×	L	L
н	Н	L	L	н
Н	Н	н	L	} L {
н	Н	L	Н	L
н	Н	Н	Н] н [

H = high level, L = low level, X = irrelevant

DUAL-IN-LINE PACKAGE (TOP VIEW) INPUT CONTROL CONTROL INPUT G1 V_{DD} 16 15 14 13 12 11 10 9 D2 D1 D2 G1 8 2 6 1D1 3D2 3D1 INPUTS


logic: see function table

J OR N

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
}		group 2

functional block diagram



TYPES TF4519A, TP4519A 4-BIT AND-OR SELECT GATES

electrical characteristics

V_{DD} = 5 V and 10 V

				TF4519A				TP4519A				\Box
	PARAMETER TEST CONDITIONS		V _{DD} = 5 V V _{DD} = 10		= 10 V	VDD	= 5 V	V _{DD} = 10 V		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	.
I _{DD} or	Quiescent supply current	$V_I = V_{DD}$ or 0,	T _A = MIN or 25°C		0.5		1		5		10	
-Iss	** *	No load	T _A = MAX		30		60		150		300	μΑ

V_{DD} = 15 V

	PARAMETER	TEST CO	NDITIONET	TF4	519A	TP4	UNIT	
	FANAIVIETEN	ER TEST CONDITIONS [†]		MIN	MAX	MIN	MAX	UNIT
I _{DD}	Quiescent supply current	V _I = V _{DD} or 0,	T _A = MIN or 25°C		3		30	
-ISS	Quiescent supply current	No load	TA = MAX		180		900	μА

switching characteristics at 25°C free-air temperature

			TF4519A			TP4519A					
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation delay time, low-to-high-level output	CL = 50 pF §,		450		225		600		300	ns
^t PHL	Propagation delay time, high-to-low-level output	R _L = 200 kΩ, See Note 1		450		225		600		300	ns
^t TLH	Transition time, low-to-high-level output	See Note 1		350		150		400		220	ns
tTHL	Transition time, high-to-low-level output			350		150		400		220	ns

 \S With a 15-pF load, these devices switch with times similar to those of the Motorola MC14519. NOTE 1: See load circuit and voltage waveforms on page 170.

CMOS LOGIC CIRCUITS

TYPES TF4520A, TP4520A DUAL BINARY COUNTERS

SEPTEMBER 1975

- Designed to be Interchangeable with Motorola MC14520
- Medium-Speed Operation . . . 6 MHz Typical Maximum Clock Frequency at VDD = 10 V


description

The '4520A dual binary counter consists of two identical, independent, synchronous 4-stage counters. The counter stages are D-type flip-flops with interchangeable clock and enable lines. With enable high, the count is advanced on a low-to-high transition at the clock input. Alternatively, if the clock input is low, the count is advanced on a high-to-low transition at enable. If clock is high or enable is low, changes at the other input (enable or clock) have no effect. A high clear signal asynchronously clears the counters and resets all outputs low.


specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on following page	group 3

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)




functional block diagram



TYPES TF4520A, TP4520A **DUAL BINARY COUNTERS**

typical clear, count, and inhibit sequences



recommended operating conditions

			TF4520				TP4	520A		
		V _{DD}	= 5 V	VDD	= 10 V	V _{DD}	= 5 V	V _{DD}	= 10 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
Dulan widels a	Clock high or low	200		100		300		120		ns
Pulse width, t _W	Clear	325		100		500		125		ns
Enable setup time, t _{su}		440		220		660		260		ns

switching characteristics at 25°C free-air temperature

					TF4	520A			TP4	520A		
PARAMETER‡	FROM (INPUT)	(OUTPUT)	TEST CONDITIONS	VDD	V _{DD} = 5 V		V _{DD} = 10 V		= 5 V	V _{DD} = 10 V		UNIT
	(INPOT)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				1.5		3		1.		2.5		MHz
tPLH or tPHL	Clock or enable	Any Q	C _L = 50 pF§, R _L = 200 kΩ,		825		300		1200		410	ns
tPHL t	Clear	All	See Note 1		825		300		1200		410	ns
tTLH or tTHL		All			350		150		400		220	ns

[‡]f_{max} = Maximum clock frequency

175

tpLH = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output

 $t_{TLH} \equiv T_{ransition time, low-to-high-level output}$

t_{THL} ≡ Transition time, high-to-low-level output \$\text{\text{With a 15-pF load, these devices switch with times similar to those of the Motorola MC14520.}\$\text{NOTE 1: See load circuit and voltage waveforms on page 170.}\$

CMOS LOGIC CIRCUITS


TYPES TF4522A, TF4526A, TP4522A, TP4526A DECADE AND BINARY DIVIDE-BY-N COUNTERS

SEPTEMBER 1975

- Designed to be Interchangeable with Motorola MC14522, MC14526
- Maximum Clock Frequency . . . 5 MHz Typical at 10 V

description

The '4522A and '4526A are presettable decade and binary down counters with a decoded zero-state output for divide-by-N applications. While the counter is at minimum count (all outputs low), the zerocount output will be high if the cascade feedback input is high, otherwise, it remains low. The counters may be preset by taking preset enable (PE) high after setting up the desired data at the parallel inputs A, B, C, and D. Parallel loading is asynchronous and the clock input has no effect while PE is high. The count is decreased by 1 on the low-to-high transition of the clock but the clock signal is only effective if the inhibit input is low. Transitions of the inhibit input from high to low should be made while the clock is low in order to avoid causing one extra down count triggered by the inhibit transition. A high clear signal asynchronously clears the counter and resets all outputs low.



JOR N

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and below	group 3

Applications include frequency synthesizers, phase-locked loops, and other frequency-division applications.

recommended operating conditions

		TF4522A	, TF4526A	TP4522A	TP4526A	UNIT
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
	Clock high or low	250	100	300	150	ns
Pulse width, t _W	Preset enable	250	100	300	150	ns
	Clear	300	250	350	300	ns
Data hold time after preset	enable	125	50	150	75	ns

switching characteristics at 25°C free-air temperature

	FROM	то		Т	4522A	TF452	26A	TI	P4522A	TP452	6A					
PARAMETER‡	(INPUT)	(OUTPUT)	TEST CONDITIONS	VDD	V _{DD} = 5 V		V _{DD} = 5 V		V _{DD} =5V		= 10 V	V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	(HAPOT)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX]]				
f _{max}			C ₁ = 50 pF§,	1.5		3		1		2.5		MHz				
tpLH or tpHL	A, B, C, D	Q	$R_1 = 200 \text{ k}\Omega$		1000		425		1300		550	ns				
tpLH'or tpHL	Clock	Zero-count	See Note 1		450		350		600		450	ns				
tTLH or tTHL		Any	300 110(81		500		250		600		300	ns				

[‡]f_{max} ≡ Maximum clock frequency

tpLH = Propagation delay time, low-to-high-level output

tpHL ≡ Propagation delay time, high-to-low-level output

 $t_{TLH} \equiv Transition time, low-to-high-level output$


 $t_{THL} \equiv T_{ransition time, high-to-low-level output}$

With a 15-pF load, these devices switch with times similar to those of the Motorola MC14522 and MC14526.


NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4522A, TF4526A, TP4522A, TP4526A DECADE AND BINARY DIVIDE-BY-N COUNTERS


functional block diagram



*THE DOTTED LINES AND GATES ARE OMITTED ON THE '4526A




TYPES TF4522A, TF4526A, TP4522A, TP4526A DECADE AND BINARY DIVIDE-BY-N COUNTERS



CF has effect only during the zero count. It is shown changing as if driven by the zero output of a more significant bit in a divide-by-12 cascade.

A sequence for the '4526A binary counter would be similar except that 15 (HHHH) instead of 9 (HLLH) would follow 0 (LLLL), with counting down proceeding from there.



PRINTED IN U.S.A.

Il cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

CMOS LOGIC CIRCUITS

TYPES TF4531A, TP4531A 12-BIT PARITY TREES

SEPTEMBER 1975


Designed to be Interchangeable with Motorola MC14531

description


These circuits consist of 12 data-bit inputs (A thru L), an even or odd parity selection input (E/O) and an output. The parity selection input can be considered as an additional bit. With an even number of inputs (including E/O) high, the output is low; with an odd number high, the output is high. Words of greater than 12 bits can be accommodated by cascading other '4351A devices by using the E/O input.

Applications include checking or including a redundant (parity) bit of a word for error detection/correction systems, controlling remote digital sensors or switches (digital event detection/correction), or use as a multiple input adder without carries.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



functional block diagram



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 3

switching characteristics at 25°C free-air temperature

				TF4	531A			TP45	31A]
PARAMETER‡		TEST CONDITIONS	V _{DD}	V _{DD} = 5 V		V _{DD} = 10 V		= 5 V	$V_{DD} = 10 V$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Ì
	from A-L	C _L = 50 pF §,		1050		425		1500		635	
tpLH or tpHL	from E/O	$R_L = 200 \text{ k}\Omega$,		675		275		950		410	ns
tTLH or tTHL		See Note 1		350		150		400		220	ns

[‡]tpLH = Propagation delay time, low-to-high-level output

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv T_{ransition time, low-to-high-level output}$

t_{THL} = Transition time, high-to-low-level output

[§]With a 15-pF load, these devices switch with times similar to those of the Motorola MC14531.

NOTE 1: See load circuit and voltage waveforms on page 170.

CMOS LOGIC CIRCUITS

TYPES TF4581A, TP4581A ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SEPTEMBER 1975

- Designed to be Interchangeable with Motorola MC14581
- All Outputs Buffered
- Full Look-Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes:
 Addition
 Subtraction
 Shift Operand A One Position
 Magnitude Comparison
 Plus Twelve Other Arithmetic
 Operations
- Logic Function Modes:

 Exclusive-OR
 Comparator
 AND, NAND, OR, NOR
 Plus Ten Other Logic Operations

INPUTS OUTPUTS VDD <u>____</u> Ā2 Ē2 Zз F3 23 16 24 22 21 19 18 17 14 13 Χo ŤΟ Δ1 **F**1 Ā2 F2 ĀЗ ĒΠ ₹1 - Cn+4 B2 · 6 B3 C_n F F2 INPUTS OUTPUTS logic: see tables 1 and 2

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)

description

The TF4581A and TP4581A are arithmetic logic units (ALU)/function generators that have a complexity of 89 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the TF4582A or TP4582A full carry look-ahead circuits, high-speed arithmetic operations can be performed. The method of cascading '4582 circuits and these ALU's to provide multi-level full carry look ahead is illustrated under typical applications data for the '4582A.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The '4581A will accommodate active-low or active-high data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	Ā ₀	B ₀	Ā ₁	B ₁	Ā ₂	B̄2	Ā3	B ₃	Fo	F ₁	F ₂	F ₃	Cn	Cn+4	P	Ğ
Active-high data (Table 2)	Αn	Bο	A1	B1	A2	B ₂	A3	B ₂	Fο	F ₁	F2	F2	C _n	Cn+4	Р	G

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

description (continued)

The '4581A can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (\overline{F} 0, \overline{F} 1, \overline{F} 2, \overline{F} 3) so that when two words of equal magnitude are applied at the \overline{A} and \overline{B} inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with C_n = H when performing this comparison. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT C _n	OUTPUT C _{n+4}	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
Н	Н	A ≥ B	A ≤ B
Н	L	A < B	A > B
L	н	A > B	A < B
L	L	A ≤ B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

signal designations

The '4581A and '4582A can be used with the signal designations of either Figure 1 or Figure 2. The polarity indicators (\Box) and the bars over the terminal letter symbols (e.g., \overline{C}) each indicate that the associated input or output is active with respect to the selected function of the device when that input or output is low. That is, a low at \overline{C} means "do carry" while a high means "do not carry".

The logic functions and arithmetic operations obtained with signal designations of Figure 1 are given in Table 1; those obtained with signal designations of Figure 2 are given in Table 2. Because the terminals have been renamed between Figures 1 and 2, the equations in both tables are actually in positive logic. For negative logic, the equations in Table 1 may be used with the terminal nomenclature of Figure 2 or the equations of Table 2 may be used with the terminal nomenclature of Figure 1.





TABLE 1

TABLE 2

	ELE				ACTIVE-LOW D	ATA	Γ.					ACTIVE-HIGH [DATA
•	ELE	- 110	111	M≖H	M = L; ARITHME	TIC OPERATIONS	5	ELE	LIIC	JIN	M = H	M = L; ARITHME	TIC OPERATIONS
	S2	C1		LOGIC	C _n = L	C _n = H					LOGIC	C _n = H	C _n = L
33	32	31	50	FUNCTIONS	(no carry)	(with carry)	53	SZ	51	SO	FUNCTIONS	(no carry)	(with carry)
L	L	L	L	F=Ā	F = A MINUS 1	F = A	L	L	L	L	F = A	F ≃ A	F = A PLUS 1
L	L	L	н	$F = \overline{AB}$	F = AB MINUS 1	F = AB	L	L	L	Н	F = A + B	F = A + B	F = (A + B) PLUS 1
L	L	н	L	$F = \overline{A} + B$	F = AB MINUS 1	F = AB	L	L.	Н	L	F = ĀB	F = A + B	F = (A + B) PLUS 1
L	L	Н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO	L	L	Н	Н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	$F = \overline{A + B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1	L	Н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	Н	L	Н	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1	L	Н	L	Н	F=B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
Ł	Н	н	L	F = A + B	F = A MINUS B MINUS 1	F = A MINUS B	L	Н	н	L	F=A + B	F = A MINUS B MINUS 1	F = A MINUS B
L	Н	Н	н	F = A + B	F = A + B	F = (A + B) PLUS 1	L	Н	Н	Н	F = AB	F = AB MINUS 1	F = AB
Н	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1	н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1
Н	Ł	L	н	F=A⊕B	F = A PLUS B	F = A PLUS B PLUS 1	н	L	L	н	F=A⊕B	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	Н	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1	н	L	н	L	F=B	$F = (A + \overline{B})$ PLUS AB	F = (A + B) PLUS AB PLUS 1
Н	L	Н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1	н	L	Н	Н	F = AB	F = AB MINUS 1	F = AB
н	н	L	L	F = 0	F = A PLUS A*	F = A PLUS A PLUS 1	н	Н	L	L	F = 1	F = A PLUS A*	F = A PLUS A PLUS 1
н	н	L	н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1	н	Н	L	Н	$F = A + \overline{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
Н	н	н	L	F = AB	F = AB PLUS A	F ≈ AB PLUS A PLUS 1	н	Н	Н	L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
Н	н	н	Н	F = A	F = A	F = A PLUS 1	Н	Н	Н	Н	F = A	F = A MINUS 1	F = A

^{*} Each bit is shifted to the next more significant position.



375

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		group 3

switching characteristics at TA = 25°C, CL = 50 pF \S , RL = 200 k Ω (See Note 1)

					TF4	581A			TP45	581A		
PARAMETER‡	FROM	то	MODE	V _{DD}	= 5 V	v_{DD}	= 10 V	VDD	= 5 V	V _{DD}	= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH or tPHL	Sum In (Ã0)	Sum Out (Any F)	Add		1200		425		2200		810	ns
tPLH or tPHL	Sum In (Ã0)	P	Add		825		300		1500		560	ns
tpLH or tpHL	Sum In (BO)	G	Add		825		300		1500		560	ns
tPLH or tPHL	Sum In (B0)	C _{n+4}	Add		1200		425		1900		710	ns
tPLH or tPHL	C _n	Sum Out (Any F)	Add		625		235		1200		460	ns
tPLH or tPHL	Cn	C _{n+4}	Add		550		210		950		380	ns
tPLH or tPHL	Sum In (A0)	A = B	Sub		1700		575		3200		1100	ns
tPLH or tPHL	Sum In (All B)	Sum Out (Any F)	Exclusive OR		1200		425		1900		710	ns
tTLH or tTHL		Any	Any		350		150		400		220	ns

TEST SETUP TABLE

FROM	то	MODE¶	CONNECTION OF O	THER INPUTS
FRON	10	MODE "	To V _{SS}	To V _{DD}
Sum In (A0)	Sum Out (Any F)	Add	Remaining A, Cn	All B
Sum In (A0)	P	Add	Remaining A, Cn	All B
Sum In (B0)	G	Add	All Ā, C _n	Remaining B
Sum In (BO)	C _{n+4}	Add	All Ā, C _n	Remaining B
Cn	Sum Out (Any F)	Add	All Ā	All B
C _n	C _{n+4}	Add	All Ā	All B
Sum In (A0)	A = B	Sub	All B, Remaining A	Cn
Sum In (All B)	Sum Out (Any F)	Exclusive OR	All Ā	М

 $[\]begin{split} & \ddagger_{\text{PLH}} \equiv \text{Propagation delay time, low-to-high-level output} \\ & \texttt{t}_{\text{PHL}} \equiv \text{Propagation delay time, high-to-low-level output} \\ & \texttt{t}_{\text{TLH}} \equiv \text{Transition time, low-to-high-level output} \end{split}$

tthe = Transition time, high-to-low-level output

SWith a 15-pF load, these devices switch with times similar to those ... Motorola MC14581.

For Add mode: M = 0 V, S3 = V_{DD}, S2 = 0 V, S1 = 0 V, S0 = V_{DD}
For Subtract mode: M = 0 V, S3 = 0 V, S2 = V_{DD}, S1 = V_{DD}, S0 = 0 V

Exclusive-OR mode: $M = V_{DD}$, S3 = V_{DD} , S2 = 0 V, S1 = 0 V, S0 = V_{DD}

NOTE 1: See load circuit and voltage waveforms on page 170.

CMOS LOGIC CIRCUITS

TYPES TF4582A, TP4582A LOOK-AHEAD CARRY GENERATORS

J OR N

SEPTEMBER 1975

- Designed to be Interchangeable with Motorola MC14582
- Expandable to Any Number of Bits
- Buffered Inputs and Outputs

description

975

The TF4582A and TP4582A are high-speed, lookahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as shown in the function tables.

When used in conjunction with the '4581A arithmetic logic unit (ALU), these generators provide high-speed carry look-ahead capability for any word length. Each '4582A generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead

DUAL-IN-LINE PACKAGE (TOP VIEW) Cn+v Cn+z 16 15 14 13 12 11 10 9 <u></u>ق٥-C_{n+y} Ğ1-Cn+z G2-G3 P2 2 5 6 8 ĞΟ Vss logic: see description

packages up to n-bits. The method of cascading '4582A circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and outputs of the '4581A ALU are in their true form and the carry propagate (\vec{P}) and carry generate (\vec{G}) are in negated form; therefore, the carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions explained on the '4581A data sheet are also applicable to and compatible with the look-ahead generator. Positive logic equations for the '4582A are:

Cn+x = G0 + P0Cn

Cn+y = G1 + G0P1 + P1P0Cn

Cn+z = G2 + G1P2 + G0P2P1 + P2P1P0Cn

 $\vec{G} = G3 + G2P3 + G1P3P2 + G0P3P2P1$

 $\overline{P} = P3P2P1P0$

specifications

MAXIMUM RATINGS	OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		group 3,
		except as
		on page 169

TYPES TF4582A, TP4582A LOOK-AHEAD CARRY GENERATORS

FUNCTION TABLE FOR c_{n+x} OUTPUT

_ IN	IPU	OUTPUT				
Ğ0	ΡO	C _{n+x}				
L	Х	Х	Н			
×	L	Н	н			
Α	ll otl	ner				
com	bina	tions	L			

FUNCTION TABLE FOR c_{n+y} output

	11	OUTPUT			
Ğ1	$\bar{G}0$	P1	P0	Cn	C _{n+y}
L	X	Х	Н		
×	L	L	Х	X	н
×	Х	L	L	Н	H
		l oth bina	ner tions	3	L

FUNCTION TABLE FOR POUTPUT

		INP	UTS	INPUTS						
	F3	P2	P							
Γ	L	L	L	L	L					
İ		All	othe	r	н					
	С	omb	inati	ons						

FUNCTION TABLE FOR C_{n+z} OUTPUT


		OUTPUT					
G2	G1	GO P2 P1 PO Cn					C _{n+z}
L	X	Н					
Χ	L	Х	L	Х	Х	Х	Н
Х	Х	L	L	L	Х	x	H
Х	Х	Х	L	L	L	н	н
	AII o	ther	com	bina	tions	,	L

FUNCTION TABLE FOR G OUTPUT

		11	NPUT	rs			OUTPUT
G3	G2	Ğ1	G0	G0 P3 P2 P1			G
L	Х	L					
×	L	Х	Х	L	Х	Х	L
×	Х	L	Х	L	L	Х	L
×	Х	Х	L	L	L	L	L
	All o	ther	com	bina	tions	;	Н

H = high level, L = low level, X $\dot{\sim}$ irrelevant Any inputs not shown in a given table are irrelevant with respect to that output.

functional block diagram



TYPES TF4582A, TP4582A LOOK-AHEAD CARRY GENERATORS

electrical characteristics

V_{DD} = 5 and 10 V

				TF4582A				TP4582A				
PARAMETER		l		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
IDD	or Quiescent supply current	V _I = V _{DD} or 0,	T _A = MIN or 25°C		0.5		1		5		10	μΑ
-Iss		No load	TA = MAX		30		60		150		300	μΑ.

V_{DD} = 15 V

PARAMETER		TEST CONDITIONS†		TF4	582A	TP45		
				MIN	MAX	MIN	MAX	UNIT
I _{DD}	Quioccont supply aurrent	$V_1 = V_{DD}$ or 0,	T _A = MIN or 25°C		3		30	
-I _{SS}	Quiescent supply current	No load	TA = MAX		180		900	μΑ

 $^{{}^{\}dagger}\mathsf{T}_{\mathsf{A}}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.


switching characteristics at 25°C free-air temperature

			TF4582A				TP4582A				
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
*	Propagation delay time,			550		225		950		410	ns
tPLH	low-to-high-level output	0 50 - 58				225		350			115
*	Propagation delay time,	CL = 50 pF §,		550		225		950			ns
tPHL	high-to-low-level output	RL = 200 kΩ, See Note 1		550		225		550		410	113
^t TLH	Transition time, low-to-high-level output			350		150		400		220	ns
^t THL	Transition time, high-to-low-level output			350		150		400		220	ns

§With a 15-pF load, these devices switch with times similar to those of the Motorola MC14582.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPICAL APPLICATION DATA





 \overline{A} and \overline{B} inputs and \overline{F} outputs of '4581A are not shown.

64-BIT ALU, FULL-CARRY LOOK-AHEAD IN THREE LEVELS

CMOS LOGIC CIRCUITS

PARAMETER MEASUREMENT INFORMATION






LOAD CIRCUIT FOR PROPAGATION DELAY AND TRANSITION TIMES

LOAD CIRCUIT FOR ENABLE AND DISABLE TIMES OF THREE-STATE OUTPUTS


NOTES: A. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \leqslant 10$ ns, $R_{in} \geqslant 1$ M Ω .

B. C_L includes probe and jig capacitance.





VOLTAGE WAVEFORMS PROPAGATION DELAY AND TRANSITION TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: C. Input pulse is supplied by a generator having the following characteristics: Z_{OUt} = 50 Ω , PRR = 10 kHz, $t_r \le 20$ ns, $t_f \le 20$ ns.


D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

CMOS ORDERING INSTRUCTIONS AND MECHANICAL DATA


general

All CMOS circuits in this book are available in the ceramic dual-in-line package (outline J). Circuits with type number prefix TP are also available in the plastic dual-in-line package (outline N). Factory orders for these circuits should include a three-part type number as explained in the following example.




J ceramic dual-in-line packages (inch dimensions, see page 174 for metric dimensions)

These hermetically sealed dual-in-line packages consist of a ceramic base, ceramic cap, and a 14-, 16-, or 24-lead frame. The packages are intended for insertion in mounting-hole rows on 0.300-inch or 0.600-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




N plastic dual-in-line packages (inch dimensions, see page 175 for metric dimensions)

These dual-in-line packages consist of a circuit mounted on a 14-, 16-, or 24-lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 0.300-inch or 0.600-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




J ceramic dual-in-line packages (metric dimensions, see page 172 for inch dimensions)

These hermetically sealed dual-in-line packages consist of a ceramic base, ceramic cap, and a 14-, 16-, or 24-lead frame. The packages are intended for insertion in mounting-hole rows on 7.62-mm or 15.24-mm centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



N plastic dual-in-line packages (metric dimensions, see page 173 for inch dimensions)

These dual-in-line packages consist of a circuit mounted on a 14-, 16-, or 24-lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 7.62-mm or 15.24-mm centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



TI worldwide sales offices

ALABAMA

304 Wynn Drive Huntsville, Alabama 35806 205-837-7530

ARIZONA

4820 N. Black Canyon Hwy. Suite 202 Phoenix, Arizona 85017 602-248-8028

CALIFORNIA

831 S. Douglass St. El Segundo, California 90245 213-973-2571

3186J Airway Costa Mesa, California 92626 714-540-7311

Balboa Towers Bldg., Suite 805 5252 Balboa Avenue San Diego, California 92117 714-279-2622

776 Palomar Avenue Sunnyvale, California 94086 408-732-1840

COLORADO

9725 E. Hampden St., Suite 301 Denver, Colorado 80231 303-751-1780

CONNECTICUT

35 Worth Avenue Hamden, Connecticut 06518 203-281-0074

FLORIDA

601 W. Oakland Park Blvd. Fort Lauderdale, Florida 33311 305-566-3294

> 1505 Cedar Way Holiday, Florida 33589 813-934-4115

2221 Lee Road, Suite 108 Winter Park, Florida 32789 305-644-3535

ILLINOIS

1701 Lake Avenue, Suite 300 Glenview, Illinois 60025 312-729-5710

INDIANA

3705 Rupp Drive Arch Bldg. Fort Wayne, Indiana 46805 219-484-0606

2346 S. Lynhurst Dr., Suite 101 Indianapolis, Indiana 46241 317-248-8555

MASSACHUSETTS

504 Totten Pond Road Waltham, Mass. 02154 617-890-7400

MICHIGAN

Central Park Plaza 26211 Central Park Blvd., Suite 215 Southfield, Michigan 48076 313-353-0830

MINNESOTA

A.I.C. Bldg., Suite 202 7615 Metro Blvd. Edina, Minn. 55435 612-835-2900

NEW JERSEY

1245 Westfield Ave. Clark, New Jersey 07066 201-574-9800

NEW MEXICO

1101 Cardenas Drive, N.E., Room 215 Albuquerque, New Mexico 87110 505-265-8491

NEW YORK

144 Metro Pk. Rochester, New York 14623 716-461-1800

6700 Old Collamer Rd. East Syracuse, New York 13057 315-463-9291

P.O. Box 618, 112 Nanticoke Ave. Endicott, New York 13760 607-785-9987

> 167 Main Street Fishkill, New York 12524 914-896-6793

1 Huntington Quadrangle, Suite 1C01 Melville, New York 11746 516-293-2560

NORTH CAROLINA

3631 Westfield High Point, N.C. 27260 919-869-3651

ОНЮ

28790 Chagrin Blvd., Suite 120 Cleveland, Ohio 44122 216-464-2990

Hawley Bldg., Suite 101 4140 Linden Avenue Dayton, Ohio 45432 513-253-3121

OREGON

10700 S.W. Beaverton Hwy., Suite 111 Beaverton, Oregon 97005 503-643-1182

PENNSYLVANIA

275 Commerce Drive Fort Washington, Pa. 19034 215-643-6450

TEXAS

Headquarters — Gen. Offices Dallas, Texas 75222 214-238-2011

> MS366-P.O. Box 5012 Dallas, Texas 75222 214-238-6805

3939 Ann Arbor Houston, Texas 77042 713-785-6906

VIRGINIA

8512 Trabue Road Richmond, Virginia 23235 804-320-3830

WASHINGTON

700 112th N.E., Suite 101 Bellevue, Washington 98004 206-455-3480

WASHINGTON, D.C.

1500 Wilson Blvd., Suite 1100 Arlington, Virginia 22209 703-525-0336

ARGENTINA

Texas Instruments Argentina S.A.I.C.F.

C.C. Box 2296—Correo.Central Buenos Aires, Argentina 748-1141

ASIA

Texas Instruments Asia Limited

5F Aoyama Tower Bldg. 24-15 Minami Aoyama Chome Minato-ku, Tokyo 107, Japan 402-6171

> 11A-15 Chatham Road First Floor, Kowloon Hong Kong 3-670061

Texas Instruments Singapore (PTE) Ltd. 27 Kallang Place Singapore 1, Rep. of Singapore 258-1122

Texas Instruments Taiwan Limited P.O. Box 3999 Taipei, Chung Ho, Taiwan 921 623

Texas Instruments Malaysia SDN. BHD. Number 1 Lorong Enggang 33 Kuala Lampur 15-07, Malaysia 647 911

AUSTRALIA

Texas Instruments Australia Ltd.

Suite 205, 118 Great North Road Five Dock N.S.W. 2046 Australia 831-2555

Box 63, Post Office 171-175 Philip Highway Elizabeth 5112 South Australia 255-2066

BRAZIL

Texas Instrumentos Electronicos do Brasil Ltda,

Rua Joao Annes, 153-Lapa Caixa Postal 30.103, CEP 01.000 Sao Paulo, SP, Brasil 260-2956

CANADA

Texas Instruments Incorporated

935 Montee De Liesse St. Laurent H4T 1R2 Quebec, Canada 514-341-3232

5F Caesar Avenue Ottawa 12 Ontario, Canada 613-825-3716

280 Centre Str. East Richmond Hill (Toronto) Ontario, Canada 716-856-4453

DENMARK

Texas Instruments Denmark

46D, Marielundvej 2730 Herlev, Denmark (01) 91 74 00

FINLAND

Texas Instruments Finland OY

Fredrikinkatu 75, A7 Helsinki 10, Finland 44 71 71

FRANCE

Texas Instruments France

Boite Postale 5 06 Villeneuve-Loubet, France 31 03 64

La Boursidiere, Bloc A R.N. 186, 92350 Le Plessis Robinson 630.23.43

> 30-31 Quai Rambaud 69 Lyon, France 42 78 50

GERMANY

Texas Instruments Deutschland GmbH

Haggerty Str. 1 8050 Freising, Germany 08161/80-1

Frankfurter Ring 243 8000 Munich 40, Germany 089/325011-15

Lazarettstrasse, 19 4300 Essen, Germany 02141/20916

Krugerstrasse 24 1000 Berlin 49, Germany 0311/74 44 041

Akazlenstrøsse 22-26 6230 Frankfurt-Griesheim Germany 0611/39 90 61

Steimbker Hof 8A 3000 Hannover, Germany 0511/55 60 41

Krefelderstrasse 11-15 7000 Stuttgart 50, Germany 0711/54 70 01

ITALY

Texas Instruments Italia SpA

Via Della Giustizia 9 20125 Milan, Italy 02-688 31 41

Via L. Mancinella 65 00199 Roma, Italy 06-83 77 45

Via Montebello 27 10124 Torino, Italy 011-83 22 76

MEXICO

Texas Instruments de Mexico S.A.

Poniente 116 #489 Col. Industrial Vallejo Mexico City, D.F., Mexi∞ 567-92-00

NETHERLANDS

Texas Instruments Holland N.V.

Entrepot Gebouw-Kamer 225 P.O. Box 7603 Schiphol-Centrum 020-17 36 36

NORWAY

Texas Instruments Norway A/S Sentrumskontorene Brugaten 1 Oslo 1, Norway 33 18 80

SWEDEN

Texas Instruments Sweden AB

S-104 40 Stockholm 14 Skeppargatan 26 67 98 35

UNITED KINGDOM

Texas Instruments Limited

Manton Lane Bedford, England 0234-67466