

Section 54. Graphics LCD (GLCD) Controller

This section of the manual contains the following major topics:

54.1	Introduction	
54.2	Control Registers	
54.3	Operation	
54.5	Interrupts	
54.6	Related Application Notes	
54.7	Revision History	

Note: This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all PIC32 devices.

Please consult the note at the beginning of the "Graphics LCD (GLCD) Controller" chapter in the current device data sheet to determine whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Web site at: http://www.microchip.com.

54.1 INTRODUCTION

The Graphics LCD (GLCD) Controller is designed to interface with display glasses using a built-in analog drive to individually control pixels on the screen. The GLCD Controller transfers display data from a memory device and formats it for a display device. The parallel interface at the pins will operate at standard 3.3V output, which requires 28 pins for 24-bit color, and is typically shared by the general purpose I/O functions on the device.

54.1.1 Features

The timing of the programmable vertical and horizontal synchronization signals timing is provided to meet the timing requirements of the display.

Device-specific features include (refer to the specific device data sheet to determine the supported features for your device):


- Supports a variety of color depths and resolutions
- Supports multiple design timing layers, which include:
 - Configurable Alpha Blending
 - Configurable Stride and Pitch
- Supports various input and output formats

Features common to all devices include:

- Dithering for 18-bit displays
- High-quality YUV conversion
- Global color palette look-up table (CLUT) supporting 256 colors
- · Global gamma correction, brightness and contrast support
- Programmable cursors supporting 16 colors (including 1 transparent)
- Programmable polarity on HSYNC, VSYNC, DE, and PCLK
- Integrated DMA to offload the CPU
- Programmable (level/edge) interrupt on HSYNC and VSYNC

Figure 54-1 illustrates a block diagram of the GLCD controller.

Figure 54-1: Graphics LCD Controller Block Diagram



Section 54. Graphics LCD (GLCD) Controller

54.2 CONTROL REGISTERS

The Graphics LCD (GLCD) Controller has the following Special Function Registers (SFRs):

• GLCDMODE: Graphics LCD Controller Mode Register

This register controls the enabling of the GLCD Controller, sets the polarity for the timing signals, and also controls the enabling of the global color look-up table. This register also controls the global color option of RGB, YUV, or Blank. Dithering can be enabled for ramping up color outputs to meet LCD color specifications.

• GLCDCLKCON: Graphics LCD Controller Clock Control Register

This register controls the amount of lines that can be prefetched before starting the frame and also contains the main clock divisor control bits to set up proper timing.

• GLCDBGCOLOR: Graphics LCD Controller Background Color Register

This register contains the 32-bit value that will be the main background color for the GLCD Controller. It accepts a 24-bit RGB color value along with an 8-bit Alpha value.

- GLCDRES: Graphics LCD Controller Resolution Register
 - This register contains the main X and Y resolutions to be used for the GLCD Controller.
- GLCDFPORCH: Graphics LCD Controller Front Porch Register

This register contains the X and Y dimensions for the Front Porch to be used for the GLCD Controller.

• GLCDBLANKING: Graphics LCD Controller Blanking Register

This register contains the X and Y dimensions for the Blanking period to be used for the GLCD Controller.

• GLCDBPORCH: Graphics LCD Controller Back Porch Register

This register contains the X and Y dimensions for the Blanking period to be used for the GLCD Controller.

• GLCDCURSOR: Graphics LCD Controller Cursor Register

This register contains the X and Y start dimensions for the Cursor of the GLCD Controller.

• GLCDLxMODE: Graphics LCD Controller Layer 'x' Mode Register ('x' = 0-2)

These registers contain the control for the enabling of the layer. They also support the control for the blending of the layer along with the blending type. Each layer can have its own color mode, which is also selected using this register. Bilinear filtering can be enabled to smooth edges.

• GLCDLxSTART: Graphics LCD Controller Layer 'x' Start Register ('x' = 0-2)

These registers contain the X and Y start dimensions of the layer to be used.

• GLCDLxSIZE: Graphics LCD Controller Layer 'x' SIZE Register ('x' = 0-2)

These registers contain the X and Y size of the layer to be used.

• GLCDLxBADDR: Graphics LCD Controller Layer 'x' Base Address Register ('x' = 0-2)

These registers contain the X and Y start address in memory for the frame buffer to be accessed by the layer.

• GLCDLxSTRIDE: Graphics LCD Controller Layer 'x' Stride Register ('x' = 0-2)

These registers contain the distance from a frame buffer line to line-in memory. A stride is needed if the frame buffer is not stored continuously.

• GLCDLxRES: Graphics LCD Controller Layer 'x' Resolution Register ('x' = 0-2)

These registers contain the X and Y dimensions for the resolution of the layer.

GLCDINT: Graphics LCD Controller Interrupt Register

This register enables timing interrupts from the GLCD Controller, including HSYNC and VSYNC, as well as which type of edge trigger source to be used.

GLCDSTAT: Graphics LCD Controller Status Register

This register contains the status of the GLCD Controllers including the last row CSYNC, VSYNC, HSYNC, DE, and which state the GLCD Controller is in. The state can either be active or blanking.

• GLCDCLUTx: Graphics LCD Controller Global Color Lookup Table Register 'x' ('x' = 0-255)

These registers contain the global color lookup table component values used by the GLCD controller.

• GLCDCURDATAx: Graphics LCD Controller Cursor Data 'n' Register ('n' = 0-127)

These registers contain the color values for the 32 x 32 pixel Cursor that are to be used with the Cursor LUT.

• GLCDCURLUTx: Graphics LCD Controller Cursor LUT Register 'x' ('x' = 0-15)

These registers contain the 24-bit color values of the LUT used by the Cursor color LUT.

Table 54-1 provides a summary of all Graphics LCD (GLCD) Controller Special Function Registers (SFRs). Corresponding registers appear after the summaries, which include a detailed description of each bit.

Table 54-1: Graphics LCD Controller Register Map

Register Name	Bit Range	Bit 31/15	Bit 30/14	Bit 29/13	Bit 28/12	Bit 27/11	Bit 26/10	Bit 25/9	Bit 24/8	Bit 23/7	Bit 22/6	Bit 21/5	Bit 20/4	Bit 19/3	Bit 118/2	Bit 17/1	Bit 16/0
GLCDMODE	31:16	LCDEN	CURSOR EN	_	VSYNC POL	HSYNC POL	DEPOL	-	DITHER	VSYNC CYC	PCLK POL	-	PGRAMP EN	FORCE BLANK	_	_	_
GLCDMODE	15:0	—	_	—	_	_	_	YUV OUTPUT	FORMAT CLK	R	GBSEQ<2:)>	—	—	—	_	_
GLCDCLKCON	31:16	—	_	—	_	-	_	-	—	_	—	-	_	_	_	—	_
GEODOERGON	15:0	—	—			LPREFET	CH<5:0>			—	—				0IV<5:0>		
GLCDBGCOLOR	31:16				RED<									EN<7:0>			
GEODDOGOLOIX	15:0				BLUE<	<7:0>							ALPH	IA<7:0>			
GLCDRES	31:16	—	—	—	—							X<10:0>					
GEODINEO	15:0 —				—	RESY<10:0>											
GLCDFPORCH	31:16	—	—	—	—						FPOR	CHX<10:0>					
CEODITI CINCIT	15:0	—	—	—	—							CHY<10:0>					
GLCDBLANKING	31:16	—	—	—	—						BLANK	NGX<10:0:	>				
GEODDEANNING	15:0	—	—	—	—	BLANKINGY<10:0>											
GLCDBPORCH	31:16	—	—	—	—		BPORCHX<10:0>										
	15:0	—	—	—	—							CHY<10:0>					
	31:16	—	—	—	—		CURSORX<10:0>										
CEODOCINOCIN	15:0	—	—	—	_	CURSORY<10:0>											
GLCDL0MODE	31:16	LAYEREN	DISABIFIL	FORCE ALPHA	MUL ALPHA	_	_	_	_	ALPHA<7:0>							
	15:0		DESTBLE	ND<3:0>			SRCBLE	ND<3:0>		—	—	—	—		COLOR	/ODE<3:0>	
GLCDL0START	31:16	—	_	—	_							TX<10:0>					
ecobeded and	15:0	—	_	—	_							TY<10:0>					
GLCDL0SIZE	31:16	—	—	—	—							X<10:0>					
GEODEGOIZE	15:0	—	—	—	—							Y<10:0>					
GLCDL0BADDR	31:16								-	DR<31:16>							
GEOBEOBRIDBIN	15:0								BASEAD	DR<15:0>	-			-			
GLCDL0STRIDE	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—
GEODEGOTABE	15:0								STRID	E<15:0>							
GLCDL0RES	31:16	—	_	—	_							X<10:0>					
	15:0	—	—	—	—						RES	Y<10:0>					
GLCDL1MODE	31:16	LAYEREN		FORCE ALPHA	MUL ALPHA	_	_	_	_				ALPH	IA<7:0>			
	15:0		DESTBLE	ND<3:0>			SRCBLE	ND<3:0>			_	—	_		COLOR	/ODE<3:0>	
GLCDL1START	31:16		_	—	_						STAR	TX<10:0>					
GLODEISTARI	15:0	_	_		_						STAR	TY<10:0>					

DS60001379A-page 54-6

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: For the PIXELxy bits, 'x' = 0-31 and 'y' = 0-31 (i.e., GLCDCURDATA0 contains PIXEL00 through PIXEL07 with PIXEL00 in the most significant nibble).

	P				····	(
Register Name	Bit Range	Bit 31/15	Bit 30/14	Bit 29/13	Bit 28/12	Bit 27/11	Bit 26/10	Bit 25/9	Bit 24/8	Bit 23/7	Bit 22/6	Bit 21/5	Bit 20/4	Bit 19/3	Bit 118/2	Bit 17/1	Bit 16/0
GLCDL1SIZE	31:16	—		—	—						SIZE	X<10:0>					
GLODETSIZE	15:0	—		—	_		SIZEY<10:0>										
GLCDL1BADDR	31:16								BASEAD	DR<31:16>	•						
GLCDLIBADDR	15:0		BASEADDR<15:0>														
GLCDL1STRIDE	31:16	—		—	—	—	—	—	—	—	—	—	—	—		—	—
GLODETSTRIDE	15:0		STRIDE<15:0>														
GLCDL1RES	31:16		_	—	_		RESX<10:0>										
GEODETIKEO	15:0		_	—	_						RES	SY<10:0>					
GLCDL2MODE	31:16	LAYEREN	DISABIFIL	FORCE ALPHA	MUL ALPHA	_	-	-	-				ALPH	HA<7:0>			
	15:0		DESTBLE	ND<3:0>			SRCBLE	ND<3:0>		—	—	—	—		COLOR	MODE<3:0>	
	31:16	—	_	—	—		STARTX<10:0>										
GLCDL2START	15:0	—		_	—		STARTY<10:0>										
	31:16	—	—	1 —	—						SIZE	X<10:0>					
GLCDL2SIZE	15:0	—		—	—						SIZE	Y<10:0>					
GLCDL2BADDR	31:16		BASEADDR<31:16>														
GLCDLZBADDR	15:0		BASEADDR<15:0>														
GLCDL2STRIDE	31:16	—		—	—	—	—	—	—	—	—	—	—	—		—	—
GLCDL231 RIDE	15:0								STRID)E<15:0>							
GLCDL2RES	31:16	-	_	-	—						RES	X<10:0>					
GLUDLZKES	15:0	_	_	—	_						RES	SY<10:0>					
GLCDINT	31:16	IRQCON		-	—	-	—	-	-	-	—	_	-	-	—	-	-
GLODINI	15:0		_	—	_	_	—	_	_	_	_	_	_	—	—	HSYNCINT	VSYNCIN
GLCDSTAT	31:16	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	-
GLODSTAT	15:0		_	—	_	_	—	_	_	_	_	LROW	_	VSYNC	HSYNC	DE	ACTIVE
GLCDCLUTx	31:16	—	_	—	—	—	—	—	—				REI	D<7:0>			
('x' = 0-255)	15:0				GREEN	N<7:0>				BLUE<7:0>							
GLCDCURDATAX	31:16			/<3:0> ⁽¹⁾				/<3:0> ⁽¹⁾		PIXELxy<3:0> ⁽¹⁾			PIXELxy<3:0>(1)				
('x' = 0-127)	15:0		PIXELxy	/<3:0>(1)			PIXELxy	/<3:0> ⁽¹⁾			PIXELx	y<3:0> ⁽¹⁾			PIXEL	xy<3:0> ⁽¹⁾	
GLCDCURLUTx	31:16	_		—	—	—		—	—				REI	D<7:0>			
('x' = 0-15)	15:0	GREEN<7:0>										BLU	E<7:0>				

Table 54-1: Graphics LCD Controller Register Map (Continued)

 Legend:
 x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note
 1:
 For the PIXELxy bits, 'x' = 0-31 and 'y' = 0-31 (i.e., GLCDCURDATA0 contains PIXEL00 through PIXEL07 with PIXEL00 in the most significant nibble).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
31:24	LCDEN	CURSOR EN	_	VSYNC POL	HSYNC POL	DEPOL	_	DITHER
	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
23:16	VSYNC CYC	PCLKPOL	—	PGRAMP EN	FORCE BLANK		—	Ι
	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	-	-	-	-	-		YUV OUTPUT	FORMAT CLK
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
7:0	F	RGBSEQ<2:0	>	_	_		_	

Register 54-1: GLCDMODE: Graphics LCD Controller Mode Register

Legend	•
Legenu	•

- J						
R = Readable bit	W = Writable bit	U = Unimplemented bi	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31	LCDEN: LCD Controller Module Enable bit 1 = LCD Controller module is enabled 0 = LCD Controller module is not enabled
bit 30	CURSOREN: Programmable Cursor Enable bit 1 = Programmable cursor is enabled 0 = Programmable cursor is enabled
bit 29	Unimplemented: Read as '0'
bit 28	VSYNCPOL: Vertical Sync Polarity bit
	1 = VSYNC polarity is negative0 = VSYNC polarity is positive
bit 27	HSYNCPOL: Horizontal Sync Polarity bit
	1 = HSYNC polarity is negative0 = HSYNC polarity is positive
bit 26	DEPOL: DE Polarity bit
	1 = DE polarity is negative0 = DE polarity is positive
bit 25	Unimplemented: Read as '0'
bit 24	DITHER: Dithering Enable bit
	1 = Dithering is enabled0 = Dithering is not enabled
bit 23	VSYNCCYC: Vertical Sync for Single Cycle Per Line Enable bit
	1 = VSYNC for a single cycle per line is enabled0 = VSYNC for a single cycle per line is not enabled
bit 22	PCLKPOL: Pixel Clock Out Polarity bit
	1 = Pixel clock out polarity is negative0 = Pixel clock out polarity is positive
bit 21	Unimplemented: Read as '0'
bit 20	PGRAMPEN: Palette Gamma Ramp Enable bit
	1 = Palette gamma ramp is enabled0 = Palette gamma ramp is not enabled

Register 54-1: GLCDMODE: Graphics LCD Controller Mode Register (Continued)

- bit 19 FORCEBLANK: Force Output to Blank bit
 - 1 = Forces output to blank
 - 0 = No effect
- bit 18-10 Unimplemented: Read as '0'
- bit 9 YUVOUTPUT: YUV Output Enable bit
 - 1 = YUV is enabled
 - 0 = RGB is enabled
- bit 8 FORMATCLK: Formatting Clock Divide Enable bit
 - 1 = Formatting clock is not divided
 - 0 = Formatting clock is divided
- bit 7-5 RGBSEQ<2:0>: RGB Sequential Mode Enable bit
 - 111 **= BT.656**
 - 110 = YUYV
 - 101 = Reserved
 - 100 = Reserved
 - 011 = Reserved
 - 010 = Reserved
 - 001 = Reserved
 - 000 = Parallel RGB (RGB888, RGB666, RGB323)
- bit 4-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	_	_	_	_	_	—	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	_	_	_	_	_	—	_		
15.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	LPREFETCH<5:0>							
7:0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0		—			CLKDI	V<5:0>				

Register 54-2: GLCDCLKCON: Graphics LCD Controller Clock Control Register

Legend:

11	Legena.						
I	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-	n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-14 Unimplemented: Read as '0'

bit 13-8 LPREFETCH<5:0>: Lines Prefetch bits

These bits represent the number of lines to be prefetched before starting the frame (through DMA). The maximum value is 2^{LPREFETCH} = 32.

bit 7-6 Unimplemented: Read as '0'

- bit 5-0 **CLKDIV<5:0>:** Clock Divider bits
 - 111111 = Reserved 111110 = Reserved . . 011111 = Divided by 31 01110 = Divided by 30 011101 = Divided by 29 . . . 000011 = Divided by 3 000010 = Divided by 2 000001 = Divided by 1 000000 = Divided by 0

Note:	If the value of CLKDIV<5:0> is even, PCLK = (PLL_CLOCK/CLOCKDIV) with a duty cycle of 50%. If the
	value of CLKDIV<5:0> is odd, PCLK = (PLL_CLOCK/CLOCKDIV) with a duty cycle of 60 to 40%.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	RED<7:0>									
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	GREEN<7:0>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	BLUE<7:0>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	ALPHA<7:0>									

Register 54-3: GLCDBGCOLOR: Graphics LCD Controller Background Color Register

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 **RED<7:0>:** Color Red as Background bits

These bits specify that the color red is to be used as the background color.

bit 23-16 **GREEN<7:0>:** Color Green as Background bits These bits specify that the color red is to be used as the background color.

bit 15-8 **BLUE<7:0>:** Color Blue as Background bits These bits specify that the color red is to be used as the background color. bit 7-0 **ALPHA<7:0>:** Color Alpha as Background bits

These bits specify that the color alpha is to be used as the background color.

Note: If all of the bits in this register are set (RED, GREEN, BLUE and ALPHA), RGBA color is used as the background.

Negister .	Register 34-4. GLCDRES. Graphics ECD Controller Resolution Register									
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	—	—	_	_	—		RESX<10:8>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	RESX<7:0>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	—	_	—		RESY<10:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				RESY<	<7:0>					

Register 54-4: GLCDRES: Graphics LCD Controller Resolution Register

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26-16 **RESX<10:0>:** X Dimension Pixel Resolution bits These bits specify the pixel resolution for the X dimension.

bit 15-11 Unimplemented: Read as '0'

bit 10-0 **RESY<10:0>:** Y Dimension Pixel Resolution bits These bits specify the pixel resolution for the Y dimension.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
31:24	—	—	—		-	FP	ORCHX<10:	8>		
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	FPORCHX<7:0>									
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	—	_	_	FP	ORCHY<10:	8>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				FPORCH	Y<7:0>					

Register 54-5: GLCDFPORCH: Graphics LCD Controller Front Porch Register

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

- bit 26-16 **FPORCHX<10:0>:** X Dimension Front Porch Lines bits These bits specify the front porch X dimension lines.
- bit 15-11 Unimplemented: Read as '0'
- bit 10-0 **FPORCHY<10:0>:** Y Dimension Front Porch Pixel Clocks bits These bits specify the front porch Y dimension pixel clocks.

Register 54-6:	GLCDBLANKING: Grau	ohics LCD Controller Blanking Register	
nogiotor e i ei			

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	—	—	—	_	—	BLA	NKINGX<10):8>		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	BLANKINGX<7:0>									
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	—	_	_	BLA	NKINGY<10):8>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				BLANKING	GY<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26-16 BLANKINGX<10:0>: X Dimension Blanking Period bits

These bits specify the HSYNC pulse length for the X dimension blanking period.

bit 15-11 Unimplemented: Read as '0'

bit 10-0 **BLANKINGY<10:0>:** Y Dimension Blanking Period bits These bits specify the VSYNC lines for the Y dimension blanking period.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	—	—	—		-	BP	ORCHX<10:	8>		
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	BPORCHX<7:0>									
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	—	_	_	BP	ORCHY<10:	8>		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				BPORCH	Y<7:0>					

Register 54-7: GLCDBPORCH: Graphics LCD Controller Back Porch Register

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

- bit 26-16 BPORCHX<10:0>: X Dimension Back Porch Lines bits These bits specify the front porch X dimension lines.
- bit 15-11 Unimplemented: Read as '0'
- bit 10-0 **BPORCHY<10:0>:** Y Dimension Back Porch Pixel Clocks bits These bits specify the front porch Y dimension pixel clocks.

<u> </u>										
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	—	—	—	_	—	CU	RSORX<10:	8>		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	CURSORX<7:0>									
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	—	_	_	CU	RSORY<10:	8>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				CURSOR	Y<7:0>					

Register 54-8: GLCDCURSOR: Graphics LCD Controller Cursor Register

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26-16 **CURSORX<10:0>:** Cursor X Dimension Position bits These bits specify the X dimension position of the cursor

bit 15-11 Unimplemented: Read as '0'

bit 10-0 **CURSORY<10:0>:** Cursor Y Dimension Position bits These bits specify the Y dimension position of the cursor

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
31:24	LAYEREN	DISABIFIL	FORCE ALPHA	MUL ALPHA	—	—	—	—	
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10				ALPHA	<7:0>				
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	DESTBLEND<3:0>				SRCBLEND<3:0>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0		_	_	_		COLORM	ODE<3:0>		

Register 54-9: GLCDLxMODE: Graphics LCD Controller Layer 'x' Mode Register ('x' = 0-2)

7:0	_	—	—	_		COLORM	10DE<3:0>					
Legend:												
R = Read	able bit		W = Writable	e bit	U = Unimple	emented bit,	read as '0'					
-n = Value	e at POR		'1' = Bit is se	t	'0' = Bit is cl	leared	x = Bit is un	known				
bit 31	LAYEREN: Layer Enable bit											
	1 = Layer is enabled											
	0 = Layer is not enabled											
bit 30	DISABIFIL: D	DISABIFIL: Disable Bilinear Filtering bit										
	1 = Bilinear filtering is enabled											
	0 = Bilinear fil	ltering is not e	nabled									
bit 29	FORCEALPH	IA: Force Alph	na with Globa	l Alpha bit								
	1 = Force alpha with global alpha is enabled											
	0 = Force alpha with global alpha is not enabled											
bit 28	MULALPHA: Premultiply Image Alpha bit											
	1 = Premultiply image alpha is enabled											
	0 = Premultiply image alpha is not enabled											
bit 27-24	Unimplement	ted: Read as	'0'									
bit 23-16	ALPHA<7:0>	: Layer Alpha	bits									
	These bits contain the Layer Alpha value ranging from 0 to 0xFF.											
bit 15-12	DESTBLEND	<3:0>: Destin	ary Blending	Function bits								
	1111 = Reserved											
	1110 = Reser	rved										
	1101 = Blend inverted destination											
	1100 = Reser											
	1011 = Reser 1010 = Blend		ation									
	1001 = Reser											
	1000 = Reser	rved										
	0111 = Blend	l inverted sour	rce and inverte	ed global								
	0110 = Blend	0										
	0101 = Blend											
	0100 = Blend 0011 = Blend		and alpha glo	odal								
	0011 = Blend											
	0001 = Blend	I white										

Register 54-9: GLCDLxMODE: Graphics LCD Controller Layer 'x' Mode Register ('x' = 0-2) (Continued)

bit 11-8 SRCBLEND<3:0>: Source Blending Function bits

- 1111 = Reserved
- 1110 = Reserved
- 1101 = Blend inverted destination
- 1100 = Reserved
- 1011 = Reserved
- 1010 = Blend alpha destination
- 1001 = Reserved
- 1000 = Reserved
- 0111 = Blend inverted source and inverted global
- 0110 = Blend inverted global
- 0101 = Blend inverted source
- 0100 = Blend alpha source and alpha global
- 0011 = Blend alpha global
- 0010 = Blend alpha source
- 0001 = Blend white
- 0000 = Blend black
- bit 7-4 Unimplemented: Read as '0'

bit 3-0 COLORMODE<3:0>: Color Mode bits

- 1111 = Reserved
- 1110 = Reserved
- 1101 = Reserved
- 1100 = Reserved
- 1011 = RGB888 color format
- 1010 = YUYV color format
- 1001 = L4 gray scale/palette format
- 1000 = L1 gray scale/palette format
- 0111 = L8 gray scale/palette format
- 0110 = 32-bit ARGB8888 color format
- 0101 = 16-bit RGB565 color format
- 0100 = 8-bit RGB332 color format
- 0011 = Reserved
- 0010 = 32-bit RGBA8888 color format
- 0001 = 16-bit RGBA5551 color format
- 0000 = 8-bit color palette look-up table (LUT8)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31.24	—				—	S	TARTX<10:8	~
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				STARTX	(<7:0>			
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	—	_	_	_	—	S	TARTY<10:8	~
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				STARTY	<7:0>			

Register 54-10: GLCDLxSTART: Graphics LCD Controller Layer 'x' Start Register ('x' = 0-2)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

- bit 26-16 STARTX<10:0>: Layer Start X Dimension bits
 - These bits specify the pixel offset of the starting X dimension of the layer.
- bit 15-11 **Unimplemented:** Read as '0'
- bit 10-0 **STARTY<10:0>:** Layer Start Y Dimension bits These bits specify the pixel offset of the starting Y dimension of the layer.

Register 54-11: GLCDLxSIZE: Graphics LCD Controller Layer 'x' SIZE Register ('x' = 0-2)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
31:24	—	—	—	_	—	5	SIZEX<10:8>	ZEX<10:8> R/W-0 R/W-0		
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16				SIZEX	<7:0>					
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
15:8	—	_	—	_	_	SIZEY<10:8>				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				SIZEY	<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26-16 SIZEX<10:0>: Layer Size X Dimension bits

These bits specify the pixel size of the layer in the X dimension.

- bit 15-11 Unimplemented: Read as '0'
- bit 10-0 **SIZEY<10:0>:** Layer size Y Dimension bits These bits specify the pixel size of the layer in the Y dimension.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04-04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24				BASEADD	R<31:24>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	BASEADDR<23:16>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	BASEADDR<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				BASEADE)R<7:0>				

Register 54-12: GLCDLxBADDR: Graphics LCD Controller Layer 'x' Base Address Register ('x' = 0-2)

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-0 **BASEADDR<31:0>:** Base Address of the Framebuffer bits These bits specify the base address of the framebuffer.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24		—	_			_	-		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—	_	_	_	_	_	_	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8		STRIDE<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				STRIDE	<7:0>				

Register 54-13: GLCDLxSTRIDE: Graphics LCD Controller Layer 'x' Stride Register ('x' = 0-2)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 STRIDE<15:0>: Layer Stride bits

These bits specify the distance from line to line in bytes.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	_	_	_	—	I	RESX<10:8>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16				RESX<	<7:0>			R/W-0 R/W-0		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	—	_	_	_	—	I	RESY<10:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				RESY<	<7:0>					

Register 54-14: GLCDLxRES: Graphics LCD Controller Layer 'x' Resolution Register ('x' = 0-2)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26-16 **RESX<10:0>:** X Dimension Layer Pixel Resolution bits These bits specify the layer pixel resolution in the X dimension.

bit 15-11 Unimplemented: Read as '0'

bit 10-0 **RESY<10:0>:** Y Dimension Layer Pixel Resolution bits These bits specify the layer pixel resolution in the Y dimension.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	IRQCON	—	_	—	—	-	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	-	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	_	_	_	—	—	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
7:0	_	—	_	_	_	_	HSYNCINT	VSYNCINT

Register 54-15: GLCDINT: Graphics LCD Controller Interrupt Register

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 IRQCON: IRQ Triggering Control bit

1 = Edge triggering is enabled

0 = Level triggering is enabled

- bit 30-2 Unimplemented: Read as '0'
- bit 1 HYSNNCINT: HSYNC Interrupt Enable bit 1 = HSYNC interrupt is enabled 0 = HSYNC interrupt is not enabled
- bit 0 VSYNCINT: VSYNC Interrupt Enable bit
 - 1 = VSYNC interrupt is enabled

0 = VSYNC interrupt is not enabled

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—			—		—	-
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—	_	_	_	_	—	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		—	_	_	_	-	—	_
7.0	U-0	U-0	R-0	U-0	R-0	R-0	R-0	R-0
7:0		—	LROW		VSYNC	HSYNC	DE	ACTIVE

Register 54-16: GLCDSTAT: Graphics LCD Controller Status Register

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is

bit 31-6 Unimplemented: Read as '0'

bit 5 LROW: Last Row bit

- 1 = Last row is currently being displayed
- 0 = Last row is not currently being displayed

bit 4 Unimplemented: Read as '0'

- bit 3 **VSYNC:** VSYNC Signal Level bit This bit returns the VSYNC signal level.
- bit 2 **HSYNC:** HSYNC Signal Level bit This bit returns the HSYNC signal level.

bit 1 **DE:** DE Signal Level bit This bit returns the DE signal level.

bit 0 **ACTIVE:** Active bit

- 1 = LCD Controller is not in active vertical blanking
- 0 = LCD Controller is in active vertical blanking

= Bit is unknown

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	_	_	_	_	_	_	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	RED<7:0>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	GREEN<7:0>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	BLUE<7:0>								

Register 54-17: GLCDCLUTx: Graphics LCD Controller Global Color Lookup Table Register 'x' ('x' = 0-255)

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16 RED<7:0>: Global Color Lookup Table Red Component bits

bit 15-8 **GREEN<7:0>:** Global Color Lookup Table Green Component bits

bit 7-0 BLUE<7:0>: Global Color Lookup Table Blue Component bits

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	4 PIXELxy<3:0> ⁽¹⁾				PIXELxy<3:0> ⁽¹⁾			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	PIXELxy<3:0> ⁽¹⁾			PIXELxy<3:0> ⁽¹⁾				
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	PIXELxy<3:0> ⁽¹⁾			PIXELxy<3:0> ⁽¹⁾				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		PIXELxy	<3:0> ⁽¹⁾	•		PIXELxy	/<3:0> ⁽¹⁾	

Register 54-18: GLCDCURDATAx: Graphics LCD Controller Cursor Data 'n' Register ('n' = 0-127)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 PIXELxy<3:0>: Pixel 'xy' Color Lookup bits⁽¹⁾

bit 27-24 **PIXELxy<3:0>:** Pixel 'xy' Color Lookup bits⁽¹⁾

bit 23-20 **PIXELxy<3:0>:** Pixel 'xy' Color Lookup bits⁽¹⁾

bit 19-16 **PIXELxy<3:0>:** Pixel 'xy' Color Lookup bits⁽¹⁾

bit 15-12 **PIXELxy<3:0>:** Pixel 'xy' Color Lookup bits⁽¹⁾ bit 11-8 **PIXELxy<3:0>:** Pixel 'xy' Color Lookup bits⁽¹⁾

bit 7-4 **PIXELXy<3:0>:** Pixel xy Color Lookup bits⁽⁷⁾

bit 3-0 **PIXELxy<3:0>:** Pixel 'xy' Color Lookup bits⁽¹⁾

Note 1: For the PIXELxy bits, 'x' = 0-31 and 'y' = 0-31 (i.e., GLCDCURDATA0 contains PIXEL00 through PIXEL07 with PIXEL00 in the most significant nibble).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	_	_		-			—	
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	RED<7:0>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	GREEN<7:0>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	BLUE<7:0>								

Register 54-19: GLCDCURLUTx: Graphics LCD Controller Cursor LUT Register 'x' ('x' = 0-15)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16 RED<7:0>: Cursor Lookup Table Red Component bit

bit 15-8 **GREEN<7:0>:** Cursor Lookup Table Green Component bit

bit 7-0 BLUE<7:0>: Cursor Lookup Table Blue Component bit

Note: The bits in this register contain the 8-bit RGB color value (0-255).

54.3 OPERATION

The GLCD Controller will continuously refresh the display unit from a defined display buffer while the GPUs access the memory. The refresh rate, resolution, and color depth of the chosen display are used to determine the parameters of the controller.

The GLCD Controller video timing is designed to be easily programmed using timing information. Figure 54-2 shows how the parameters are defined.




Figure 54-2: Video Timing Generation Definitions

Video Timing requires timing parameters for the vertical and horizontal sections. The horizontal timing is all pixel clock-based while the vertical timing is all line-based.

The Controller Video timing is designed using timing information in the same format as X11 Modeline definitions. Equation 54-1 through Equation 54-3 can be used to determine the modeline Front Porch, Back Porch, and Blanking Period.

Equation 54-1: X11 Modeline Horizontal Front Porch Timing

FPORCHX = *Resolution X* + *Front Porch*

Equation 54-2: X11 Modeline Horizontal Blanking Timing

BLANKINGX = FPORCHX + Blanking

Equation 54-3: X11 Modeline Horizontal Back Porch Timing

BPORCHX = BLANKINGX + Back Porch X

The equations for vertical timing (Equation 54-4 through Equation 54-6) are similar to the horizontal timing, but now they are based on a line basis instead of just a pixel clock cycle.

Equation 54-4: X11 Modeline Vertical Front Porch Timing

FPORCHY = *Resolution Y* + *Front Porch Y*

Equation 54-5: X11 Modeline Vertical Blanking Timing

BLANKINGY = FPORCHY + Blanking Y

Equation 54-6: X11 Modeline Vertical Back Porch Timing

BPORCHY = BLANKINGY + Back Porch Y

The frame rate can be derived from the total width and height of the display, see Equation 54-7. The total width and height are also known as horizontal and vertical periods.

Equation 54-7: X11 Modeline Frame Rate

Frame Rate = GCLK Frequency/(BPORCHY x BPORCHY)

Table 54-2 provides the relationship of the display signals to the different parameters of the display controller.

Table 54-2: Display Signal Timing Control Summary

Display Signals	Timing Controlled by Parameters			
VSYNC	FPORCHY, RESY, BLANKINGY, BPORCHY			
HSYNC	FPORCHX, RESX, BLANKINGX, BPORCHX			
DE	HSYNC, VSYNC			

Since HSYNC and VSYNC are signals that the display depends on to time sampling of valid data, the overall timing of HSYNC and VSYNC to DE, and valid data must meet the requirement of the display specifications. If the proper requirements are not met, an image may appear on the LCD, but it will be corrupted.

Table 54-3 provides a sample of the configuration of a WVGA TFT display. The WVGA TFT display has the following typical parameters taken from its specifications document:

- Display Clock Period 33 ns
- Horizontal Period 928 Clocks
- Horizontal Front Porch 40 Clocks
- Horizontal Back Porch 88 Clocks
- Vertical Period 525 Lines
- Vertical Front Porch 13 Lines
- Vertical Back Porch 32 Lines

Parameter	Register	Register Bit(s)	Value	Description
Display Data Bus Enable	GLCDxMODE (Register 54-9)	COLORMODE	0x0101	Display uses all 16-bit data lines so all data bus pins are enabled.
Display Width	GLCDxRES	RESX	800	Active frame width.
Display Height	(Register 54-14)	RESY	480	Active frame height.
Display Width Total	GLCDBLANKING	BLANKINGX	928	Taken from Equation 54-2.
Display Height Total	(Register 54-6)	BLANKINGY	525	Taken from Equation 54-5.
Display Clock Sampling Edge		PCLKPOL	1	Display samples data on the falling edge.
Data Enable Signal Active Level	GLCDMODE	DENPOL	0	Signal is active-high.
VSYNC Signal Active Level	(Register 54-1)	VSYNCPOL	0	Signal is active-low.
HSYNC Signal Active Level		HSYNCPOL	0	Signal is active-low.
VSYNC Start	GLCDFPORCH	FPORCHY	493	Taken from Equation 54-4.
HSYNC Start	(Register 54-5)	FPORCHX	840	Taken from Equation 54-1.
VSYNC Length	GLCDBPORCH	BPORCHY	528	Taken from Equation 54-6.
HSYNC Length	(Register 54-7)	BPROCHX	968	Taken from Equation 54-3.
Enable Display Controller	GLCDMODE (Register 54-1)	LCDEN	1	Turn on the display controller.

Table 54-3:	WVGA TFT Display Sample Configuration
-------------	---------------------------------------

A typical modeline for this display would be as follows:

800x480 @ 60.00 Hz pclk: 30 MHz

Modeline "800x480_60.00" 30 800 840 928 968 480 493 494 526 -HSync +Vsync

54.3.1 TFT Display Interface

The polarity of the GLCD Controller timing output lines can be changed using the GLCDMODE register (Register 54-1). The pixel clock (GCLK) speed is generated from the GLCDCLKCON register. The speed of this clock should match the timing specifications of the TFT LCD in use.

The display controller continuously reads data from the display buffer and outputs it to the display with the display clock, vertical and horizontal synchronization signals, and enable signal configured to the specifications of the display. Timing of the synchronization signals, polarity of the signals, and required frame rate of the display are determined from the display specifications and translated to values to be programmed into the registers of the display controller.

Different output modes are available through the RGBSEQ<2:0> bits (GLCDMODE<2:0>). To see an image from a frame buffer on a given TFT display at least one layer will need to be defined and set up, refer to 54.4 "Serial Output Formats".




Figure 54-3: TFT Display Active Frame Timing

54.3.2 Background Color and Layers

The GLCD Controller supports up to three layers sourced from data memory inside the PIC. The main control register for each layer is the GLCDLxMODE register (Register 54-9). Each layer can have separate color modes, alpha blending, and filtering attributes.

The GLCD Controller layering starts with a 24-bit background color (RGBA), which is applied on the entire screen. If it is not needed, the background register fields can be left blank. The next layer is applied on top of that with a requested blending method. The background color can be used for the blending of two layers and for global values, such as alpha blending and palettes. Its main control register is GLCDBGCOLOR (Register 54-3). If no layer is defined, the background color will only be displayed on the LCD.

The base frame address is registered inside the GLCDLxBADDR register memory regions (Register 54-12). If the frame buffer is not mapped continuously, the STRIDE<15:0> bits (GLCDLxSTRIDE<15:0>) can be used to add the spacing between the frame lines. The layers overlap in a manner where layer 2 overlaps 1 and so forth. This is not configurable

For each layer, a start GLCDLxSTART (Register 54-10) location and the visible size GLCDLxSIZE (Register 54-11) are needed with a resolution GLCDLxRES (Register 54-14). Alpha Blending takes place if desired.

If no background is desired, the start x,y coordinates can be placed on (0,0) and GLCDLxSIZE can be equal to resolution, GLCDLxRES. In stating this, take note that layers can have different resolutions depending on the layer needs.

In addition, each layer has a choice of color output modes that can be controlled using the COLORMODE<3:0> bits (GLCDLxMODE<3:0>).




Figure 54-4: Layer, Background Display, and Blending Definition

54.3.3 Blending Modes

Blending can be done on a pure layer basis using the DESTBLEND<3:0> bits (GLCDLxMODE<15:12>). The destination refers to the current layer. The source refers to the previous layer. The global refers to the background layer, which is a fixed color.

Each layer is blended on top of the previous generated blended layer with the following function: c = cs * Fs + cd * Fd.

Table 54-4 lists the supported blending modes for the *Fs* and *Fd* functions.


Binary	Function	Fs	Fd
0000	Blend 0s	0	0
0001	Blend 1s	1	1
0010	Blend Alpha Source	as	as
0011	Blend Alpha Global	ag	ag
0010	Blend Alpha Source and Global	as * ag	as * ag
0101	Blend inverted Source	1-as	1 - as
0110	Blend Inverted Global	1 - ag	1 - ag
0111	Blend inverted source and global	l - (as * ad)	l - (as * ag)
1010	Blend Alpha Destination	ad	ad
1101	Blend Inverted Destination	1-ad	1 - ad

 Table 54-4:
 Supported Blending Modes

54.3.4 Cursor Control

If enabled, the GLCD Controller can support a hardware overlay cursor. This programmable cursor is a fully programmable 32x32 pixel,16-color, and 4-bit cursor with a programmable bit pattern and CLUT memory. Both the cursor pattern and CLUT memory are programmable. Color 0 is reserved for transparency, while the other 15 colors can be set to any 24-bit value using the 16 GLCDCURLUTx registers (Register 54-19). The x,y position of the cursor can be set using the GLCDCURSOR register. Figure 54-5 shows the outline of the 32 pixel x 32 line cursor image of a red arrow. Each individual pixel of the 32 x 32 pixel pattern can be programmed using the 127 GLCDCURDATAx registers (Register 54-18), each of which contains a pixel block of eight specific pixel locations.





54.3.5 Palette Control

If an 8-bit palettized color mode is enabled using the PGRAMPEN bit (GLCDMODE<21>), the CLUT memory must be programmed. The GLCDCLUTx registers (Register 54-17) have 256 8 x 3 color bit fields, which hold the RGB value for each of the 256 colors in the palette. The same registers can be used to map RGB values to new RGB values for the purpose of gamma correction. In this mode, the memory area containing the color data to the display will contain the LUT indexes instead of actual color data. Then, the LUT maps these indexes to the color values contained in the palette registers before being sent to the LCD display.

54.4 SERIAL OUTPUT FORMATS

The GLCD controller also supports serial output formats, such as BT.656, Two-Phase Serial 12-bit, Serial 4-beat (RGBA), and Serial 3-beat (RGB) through RGBSEQ<2:0> bits (GLCDMODE<7:5>).

These serial modes have a specific timing requirement and the output is driven on only certain pins. Figure 54-6 through Figure 54-9 represent the timing diagram of the specific modes and data formats.

Figure 54-6: Byte Serial Timing (RGB-3)

Display Clock Data Enable	
GD<7:2>; GD<15:14>	

Figure 54-7: Byte Serial Timing (RGBA-4)




Figure 54-8: Byte Two-Phase 12-bit Mode

BT.656 Timing						
GD<11:0>	<u> </u>	P00a (P00b	(P01a	<u>b </u>	<u>P02b (P03a</u>)	(<u>P03b</u>
isplay Clock Data Enable						

Display Clock Data Enable	/ L									
GD<7:0>	SOF	χυ	<u>χ</u> Υ	(V)	(Y)	U)	Y	(V)	(Y	EOF

54.5 INTERRUPTS

The Graphics LCD Controller module provides two interrupts for horizontal (HSYNC) and vertical (VSYNC) timing. These interrupts can be edge-triggered or level-triggered depending on application requirements. The VSYNC interrupt can be used to monitor the refresh rate of the screen. The HSYNC interrupt can be used to keep track of which line the GLCD Controller is currently displaying.

The GLCDSTAT register (Register 54-16) can be used to check the current status of the controller including the VSYNC, HSYNC, DE levels. The ACTIVE bit (GLCDSTAT<0>) states whether the controller is in an active or blanking period.

54.6 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32 device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to Graphics LCD (GLCD) Controller include the following:

Title

Application Note #

N/A

No related application notes at this time.

Note: Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32 family of devices.

54.7 REVISION HISTORY

Revision A (January 2017)

This is the initial released version of this document.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoo, KEELoo logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-1327-1

© 2017 Microchip Technology Inc.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

Germany - Garching Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820