



1988 DATA BOOK

CATALYST

President's Message

January 1988

Dear Customer,

Catalyst Semiconductor is a company founded in 1985, whose objective is to provide innovative solutions to integrated circuits utilizing non-volatile memory.

Our long term strategic alliances with major semiconductor manufacturers give us the credibility and stability to offer quality products at competitive prices in high volumes. We maintain strict quality controls over our foundries to guarantee the high quality and reliability of our products.

Our worldwide sales, marketing, and applications network is committed to support your requirements. Our pledge is to be partners in innovation with our customers. It is our charter to be leaders in new product design and introductions.

alleft

B.K. Marya

President & Chairman

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Catalyst Semiconductor's products are not authorized for use as critical components in life support devices or systems.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

LIMITED WARRANTY

Devices sold by Catalyst Semiconductor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Catalyst Semiconductor, Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement.

Catalyst Semiconductor, Inc. makes no warranty of merchantability or fitness for any purpose. Catalyst Semiconductor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice. Catalyst Semiconductor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Catalyst Semiconductor, Inc. product. No other circuits, patents, licenses are implied. CATALYST

NVRAMS	1
EEPROMS	2
EPROMS	3
SRAMS	4
SMART CARD	
MICROCOMPUTERS	5
APPLICATION NOTES	6
PACKAGE INFORMATION	7
CROSS REFERENCE	8
REPRINTS	9
SALES OFFICES	10



ASEEDTM indicates application-specific EE devices.

The '/I' indicates industrial temperature range parts.

TABLE OF CONTENTS

PREFACE	I - XIV
	III
RELIABILITY AND QUALITY	v.
NVRAMS	1-1
CAT22C10 /I 256-bit serial (64 x 4)	1-3
CAT22C12 /I 1K-bit serial (256 x 4)	1-11
CAT24C44 /I 256-bit serial (16 x 16)	1-19
EEPROMS	2-1
CAT93C46 1K-bit serial (64 x 16 or 128 x 8)	2-3
CAT59C11 1K-bit serial (64 x 16 or 128 x 8)	2-11
CAT59C11A 1K-bit serial (64 x 16 or 128 x 8)	2-19
CAT59C11 I 1K-bit serial (64 x 16 or 128 x 8)	2-35
CAT35C102 2K-bit serial (128 x 16 or 256 x 8)	2-43
CAT35C202 2K-bit serial (128 x 16 or 256 x 8)	2-51
CAT29C16A /(16K bit serial (256 x 16 or 512 x 8)	2-59
CAT28C17A / 16K-bit (2K x 8)	2-07
CAT28C64A 64K-bit (8K x 8)	2-83
CAT28C256 256K-bit (32K x 8)	2-91
EPROMS	3-1
CAT2764A 64K-bit (8K x 8)	3-3
CAT27128A 128K-bit (16K x 8)	3-9
CAT27256 256K-bit (32K x 8)	3-15
CAT27512 512K-DIL (04K X 8)	3-21
CAT27HC256 256K-bit (32Kx 8)	3-37
SRAMS	4-1
CAT71C88 64K-bit (16K x 4)	4-3
CAT71C256 256K-bit (32K x 8)	4-9
CAT71C256L 256K-bit (32K x 8)	4-15
MICROCOMPUTERS	5-1
CAT62C580	5-3
CAT62C780	5-13
APPLICATION NOTES	6-1
AN-1 Serial EEPROMS In Shared I/O Configuration	6-3
AN-2 Senar EEPROM Programming Time Optimization AN-3 CAT93C46/CAT35C102 to 8051 Communication	6-7 6-9
	74
	7-1
PACKAGES	7-3
DIE PRODUCTS	7-10
CROSS REFERENCE	8-1
REPRINTS	9-1
SALES OFFICES	10-1

CATALYST RELIABILITY AND QUALITY ASSURANCE

A commitment to outstanding Quality and Reliability is an integral part of the Catalyst corporate policy. This is embodied in a comprehensive quality program which is extensively documented and structured to meet the highest standards of the most discriminating customer. This program assures quality at all phases of the production process and provides for the prevention and ready detection of discrepancies and for timely and positive corrective action. The quality and reliability programs utilized at Catalyst can be divided into the following areas:

- 1) Design-in quality and reliability
- 2) Document Control
- 3) Incoming inspection
- 4) Material Traceability
- 5) In-Line Inspection
- 6) Subcontractor Control
- 7) Comprehensive qualification programs
- 8) Ongoing monitors
- 9) Thorough production testing
- 10) Continued quality and reliability improvement
- 11) Customer Service

By definition, quality is conformance to specification, whether process or procedures, electrical or mechanical, customer or Catalyst Semiconductor, Inc. Similarly, reliability is continued conformance to specification. Therefore, it is necessary for the Quality and Reliability group to be involved in all phases of the design and manufacturing process.

1) Designed in Quality and Reliability

The Catalyst Q/R program begins at the process design as well as circuit design level.

For example:

- Parametric margins for device operations are above and beyond those necessary to simply meet specification.

- Special attention is paid to electrostatic discharge protection (ESD). Every pin is designed to withstand 2000V minimum (Human Body model).

- Attention is also paid to layout and process sensitive problems such as CMOS latch-up. Every device must meet rigid standards and test conditions well beyond those anticipated in normal operation.

- Reliability failure rate and process parameter requirements for qualification are clearly documented for all products at or prior to product conception thereby helping to assure the highest standards of quality and reliability. These standards must be demonstrated at qualification. The involvement of quality and reliability personnel as part of the development team assures that a product manufactured under state-of-the-art technology will continue to be a useful product well into the future.

2) Document Control

The document control group maintains control over all manufacturing specifications, lot travelers, procurement specification and drawings, reticle tapes, and test programs.

They also are charged with the generation and translation of customer specification requirements into Catalyst internal travelers, specifications, and procedures.

Any and all changes to specifications are subject to approval by Engineering and Manufacturing managers.

See Fig. 1 block diagrams on document control.

RELIABILITY AND QUALITY

3) Incoming Inspection

For all purchased materials the manufacturer is required to maintain a high product quality level. The manufacturer's facility must also meet the requirements of Catalyst QC and is subject to periodic audit to verify that the manufacturer is following the required quality procedures and keeping proper records. All manufacturers must be qualified before their aterials may be used in production.

Incoming inspection is performed on each lot of material, with the individual purchasing specification for that material as a standard to determine defective mataerial. Those lots that do not meet the standard are rejected and returned to the manufacturer. The manufacturer must then analyze and report on the failures, stating what corrective action is being performed to correct the problem. Those actions are reviewed by Catalyst and, upon approval, are accepted by Catalyst for implementation by the manufacturer.

4) Material Traceability

Catalyst maintains a complete history of production lots, from incoming to outgoing inspection. Incoming material is inspected and assigned a lot number that is referenced on production travelers thereby identifying that material throughout the production process. In addition, all assembled units are marked with a lot number which provides the neccessary traceability to determine any information about the history of the component or any material used to build that component.

5) In-Line Inspection

Manufacturing facilities used to build Catalyst products are carefully monitored and audited for adequate QC and QA procedures and methods.

Among the myriad of process and quality control procedures that must be in operation the following is a sample:

- Incoming inspection of all materials such as chemicals, wafers, masks, and piece parts.

- Calibration and maintenance procedures of fab and test equipment.

- Environmental controls over temperature, relative humidity, particle content in clean air facilities, wafer resistivity and bacteria content in deionized water.

- Training procedures for operators. - Process monitor procedures, frequency and sampling plans.

- \overline{X} and R charts and evidence of corrective action response capability.

Experience has proven that such close control of operators, equipment, and environment is highly effective towards improved quality and increased yields.

Fig. 2 shows typical inprocess QC flows utilized by Catalyst vendors to control critical process steps in wafer fab, assembly, and test.

6) Subcontractor Control

All of Catalysts subcontractor facilities and procedures must be qualified before manufacturing is allowed to begin. Every product manufactured must meet Catalyst's quality standards. In preparation for manufacturing for Catalyst, the subcontractor is instructed to use only equipment, materials, conditions, and quality control procedures which are specified or approved by Catalyst. Based on Catalyst instructions, the subcontractor develops detailed manufacturing standards which are approved or qualified by Catalyst. During manufacturing, Catalyst provides the subcontractor with technical and quality control support. The subcontractor must submit process quality control reports periodically. In addition the subcontractors facility is subject to periodic audit by Catalyst, and the products are checked regularly against Catalyst quality standards.

A summary of the relationship between Catalyst and the subcontractor is shown in Fig. 3.

- Vendor qualification and monitoring data.

RELIABILITY AND QUALITY

7) Comprehensive Qualification Programs

Catalyst's extensive Qualification Program is the backbone of the quality program. Device, process, and package qualification programs are thoroughly documented and required failure rate criteria are established as part of the development cycle. Only engineering samples are allowed to be delivered without meeting the qualification criteria. The qualification programs have their basis and are in accordance with MIL-STD-883C.

Historically, memory products have been the test vehicle for bringing new technology to the marketplace. During qualification and subsequent reliability monitor program, the memory devices are thoroughly analyzed for failure mechanisms and the process technology altered to eliminate them. After completion of this process the technology is able to be transferred to other types of devices and products, i.e., the smart card micro.

For example, the following is a list of reliability tests necessary to be performed on the qualification of a new wafer fab technology for EEPROMs. Samples from the first 5 wafer lots must pass these tests:

- 1) 125° C operating life, 1000 hrs.
- 150° C data retention storage,1000 hrs. after 10K cycles.
- 3) Endurance cycle/bake @ 150° C.
- 4) Temp. cycle, -65 /+150° C, 1000 cycles
- 5) High voltage lifetest, 1000 hrs.
- 6) E.S.D. (1.5K /100pf), 2000 volts all pins
- 7) Latch-up sensitivity, 100 mA/pin

It is from these tests that information on infant mortality, long term failure rates, and associated failure mechanisms is determined. The data from these tests are published in a reliability report and made available to our customers.

Similarly, samples of a new package technology or facility must undergo their own extensive qualifica

tion to assure the highest standards in mechanical integrity.

8) Ongoing Monitor Program

While initial qualification is a key step in product introduction, it would be meaningless if products were not monitored throughout their product life. Each quarter production lots are randomly sampled for the monitor program and submitted to many of the same comprehensive tests used for initial qualification. As in the qualification process, any device failures are carefully analyzed using bench testers. microscopes, and S.E.M. to determine failure mechanisms and their importance to the process and the device. In this way, Catalyst reliability engineers can develop extensive data on long term problems that will quickly and accurately determine why a product may have failed and generate the necessary feedback to the applicable engineering groups.

An example of the monitor program for EEPROM technology:

- 1) 125° C operating life, 1000 hrs.
- 150° C data retention storage, 1000 hrs. after 10K cycles.
- 3) Endurance cycle/bake @ 150° C.
- 4) Temp cycles, 1000 cy, -65 /150° C.
- 5) H.A.S.T. test, 24 hrs., +5V, 94% R.H., 38 psi. *
- 6) Pressure Pot, 96 hrs. *
- (* Plastic package only)

As in qualification, reliability failure rate goals are clearly documented and results are carefully scrutinized to ensure goals are met.

9) Thorough Production Testing

Every device manufactured by Catalyst must be thoroughly tested for electrical functionality prior to shipment. Test programs are validated prior to qualification to ensure the required limits, as deter-

CATALYST

RELIABILITY AND QUALITY

mined in the data sheet for each product, are being met. Not only are the operating specifications carefully scrutinized, but also any and all reliability requirements must be checked. See Fig. 4.

For example, one of the most important specifications for EEPROMS is the ability to perform 10,000 write/erase cycles and have 10 years data retention. Catalyst has taken the position that all outgoing products will meet specifications including long term reliability requirements. Therefore, 100 percent of all units are tested for <u>reliability</u> during the test flow. These tests are specifically designed to eliminate reliability rejects from reaching the customer as well as infant mortality type rejects.

10) Continued R/QA Improvement

In order to achieve its goal as an industry leader in reliability and quality, Catalyst is continually pushing improvements in design and process. Before any changes are implemented in a qualified technology, test chips are generated and again rigorously tested. If an improvement in process or design is to be implemented, it must again be qualified prior to shipment of any revenue parts. The same is true for any significant change in package related materials, facility, or methods.

11) Customer Service

Customer feedback and problems are continually monitored and analyzed with failure analysis reports written and distributed to applicable engineering groups for immediate corrective action. Sometimes problems are related to the application, rather than the IC itself, and corrective measures can be suggested.

Customer service activities also include the collection, evaluation and feedback of quality-related data from customers. It is Catalyst's intent to be continual aware of how it can improve the quality and reliability of all Catalyst products.

At Catalyst, we believe in satisfied customers.

CATALYST DOCUMENT CONTROL SYSTEM Fig. 1



IN-PROCESS QC FLOW CHART Fig. 2A

WAFER FABRICATION (3 μ m SI Gate CMOS

FLOW	PROCESS	QC ITEM	SAMPLING METHOD
\bigtriangledown	STARTING MATERIAL		
$ \phi $	P-WELL FORMATION		1 WAFER/LOT
¢	ACTIVE AREA FORMATION	CRITICAL DIMENSION	2 WAFERS/ LOT
¢	FIELD FORMATION	THICKNESS	1 WAFER/CHARGE
	GATE FORMATION	THICKNESS RESISTIVITY CRITICAL DIMENSION	1 WAFER/CHARGE 1 WAFER/CHARGE 2 WAFERS/LOT
ϕ	S/D FORMATION	THICKNESS	1 WAFER/10 LOTS
$ \varphi$	INTERLAYER FORMATION	THICKNESS P-CONCENTRATION	1 WAFER/ 10 LOTS 1 WAFER/ LOT 1 WAFER/ LOT
$ \varphi $	METAL FORMATION	THICKNESS	2 WAFERS/ 10 LOTS
$ \phi $	FINAL PASSIVATION FORMATION	THICKNESS	2 WAFERS/ CHARGE
ϕ	PARAMETER CHECK	DEVICE PARAMETER	3 WAFERS/ LOT
Ó	ELECTRICAL TEST	ELECTRICAL CHARACTERISTICS	100%

IN-PROCESS QC FLOW CHART Fig. 2B

ASSEMBLY & TESTING PROCESS (PLASTIC DIP)

FLOW	PROCESS	QCITEM	SAMPLING METHOD
Q	SCRIBING		
¢	CHIP VISUAL	VISUAL	100%
$ \phi $	DIE BONDING	VISUAL	TWICE/SHIFT/MAC*
$ \varphi$	WIRE BONDING	BOND STRENGTH VISUAL	ONCE/SHIFT/MAC ONCE/SHIFT/MAC
¢	VISUAL INSPECTION	VISUAL	100%
\diamond	MOLDING		
$ \diamond $	VISUAL INSPECTION	VISUAL	100%
$\left \begin{array}{c} \mathbf{b} \end{array} \right $	SOLDER PLATING	VISUAL	PER LOT
$ \mathbf{b} $	LEAD CUTTING/FORMING	VISUAL	PER LOT
6	MARKING	VISUAL	100%
Ŏ	ELECTRICAL TEST	ELECTRICAL CHARACTERISTICS	100%
			* MAC means machine
-	OUTGOING INSPECTION PACKING/SHIPPING		

SUBCONTRACTOR CONTROL SYSTEM Fig. 3



QA FLOWCHART Fig. 4



NVRAMs

NVRAMS

CAT22C10, CAT22C10 I [Industrial Temperature] 256-BIT (64X4) NON-VOLATILE CMOS STATIC RAM

DESCRIPTION

The Catalyst CAT22C10 Non-Volatile Random Access Memory (NVRAM) is a 256-bit device with a 64x4 organization. It features fully static CMOS circuitry for very low power consumption. The active current is 40mA. and the standby current is 30μ A.

An internal EEPROM array provides bit-by-bit backup for the static RAM array. Store operations write data from the RAM array to the EEPROM array. Recall operations write data from the EEPROM array to the RAM array.

Data retention for each store cycle is specified for over 10 years, and over 10,000 store operations can be performed reliably. Unlimited recall operations, and read and write operations to the RAM are further specified.

The CAT22C10 has internal false store protection circuitry, which prohibits any store operation for V_{CC} less than 3.5 volts (typically) to ensure the integrity of the EEPROM data. Other internal circuitry performs an automatic recall operation upon V_{CC} power-up.

BLOCK DIAGRAM



FEATURES

- CMOS technology completely static operation
- Low current consumption (standby 30µA max., operation 40mA. max.)
- Single power supply (+5V±10%)
- RAM access time 200ns, and 300ns.
- Fully TTL and CMOS compatible
- JEDEC standard 18-pin 300-mil package
- Write protect circuit to preserve data on Powerup and Power-down
- Automatic recall on power-up
- 3-state output
- Short store pulse -200ns
- Short recall pulse -300ns
- False store protection below 3.5V operation level
- 10,000 non-volatile store cycles per bit

PIN CONFIGURATION



MODES OF OPERATION

	lnş	put		Input/Output	Mode	
cs	WE	RECALL	STORE			
н	-	н	н	Output high impedance	Standby	
L	н	н	н	Output data	RAM Read	
L	L	н	н	Input data	RAM Write	
-	н	L	н	Output high impedence RECALL	(EEPROM→RAM)	
н	-	L	н	Output high impedence RECALL	(EEPROM→RAM)	
-	н	Н	L	Output high impedence STORE	(RAM→EEPROM)	
н	-	н	L	Output high impedence STORE	(RAM→EEPROM)	

NOTES:

- $\overline{\text{RECALL}}$ signal has priority over $\overline{\text{STORE}}$ signal when both are applied at the same time STORE is inhibited when RECALL is active
- The auto recall is activated on power-up when V_{CC} reaches ≈3.5V
- The store operation is inhibited when V_{CC} is below $\approx 3.5V$
- V_{CC} rise and fall time should be between 10ms and 1000ms



MAXIMUM RATINGS *

Storage temperature	T _{stg}
Temperature under bias	T_{bias}
Power supply	Vcc
Input voltage	V _{IN}
Output voltage	Vout 0.0 to +6V
Output current	Ιουτ 5mA
Lead temperature	260°C
(soldering for 10 seconds)	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Symbol	Parameter	Conditions	Limits			Unit	
	·		Min.	Тур.	Max.		
lcco	Current consumption (operating)	All input=5.5V, T _A =0°C All outputs unloaded		15	40	mA	
lccs	Current consumption (stand-by)				30	μΑ	
lu lu	Input current	$0 \le V_{IN} \le 5.5V$		0.1	10	μΑ	
ILO	Output leakage current	$0 \le V_{OUT} \le 5.5V$		0.1	10	μA	
VIH	High level input voltage		2.0		Vcc	v	
VIL	Low level input voltage		0.0		0.8	V	
Vон	High level output voltage	I _{OH} = -2mA	2.4			v	
VoL	Low level output voltage	l _{OL} = 4.2mA			0.4	v	
VDH	RAM data holding voltage	Vcc	1.5		5.5	v	

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/O	Input/Output capacitance	Vi/O = 0V	10	pF
CiN	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.

AC CHARACTERISTICS < Write Cycle>

(CAT22C10 $T_A = 0^{\circ}C$ to +70°C, CAT22C10I $T_A = -40^{\circ}C$ to +85°C)

Symbol	Parameter	Conditions	22C1 Min	1 0-20 Max	22C1 Min	0-30 Max	Units
twc	Write cycle time		200		300		ns
tcw	CS write pulse width	$V_{CC} = 4.5$ to 5.5V C ₁ = 100pF + 1TTL gate	150		150		ns
tas	Address set-up time	$V_{OH} = 2.2V$	50		50		ns
twp	Write pulse width	V _{0L} = 0.65V V _{IH} = 2.2V	150		150		ns
twr	Write recovery time	V _{IL} = 0.65	25		25		ns
tow	Data valid time		100		100		ns
tDH	Data hold time		20		20		ns
twz	Output disable time		10	100	10	100	ns
tow	Output enable time		10		10		ns

AC CHARACTERISTICS <Write Cycle>

(CAT22C10 $T_A = 0^{\circ}C$ to +70°C, CAT22C10I $T_A = -40^{\circ}C$ to +85°C)



AC CHARACTERISTICS < Early Write Cycle>

(CAT22C10 T_A = 0°C to +70°C, CAT22C10I T_A = -40°C to +85°C $\,$)



AC CHARACTERISTICS <Read Cycle>

(CAT22C10 $T_A = 0^{\circ}C$ to +70°C, CAT22C10I $T_A = -40^{\circ}C$ to +85°C)



AC CHARACTERISTICS <Store Cycle>

Symbol	Parameter	Conditions	Min	Мах	Units
tstc	Store time	V _{CC} = 4.5 to 5.5V		10	ms
tstp	Store pulse width	C _L = 100pF + 1TTL gate Voн = 2.2V. Voi = 0.65V	200		ns
tsīz	Store disable time	$V_{IH} = 2.2V, V_{IL} = 0.65V$		100	ns
tost	Store enable time		10		ns



AC CHARACTERISTICS <Recall Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tRCC	Recall cycle time	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}$ $C_L = 100\text{pF} + 1\text{TTL gate}$ $V_{CH} = 2.2 \text{V}$, $V_{CL} = 0.65 \text{V}$	1400		ns
tRCP	Recall pulse width		300		ns
tRCZ	Recall disable time	$V_{IH} = 2.2V, V_{IL} = 0.65V$		100	ns
torc	Recall enable time		10		ns
tARC	Recall data access time	1		1100	ns



DEVICE OPERATION

The configuration of the CAT22C10 allows a common address bus to be directly connected to the address inputs, and the Input/Output (I/O) pins to be connected directly to a common I/O bus if it has less than 1 TTL load and 100pF capacitance. If not, the I/O path should be buffered.

When the chip select $\overline{(CS)}$ goes low, the chip is activated. When \overline{CS} is forced high, the chip goes into the standby mode and consumes very little current. With the Non-Volatile functions inhibited, the device operates like a Static RAM. The Write Enable $\overline{(WE)}$ selects a write operation when \overline{WE} is low and a read operation when \overline{WE} is high. In either of these modes, an array byte (4 bits) can be addressed uniquely by using the address lines (A₀ - A₅), and that byte will be read or written to through the Input/Output pins (I/O₀ - I/O₃).

The Non-Volatile functions are inhibited by holding the STORE input and the RECALL high. When the RECALL input is taken low, it initiates a recall operation which transfers the contents of the entire <u>EEPROM</u> array into the Static RAM. When the STORE input is taken low, it initiates a store operation which transfers the entire Static RAM array contents into the EEPROM array.

STANDBY MODE

The chip select (\overline{CS}) input controls all of the functions of the CAT22C10. When a high level is supplied to the \overline{CS} pin, the chip goes into the standby mode. In the mode the chip consumes 99.9% less power and the outputs are put into a high impedance state. Because I_{CCS} is less than 100µA in standby mode, the designer has the flexibility to use this part in battery operated systems.

READ

When the chip is enabled $(\overline{CS} = low)$, the Non-Volatile functions are inhibited (STORE = high and RECALL = high). The Write Enable (WE) can put the chip into the read mode when it is held high. In this mode, the data in the Static RAM array may be accessed by selecting an address on the input pins A₀ - A₅. This will occur when the outputs are connected to a bus which is loaded by no more than 100pF and 1 TTL gate. If the loading is greater than this, some additional buffering circuitry is recommended.

WRITE

Like the read mode, with the chip enabled and the non-volatile functions inhibited, the Write Enable (WE) will select the write mode when taken to a low level. In this mode, the address must be supplied for the byte to be written to. After the set-up time (t_{AS}), the input data must be supplied to pins $I/O_0 - I/O_3$. When these conditions, including the write pulse width time (t_{WP}), are met, the data will be written to the specified location in the static RAM. A write function may also be initiated from the standby mode by setting WE =low, inhibiting the Non-Volatile functions, supplying valid addresses, and then taking \overline{CS} low and supplying input data.

RECALL

<u>At anytime</u>, except during a store, taking the RECALL pin low will initiate a recall operation. This is independent of the state of CS, WE, or A₀-A₅. After the RECALL pin has been held low for the duration of the Recall Pulse Width (t_{RCP}), the recall will continue independent of any other inputs. During the recall, the entire content of the EEPROM array is transferred to the Static RAM array. The first byte of data may be externally accessed after the recalled data access time from end of recall (t_{ARC}). After this, any other bytes may be accessed by using the normal read mode.

If $\overrightarrow{\text{RECALL}}$ is held low for the entire Recall Cycle time (t_{RCC}), the contents of the Static RAM may be immediately accessed by using the normal read mode. A recall operation can be performed an unlimited number of times without affecting the integrity of the data. A recall operation is automatically performed upon power-up (low to high transition) of VCC.

The outputs I/O0-I/O3 will go into the high impedance state as long as the RECALL signal is held low.

STORE

At any time, except during a recall operation, taking the STORE pin low will initiate a store operation. This takes place independent of the state of \overline{CS} , WE or A₀-A₅. The STORE pin must be held low for the duration of the Store Pulse Width (t_{STP}) to ensure that a store operation is initiated. Once initiated, the STORE pin may be left low or taken high and the store operations will complete its transfer of the entire contents of the Static RAM array into the EEPROM array within the Store Cycle time (t_{STC}). However, if a store operation is initiated during the write mode, the contents of the addressed Static RAM byte and its corresponding byte in the EEPROM array will be unknown.

During the store operation, the outputs are in a High impedance state. At least 10,000 store operations

can be performed reliably. The data which is written into the EEPROM array during a store operation has a data retention time greater than 10 years.

DATA PROTECTION DURING POWER-UP AND POWER-DOWN

The CAT22C10 has on-chip circuitry which will prevent a store operation from occurring when V_{CC} falls below 3.5V. This function eliminates the potential hazard of a spurious Store operation being initiated because the system signals are unstable at a low V_{CC}. This function does not affect the ability of external circuitry to intentionally do a Store operation when V_{CC} falls below 4.5V. In fact, it is still important to prevent a potential second initiation of a store operation.

CAT22C12, CAT22C12 I [Industrial Temperature] 1024-BIT (256X4) NON-VOLATILE CMOS STATIC RAM

DESCRIPTION

The Catalyst CAT22C12 Non-Volatile Random Access Memory (NVRAM) is a 1024-bit device with a 256x4 organization. It features fully static CMOS circuitry for very low power consumption. The active current is 50mA. and the standby current is 30μ A.

An internal EEPROM array provides bit-by-bit backup for the static RAM array. Store operations write data from the RAM array to the EEPROM array. Recall operations write data from the EEPROM array to the RAM array.

Data retention for each store cycle is specified for over 10 years, and over 10,000 store operations can be performed reliably. Unlimited recall operations, and read and write operations to the RAM are further specified.

The CAT22C12 has internal false store protection circuitry, which prohibits any store operation for V_{CC} less than 3.5 volts (typically) to ensure the integrity of the EEPROM data. Other internal circuitry performs an automatic recall operation upon V_{CC} power-up.



FEATURES

- CMOS technology completely static operation
- Low current consumption (standby 30µA max., operation 50mA. max.)
- Single power supply (+5V ±10%)
- RAM access time 200ns, and 300ns.
- Fully TTL and CMOS compatible
- JEDEC standard 18-pin 300-mil package
- Write protect circuit to preserve data on Powerup and Power-down
- Automatic recall on power-up
- 3-state output
- Short store pulse -200ns
- Short recall pulse -300ns
- False store protection below 3.5V operation level
- 10,000 non-volatile store cycles per bit

PIN CONFIGURATION



MODES OF OPERATION

Input				Input/Output	Mode	
cs	WE	RECALL	STORE			
н	-	Н	н	Output high impedance	Standby	
L	н	н	н	Output data	RAM Read	
L	L	н	н	Input data	RAM Write	
-	н	L	н	Output high impedence RECALL	(EEPROM→RAM)	
н	-	L	н	Output high impedence RECALL	(EEPROM→RAM)	
-	н	н	L	Output high impedence STORE	(RAM→EEPROM)	
н	-	н	L	Output high impedence STORE	(RAM→EEPROM)	

NOTES:

- <u>RECALL</u> signal has priority over <u>STORE</u> signal when both are applied at the same time STORE is inhibited when RECALL is active
- The auto recall is activated on power-up when V_{CC} reaches $\approx 3.5V$
- The store operation is inhibited when V_{CC} is below ≈3.5V
- V_{CC} rise and fall time should be between 10ms and 1000ms



MAXIMUM RATINGS *

Storage temperature	T _{stg}
Temperature under bias	T_{bias}
Power supply	Vcc
Input voltage	V _{IN}
Output voltage	Vout 0.0 to +6V
Output current	Ιουτ 5mA
Lead temperature	
(soldering for 10 seconds)	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

$(V_{CC} = +5V \pm 10\%, CAT22C12 T_A = 0^{\circ}C to +70^{\circ}C, CAT22C12I T_A = 0^{\circ}C to +70^{\circ}C, CAT22C12$	-40°C to +85°C)
---	------------------

Symbol	Parameter	Conditions		Unit		
			Min.	Тур.	Max.	
lcco	Current consumption (operating)	All input=5.5V, T _A =0°C All outputs unloaded		15	50	mA
lccs	Current consumption (stand-by)				30	μΑ
lu	Input current	$0 \le V_{IN} \le 5.5V$		0.1	10	μA
ILO	Output leakage current	$0 \le V_{OUT} \le 5.5V$		0.1	10	μA
ViH	High level input voltage		2.0		Vcc	v
ViL	Low level input voltage		0.0		0.8	v
Voh	High level output voltage	I _{OH} = -2mA	2.4			V
Vol	Low level output voltage	$I_{OL} = 4.2 \text{mA}$			0.4	V
VDH	RAM data holding voltage	Vcc	1.5		5.5	V

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/O	Input/Output capacitance	V _{I/O} = 0V	10	pF
CIN	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.

AC CHARACTERISTICS < Write Cycle>

(CAT22C12 $T_A = 0^{\circ}$ C to +70°C, CAT22C12I $T_A = -40^{\circ}$ C to +85°C)

Symbol	Parameter	Conditions	22C1 Min	2-20 Max	22C1 Min	2-30 Max	Units
twc	Write cycle time		200		300		ns
tcw	CS write pulse width	$V_{CC} = 4.5$ to 5.5V C ₁ = 100pE + 1TTL gate	150		150		ns
tas	Address set-up time	$V_{OH} = 2.2V$	50		50		ns
twp	Write pulse width	$V_{0L} = 0.65V$ $V_{1H} = 2.2V$ $V_{1L} = 0.65$	150		150		ns
twR	Write recovery time		25		25		ns
tow	Data valid time		100		100		ns
t _{DH}	Data hold time		20		20		ns
twz	Output disable time		10	100	10	100	ns
tow	Output enable time		10		10		ns

AC CHARACTERISTICS <Write Cycle>

(CAT22C12 $T_A = 0^{\circ}C$ to +70°C, CAT22C12I $T_A = -40^{\circ}C$ to +85°C)



AC CHARACTERISTICS < Early Write Cycle>

(CAT22C12 T_A = 0°C to +70°C, CAT22C12I T_A = -40°C to +85°C)



AC CHARACTERISTICS <Read Cycle>

(CAT22C12 $T_A = 0^{\circ}C$ to +70°C, CAT22C12I $T_A = -40^{\circ}C$ to +85°C)



1-15

AC CHARACTERISTICS <Store Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tstc	Store time	$V_{CC} = 4.5$ to 5.5V $C_L = 100pF + 1TTL gate$ $V_{OH} = 2.2V$, $V_{OI} = 0.65V$		10	ms
tstp	Store pulse width		200		ns
tstz	Store disable time	$V_{\rm IH} = 2.2V, V_{\rm IL} = 0.65V$		100	ns
tost	Store enable time		10		ns



AC CHARACTERISTICS <Recall Cycle>

Symbol	Parameter	Conditions	Min	Max	Units
tRCC	Recall cycle time	$V_{CC} = 4.5$ to 5.5V $C_L = 100 pF + 1TTL gate$ $V_{CH} = 2.2V$ $V_{CH} = 0.65V$	1400		ns
trcp	Recall pulse width		300		ns
tRCZ	Recall disable time	$V_{IH} = 2.2V, V_{IL} = 0.65V$		100	ns
torc	Recall enable time		10		ns
tARC	Recall data access time			1100	ns



DEVICE OPERATION

The configuration of the CAT22C12 allows a common address bus to be directly connected to the address inputs, and the Input/Output (I/O) pins to be connected directly to a common I/O bus if it has less than 1 TTL load and 100pF capacitance. If not, the I/O path should be buffered.

When the chip select (\overline{CS}) goes low, the chip is activated. When \overline{CS} is forced high, the chip goes into the standby mode and consumes very little current. With the Non-Volatile functions inhibited, the device operates like a Static RAM. The Write Enable (\overline{WE}) selects a write operation when \overline{WE} is low and a read operation when \overline{WE} is low and a read operation when \overline{WE} is high. In either of these modes, an array byte (4 bits) can be addressed uniquely by using the address lines (A₀ - A₇), and that byte will be read or written to through the Input/Output pins ($I/O_0 - I/O_3$).

The <u>Non-Volatile functions are inhibited by holding</u> the <u>STORE</u> and the <u>RECALL</u> high. When the <u>RECALL</u> input is taken low, it initiates a recall operation which transfers the contents of the entire <u>EEPROM</u> array into the Static RAM. When the STORE input is taken low, it initiates a store operation which transfers the entire Static RAM array contents into the EEPROM array.

STANDBY MODE

The chip select (\overline{CS}) input controls all of the functions of the CAT22C12. When a high level is supplied to the \overline{CS} pin, the chip goes into the standby mode. In the mode the chip consumes 99.9% less power and the outputs are put into a high impedance state. Because I_{CCS} is less than 100µA in standby mode, the designer has the flexibility to use this part in battery operated systems.

READ

When the chip is enabled ($\overline{CS} = low$), the Non-Volatile functions are inhibited (STORE = high and RECALL = high). The Write Enable (WE) can put the chip into the read mode when it is held high. In this mode, the data in the Static RAM array may be accessed by selecting an address on the input pins A₀ - A₇. This will occur when the outputs are connected to a bus which is loaded by no more than 100pF and 1 TTL gate. If the loading is greater than this, some additional buffering circuitry is recommended.

WRITE

Like the read mode, with the chip enabled and the <u>non-volatile</u> functions inhibited, the Write Enable (\overline{WE}) will select the write mode when taken to a low level. In this mode, the address must be supplied for the byte to be written to. After the set-up time (t_{AS}), the input data must be supplied to pins I/O_0 - I/O_3 . When these conditions, including the write pulse width time (t_{WP}), are met, the data will be written to the specified location in the static RAM. A write function may also be initiated from the standby mode by setting $\overline{WE} = low$, inhibiting the Non-Volatile functions, supplying valid addresses, and then taking \overline{CS} low and supplying input data.

RECALL

At anytime, except during a store, taking the RECALL pin low will initiate a recall operation. This is independent of the state of CS, WE, or A₀-A₇. After the RECALL pin has been held low for the duration of the Recall Pulse Width (t_{RCP}), the recall will continue independent of any other inputs. During the recall, the entire content of the EEPROM array is transferred to the Static RAM array. The first byte of data may be externally accessed after the recalled data access time from End of Recall (t_{ARC}). After this, any other bytes may be accessed by using the normal read mode.

If $\overrightarrow{\text{RECALL}}$ is held low for the entire Recall Cycle time (t_{RCC}), the contents of the Static RAM may be immediately accessed by using the normal read mode. A recall operation can be performed an unlimited number of times without affecting the integrity of the data. A recall operation is automatically performed upon power-up (low to high transition) of V_{CC}.

The outputs $I/O_0-I/O_3$ will <u>go into</u> the high impedance state as long as the RECALL signal is held low.

STORE

At any time, except during a recall operation, taking the STORE pin low will initiate a store operation. This takes place independent of the state of CS, WE or A_0 - A_7 . The STORE pin must be held low for the duration of the Store Pulse Width (tSTP) to ensure that a store operation is initiated. Once initiated, the STORE pin may be left low or taken high and the store operations will complete its transfer of the entire contents of the Static RAM array into the EEPROM array within the Store Cycle time (tSTC). However, if a store operation is initiated during the write mode, the contents of the addressed Static RAM byte and its corresponding byte in the EEPROM array will be unknown.

During the store operation, the outputs are in a high impedance state. At least 10,000 store operations

can be performed reliably. The data which is written into the EEPROM array during a store operation has a data retention time greater than 10 years.

DATA PROTECTION DURING POWER-UP AND POWER-DOWN

The CAT22C12 has on-chip circuitry which will prevent a store operation from occurring when V_{CC} falls below 3.5V. This function eliminates the potential hazard of a spurious store operation being initiated because the system signals are unstable at a low V_{CC} . This function does not affect the ability of external circuitry to intentionally do a store operation when V_{CC} falls below 4.5V. In fact, it is still important to prevent a potential second initiation of a store operation.

CAT24C44, CAT24C44 I [Industrial Temperature] 256-BIT (16X16) NON-VOLATILE CMOS SERIAL STATIC RAM

DESCRIPTION

The Catalyst CAT24C44 Non-Volatile RAM (NVRAM) is a 256-bit device with a 16 x 16 organization. It features fully static CMOS circuitry for very low power consumption. Active current is 10 mA and standby current is typically 5 μ A. An internal EEPROM array provides bit-by-bit backup for the static RAM array. Store operations write data from the RAM to the EEPROM array. Recall operations write data from the EEPROM array by either hardware inputs or software commands.

Data retention for each store cycle is specified for over 10 years and over 10,000 store operations can be performed reliably. There are unlimited recall operations from the EEPROM along with unlimited read and write operations to the RAM.

The CAT24C44 has internal false store protection circuitry to prohibit store operations when V_{CC} is less than 3.5V (typ.). This ensures EEPROM data integrety. Other internal circuitry performs an automatic recall upon power-up.

FEATURES

- CMOS technology, completely static operation
- Single 5-volt supply
- Low current consumption (standby-5μA typ., operation 10mA typ., sleep current 5μA typ.)
- Software/hardware control of non-volatile functions
- Fully TTL & CMOS compatible with high drive ability
- Write protection preserves data on power-up and power-down
- Auto-recall on power-up
- Serial port compatible (i.e. COPSTM, 8051)
- 3-State output
- Short store pulse 200ns
- Short recall pulse 500ns
- False store protection below 3.5V operation level
- 10,000 non-volatile store cycles ber bit.
- 8 pin low cost 300-mil package

PIN CONFIGURATION


BLOCK DIAGRAM



NON-VOLATILE MODES OF OPERATION

Operation	STORE	RECALL	Inst.	Write Enable Latch	Previous RECALL
Hardware recall	1	0		x	х
Software recall	1	1	RCL	x	x
Hardware store	0	1		SET	TRUE
Software store	1	1	STO	SET	TRUE

X = Don't care

NOTES:

- The store operation has priority over all the other operations
- The auto recall is activated on power-up when V_{CC} reaches ≈3.5V
- The store operation is inhibited when V_{CC} is below ≈3.5V
- V_{CC} rise and fall time should be between 10ms and 100ms



MAXIMUM RATINGS *

Storage temperature	T _{stg} .								65°C to +150°C
Temperature under bias	T _{bias}		•						
Power supply	Vcc								0.3 to +6V
Input voltage	VIN .								0.3 to V _{CC} +0.3\
Output voltage	Vout								0.0 to +Vcc
Output current	Ιουτ								5mA
Lead temperature									260 [°] C
(soldering for 10 seconds)									

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

(V_{CC} = +5V $\pm 10\%$, CAT24C44 T_A = 0°C to +70°C, CAT24C44I T_A = -40°C to +85°C)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
lcco	Current consumption (operating)	$I_{I/O} = 0 \text{ mA}$ All inputs=V _{CC} , T _A =0°C		10	20	mA
lccs	Current consumption (stand-by)	Inputs=V _{CC} or V _{SS}		5	30	μΑ
Isl	Sleep current	CE=V _{SS}		5	30	μΑ
ILI	Input current	$0 \le V_{IN} \le 5.5V$		0.1	10	μA
ILO	Output leakage current	$0 \le V_{OUT} \le 5.5V$		0.1	10	μΑ
Vін	High level input voltage		2.0		Vcc	V
Vi∟	Low level input voltage		0.0		0.8	v
Vон	High level output voltage	I _{OH} = -2mA	2.4			v
Vol	Low level output voltage	l _{OL} = 4.2mA			0.40	v
VDH	Data holding voltage	Vcc	1.5		5.5	V

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
C _{I/O}	Input/Output capacitance	V _{I/O} = 0V	8	pF
CIN	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.

AC CHARACTERISTICS

(CAT24C44 T_A = 0°C to +70°C, CAT24C44I T_A = -40°C to +85°C, V_{CC} = 5V \pm 10%)

Symbol	Parameter	Conditions	Min	Мах	Units
Fsк	SK frequency	V _{cc} = 4.5 to 5.5V	DC	1.0	MHz
tsкн	SK positive pulse width	С _L = 100pF + 1TTL gate Vон = 2.2V. Vоl = 0.65V	400		ns
tsĸL	SK negative pulse width	$V_{\text{IH}} = 2.2 \text{V}, V_{\text{IL}} = 0.65 \text{V}$	400		ns
tDS	Input data setup time	times = 10ns.	400		ns
tрн	Input data hold time		80		ns
tPD	SK data valid time			375	ns
tz	CE disable time			1.0	μs
tCES	CE enable setup time		800		ns
tCEH	CE enable hold time		400		ns
tcps	CE de-select time		800		ns

READ CYCLE



WRITE CYCLE



RAM READ



RAM WRITE



STORE CYCLE

Symbol	Parameter	Conditions	Min	Max	Units
ts⊤	Store time	$V_{CC} = 4.5$ to 5.5V		10	ms
tstp	Store pulse width	С _L = 100pF + 1TTL gate V _{OH} = 2.2V. V _{OL} = 0.65V	200		ns
ts⊤z	Store disable time	$V_{IH} = 2.2V, V_{IL} = 0.65V$		100	ns

HARDWARE STORE



RECALL CYCLE

Symbol	Parameter	Conditions	Min	Max	Units
tRCC	Recall cycle time	V _{CC} = 4.5 to 5.5V	2500		ns
tRCP	Recall pulse width	С _L = 100pF + 1TTL gate V _{OH} = 2.2V. V _{OL} = 0.65V	500		ns
tRCZ	Recall disable time	$V_{\rm IH} = 2.2V, V_{\rm IL} = 0.65V$		500	ns
torc	Recall enable time		10		ns
tarc	Recall data access time			1500	ns

RECALL CYCLE



INSTRUCTION SET

Instruction	Format, I ₂ , I ₁ , I ₀	Operation
WRDS	1XXXX000	Reset write enable latch
STO	1XXXX001	Store RAM data in EEPROM
SLEEP	1XXXX010	Enter SLEEP mode
WRITE	1AAAA011	Write data into RAM address AAAA
WREN	1XXXX100	Set write enable latch (enables writes and stores)
RCL	1XXXX101	Recall EEPROM data into RAM
READ	1AAAA11X	Read data from RAM address AAAA

X = Don't care

A = Address bit

NON-DATA OPERATIONS



DEVICE OPERATION

The CAT24C44 is a 256 bit non-volatile CMOS serial static RAM intended for use with the COPSTM family of microcontrollers, or other standard microprocessors such as the 8048 or 8051. The CAT24C44 is organized as 16 registers by 16 bits. Seven 8 bit instructions control the device's operating modes, the RAM reading and writing, and the EEPROM storing and recalling. It is also possible to control the EEPROM store and recall functions in hardware with the STORE and RECALL pins. The CAT24C44 operates on a single 5 Volt supply and will generate, on chip, the high voltage required during a RAM to EEPROM storing operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin remains in a high impedance state except when outputting data from the device. The CE (chip enable) pin must remain selected (low) during the entire data transfer.

The format for all instructions sent to the CAT24C44 is one logical "1" start bit, 4 address bits (data read or write operations) or 4 "don't care" bits (device mode operations), and a 3 bit op code (See table above). For data write operations, the 8 bit instruction is followed by 16 bits of data. For data read instructions, DO will come out of the high impedance state and enable 16 bits of data to be clocked from the device. The 8th bit of the read instruction is a "don't care" bit. This is to eliminate any bus contention that would occur in applications where the DI and DO pins are tied together to form a common DI/O line. A word of caution while clocking data to or from the device. If the CE pin is prematurely deselected while shifting in an instruction, that instruction will not be executed and the shift register internal to the CAT24C44 will be cleared. If there are more than or less than 16 SK clocks during a memory data transfer, an improper data transfer will result.

WREN/WRDS

The CAT24C44 powers up in the program disable state (the "write enable latch" is reset). Any programming after power-up or after a WRDS (RAM write/EEPROM store disable) instruction must first be preceded by the WREN (RAM write/EEPROM store enable) instruction. Once writing/storing is enabled, it will remain enabled until power to the device is removed, the WRDS instruction is sent. or an EEPROM store has been executed (STO/STORE). The WRDS (write/store disable) can be used to disable all CAT24C44 programming functions, and will prevent any accidental writing to the RAM, or storing to the EEPROM. Data can be read normally from the CAT24C44 regardless of the "write enable latch" status.

SLEEP

The sleep mode places the CAT24C44 into a lower quiescent power mode. Internal RAM power is turned off, and any data that is written into the RAM area is lost. However, data from the last RAM to EEPROM store operation is retained in the EEPROM memory. The CAT24C44 will exit the sleep mode, and restore the RAM memory area by issuing either a hardware or software recall command.

RCL/RECALL

Data is transferred from the EEPROM data memory to RAM by <u>either sen</u>ding the RCL instruction, or by pulling the RECALL input pin low. Although the EEPROM data is automatically transferred to RAM at power up, a recall operation must be performed before the EEPROM store, or RAM write operations can be executed. Either recall operation will set the "previous recall latch" internal to the CAT24C44.

STO/STORE

Data in the RAM memory area is stored in the EEPROM memory either by sending the STO instruction or by pulling the STORE input pin low. To prevent any unwanted store operation, the following conditions must all be true before data can be transferred:

The <u>"previous</u> recall latch" must be set. (See RCL/RECALL)

The "write enable latch" must be set. (See WREN/WRDS)

A store operation must be executed.

During the store operation, all other CAT24C44 functions are inhibited. Upon completion of the store operation the "write enable latch" is reset. The device also provides false store protection for V_{CC} falling below a 3.5 volt level. If V_{CC} falls below this level, the store operation is disabled and "write enable latch" is reset.

READ

Upon receiving a start bit, 4 address bits, and the 3 bit read command (clocked into the DI pin), the DO pin of the CAT24C44 will come out of the high impedance state and the 16 bits of data, located at the address location specified in the instructions, will be clocked out of the device. When clocking data from the device, the first bit clocked out (D0) is timed from the falling edge of the 8th clock, all succeeding bits (D1 - D15) are timed from the rising edge of the clock. (See Read Cycle timing diagram.)

WRITE

After receiving a start bit, 4 address bits, and the 3 bit WRITE command, the 16 bit word is clocked into the device for storage into the RAM memory location specified.

[COPS[™] is a trademark of National Semiconductor Corporation.]

1-28

EEPROMs

2-2

CAT93C46 1K BIT SERIAL EEPROM

DESCRIPTION

The CAT93C46 is a 1K bit Serial EEPROM memory device organized in 64 registers of 16 bits (ORG pin at V_{CC}) or 128 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C46 is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin dip or S.O. package. To be offered in a 3-volt version (CAT33C101).

PIN CONFIGURATION



PIN FUNCTIONS

CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: ORG, When the ORG pin is connected to +5V, the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64x16 organization.

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5-volt supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with National Semiconductor NMC 9346
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C [industrial temp range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-on data protection

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS *

Storage temperature	T _{stg}
Power supply	Vcc
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Parameter Conditions		Limits		Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	$V_{CC} = 5V, CS = V_{IH}$ Outputs unloaded			3	mA
Icc2	Current consumption (stand-by)	V _{CC} = 5.5V, CS = 0			100	μA
		DI = 0, SK = 0				
ILI	Input leakage current	V _{IN} = 5.5V			10	μA
ILO	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
Vін	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	I _{OH} = -400µА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	V

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addı	ess	Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	10	A6 - A0	A5 - A0			Read address AN - A0
ERASE	1	1 1	A6 - A0	A5 - A0			ERASE address AN - A0
WRITE	1	0 1	A6 - A0	A5 - A0	D7 - D0	D15 - D0	WRITE address AN - A0
EWEN	1	0 0	11XXXXX	11XXXX			Program enable
EWDS	1	0 0	00XXXXX	00XXXX			Program disable
ERAL	1	0 0	10XXXXX	10XXXX			Erase all addresses
WRAL	1	0 0	01XXXXX	01XXXX	D7 - D0	D15 - D0	Program all addresses

AC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{o}C \text{ to } 70^{o}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tcss	CS setup time		0.2			μs
tcsн	CS hold time	C _L = 100pF	0			μs
tDIS	DI setup time	$V_{OL} = 0.8V, V_{OH} = 2.0$ $V_{IL} = 0.45, V_{IH} = 2.4$	0.4			μs
tоін	DI hold time		0.4			μs
tPD1	Output delay to 1				2	μs
t _{PD0}	Output delay to 0				2	μs
t _{HZ}	Output delay to Hi-Z				0.4	μs
tew	Erase/Write pulse width				10	ms
tcsmin	Minimum CS low time		1			μs
tsкні	Minimum SK high time		1			μs
tsklow	Minumun SK low time		1			μs
tsv	Output delay to status valid	C _L = 100pF			1	μs
SKMAX	Maximum frequency		DC		250	kHz

SYNCHRONOUS TIMINGS



INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D ℕ (or DN)
128 x 8	A ₆	D7
64 x 16	A ₅	D ₁₅

INSTRUCTION TIMING <READ>



INSTRUCTION TIMING <WRITE>



INSTRUCTION TIMING < EWENS, EWDS>



INSTRUCTION TIMING < ERASE>



INSTRUCTION TIMING <ERAL>



INSTRUCTION TIMING <WRAL>



DEVICE OPERATION

The CAT93C46H is a 1024 bit non-volatile memory intended for use with the COPSTM family of microcontrollers, or other standard microprocessors. The CAT93C46H can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Seven, 9 bit instructions (10 bit instruction in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT93C46H operates on a single 5 Volt supply and will generate on chip, the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the busy/ready status after a programming operation. The busy/ready status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT93C46H is 1 logical "1" start bit, a 2 bit (or 4 bit) op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT93C46H will come out of the high impedance state, after sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifting out. The data bits being shifted out will toggle on the rising edge of the SK clock and is stable after the specified time delay tppo or tpp1.

ERASE/WRITE ENABLE AND DISABLE

The CAT93C46H powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46H programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT93C46H regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 1 μ s (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY

status of the CAT93C46H can be determined by selecting the device and polling the DO pin.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 1 μ s (TCSMIN). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT93C46H can be determined by selecting the device and polling the DO pin. With the CAT93C46H it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERASE ALL command, the CS (chip select) must be deselected for a minimum of 1 μ s (TCSMIN). The falling edge of CS will start the

self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT93C46H can be determined by selecting the device and polling the DO pin.

WRITE ALL

Upon receiving a WRITE ALL command and data, the CS (chip select) must be deselected for a minimum of 1 μ s (T_{CSMIN}). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT93C46H can be determined by selecting the device and polling the DO pin. It **IS** necessary for all memory locations to be erased before the WRITE ALL command is executed.

MICROWIRE and COPS are registered trademarks of the National Semiconductor Corporation.

CAT93C46I [Industrial Temperature] 1K BIT SERIAL EEPROM

DESCRIPTION

The CAT93C46I is a 1K bit Serial EEPROM memory device organized in 64 registers of 16 bits (ORG pin at Vcc) or 128 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C46I is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin dip or S.O. package. To be offered in a 3-volt version (CAT33C101 I).

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5-volt supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with National Semiconductor NMC 9346
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range -40°C TO +85°C
- 10,000 erase/write cycles
- 10 year data retention
- Power-on data protection

PIN CONFIGURATION



CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

Note: ORG, When the ORG pin is connected to +5V, the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64x16 organization.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS *

Storage temperature	T _{stg}
Power supply	Vcc
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	$V_{CC} = 5.0V, CS = V_{IH}$ Outputs unloaded			4	mA
lcc2	Current consumption (stand-by)	V _{CC} = 5.5V, CS = 0			100	μA
		DI = 0, SK = 0				
lLı	Input leakage current	V _{IN} = 5.5V			10	μA
llo	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
Vін	High level input voltage		2.0		Vcc +1	v
ViL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	I _{OH} = -400µА	2.4			V
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Data		Data		Data		Data		Data		Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16											
READ	1	10	A6 - A0	A5 - A0			Read address AN - A0										
ERASE	1	1 1	A6 - A0	A5 - A0			ERASE address AN - A0										
WRITE	1	0 1	A6 - A0	A5 - A0	D7 - D0	D15 - D0	WRITE address AN - A0										
EWEN	1	0 0	11XXXXX	11XXXX			Program enable										
EWDS	1	0 0	00XXXXX	00XXXX			Program disable										
ERAL	1	0 0	10XXXXX	10XXXX			Erase all addresses										
WRAL	1	0 0	01XXXXX	01XXXX	D7 - D0	D15 - D0	Program all addresses										

AC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
tcss	CS setup time		0.2			μs
tcsн	CS hold time	$C_L = 100 pF$	0			μs
t _{DIS}	DI setup time	$V_{OL} = 0.8V, V_{OH} = 2.0$ $V_{IL} = 0.45, V_{IH} = 2.4$	0.4			μs
tоін	DI hold time		0.4			μs
tPD1	Output delay to 1				2	μs
t _{PD0}	Output delay to 0				2	μs
tHZ	Output delay to Hi-Z				0.4	μs
t _{EW}	Erase/Write pulse width				10	ms
t CSMIN	Minimum CS low time		1			μs
tskhi	Minimum SK high time		1			μs
tsklow	Minimum SK low time		1			μs
tsv	Output delay to status valid	C _L = 100pF			1	μs
SKMAX	Maximum frequency		DC		250	kHz

SYNCHRONOUS TIMINGS



INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)		
128 x 8	A ₆	D7		
64 x 16	A5	D ₁₅		

INSTRUCTION TIMING <READ>



INSTRUCTION TIMING <WRITE>



INSTRUCTION TIMING < EWENS, EWDS>



INSTRUCTION TIMING < ERASE>



INSTRUCTION TIMING <ERAL>



INSTRUCTION TIMING <WRAL>



DEVICE OPERATION

The CAT93C46I is a 1024 bit non-volatile memory intended for use with the COPSTM family of microcontrollers, or other standard microprocessors. The CAT93C46I can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Seven, 9 bit instructions (10 bit instruction in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT93C46I operates on a single 5 Volt supply and will generate on chip, the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the busy/ready status after a programming operation. The busy/ready status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT93C46I is 1 logical "1" start bit, a 2 bit (or 4 bit) op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT93C46I will come out of the high impedance state, after sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifting out. The data bits being shifted out will toggle on the rising edge of the SK clock and is stable after the specified time delay tpD0 or tpD1.

ERASE/WRITE ENABLE AND DISABLE

The CAT93C46I powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46I programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT93C46I regardless of the programming enable/disable status.

ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 1 μ s (T_{CSMIN}). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY

status of the CAT93C46I can be determined by selecting the device and polling the DO pin.

WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 1 μ s (TCSMIN). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT93C46I can be determined by selecting the device and polling the DO pin. With the CAT93C46I it is **NOT** necessary to erase a memory location before the WRITE command.

ERASE ALL

Upon receiving an ERASE ALL command, the CS (chip select) must be deselected for a minimum of 1 μ s (T_{CSMIN}). The falling edge of CS will start the

self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT93C46I can be determined by selecting the device and polling the DO pin.

WRITE ALL

Upon receiving a WRITE ALL command and data, the CS (chip select) must be deselected for a minimum of 1 μ s (T_{CSMIN}). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT93C46I can be determined by selecting the device and polling the DO pin. It **IS** necessary for all memory locations to be erased before the WRITE ALL command is executed.

COPS and MICROWIRE are registered trademarks of the National Semiconductor Corporation.

2-18

CAT59C11 1K BIT SERIAL EEPROM

DESCRIPTION

The CAT59C11 is a 1K bit Serial EEPROM memory device organized in 64 registers of 16 bits (ORG pin at Vcc) or 128 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT59C11 is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin dip and Small Outline packages. To be offered in a 3-volt package (CAT33C201).

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5-volt supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with General Instruments ER5911
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C [industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-on data protection

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS *

Storage temperature	T _{stg}
Power supply	Vcc
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	V _{CC} =5.5V, CS = 1 DO unloaded			5	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$			100	μA
		DI = 0, SK = 0				
lu	Input leakage current	V _{IN} = 5.5V			10	μA
Ilo	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
ViH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Voh	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addı	ress	Data		Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16			
READ	1	1000	A ₆ - A ₀	A5 - A0			Read address A _N - A ₀		
PROGRAM	1	X100	A ₆ - A ₀	A5 - A0	D7 - D0	D15 - D0	Program address A _N - A ₀		
PEN	1	0011	0000000	000000			Program enable		
PDS	1	0000	0000000	000000			Program disable		
ERAL	1	0010	0000000	000000			Erase all addresses		
WRAL	1	0001	0000000	000000	D7 - D0	D15 - D0	Write all addresses		

AC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tcss	CS setup time		0.2			μs
tcsн	CS hold time	CL = 100pF	0			μs
tDIS	DI setup time	$V_{OL} = 0.8V, V_{OH} = 2.0$ $V_{IL} = 0.45, V_{IH} = 2.4$	0.4	,		μs
tDIH	DI hold time		0.4			μs
tPD1	Output delay to 1				2	μs
tPD0	Output delay to 0				2	μs
tew	Erase/Write pulse width				20	ms
tsкні	Minimum SK high time		1			μs
tsklow	Minumun SK low time		1			μs
СКмах	Maximum frequency		DC		250	kHz



SYNCHRONOUS TIMINGS



INSTRUCTION TIMING <ORGANIZATION>

Organization	A_N (or AN)	D _N (or DN)
128 x 8	A ₆	D7
64 x 16	A ₅	D ₁₅

INSTRUCTION TIMING <READ>



INSTRUCTION TIMING <PROGRAM>



INSTRUCTION TIMING <PEN, PDS, for 128 x 8 organization>



INSTRUCTION TIMING <PEN, PDS , for 64 x 16 organization>



INSTRUCTION TIMING < ERAL, 128 x 8 organization>



INSTRUCTION TIMING <ERAL 64 x 16 organization>



INSTRUCTION TIMING < WRAL 128 x 8 organization>



INSTRUCTION TIMING <WRAL 64 x 16 organization>

DI	1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RDY/BUSY	
	t _{EW}

DEVICE OPERATION

The CAT59C11 is a 1024 bit non-volatile memory intended for use with all standard controllers. The CAT59C11 can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Six, 11 bit instructions (12 bit instruction in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT59C11 operates on a single 5 Volt supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after <u>a programming</u> operation by polling the RDY/BUSY pin. The format for all instructions sent to the CAT59C11 is one logical "1" start bit, a 4 bit op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT59C11 will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and is stable after the specified time delay tPD1 and tPD0).

ERASE/WRITE ENABLE AND DISABLE

The CAT59C11 powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT59C11's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT59C11 regardless of the programming enable/disable status.

PROGRAM

After receiving a PRO<u>GRAM</u> command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11 can be determined by polling the RDY/BUSY pin.

ERASE ALL

Upon receiving an WRAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11 can be determined by polling the RDY/BUSY pin.

WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11 can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.



2-26

CAT59C11A 1K BIT SERIAL EEPROM

DESCRIPTION

The CAT59C11A is a 1K bit Serial EEPROM memory device organized in 64 registers of 16 bits (ORG pin at Vcc) or 128 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT59C11A is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin dip and Small Outline packages. To be offered in a 3-volt package (CAT33C201A).

FEATURES

- Highly reliable CMOS floating gate technology
- Single 5-volt supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with General Instruments ER5911
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C [industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-on data protection

PIN CONFIGURATION



PIN FUNCTIONS

CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the **ORG** pin is connected to +5V, the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64x16 organization.

BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS *

Storage temperature	Т _{stg}
Power supply	Vcc
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	V _{CC} =5.5V, CS = 1 DO unloaded			3	mA
Icc2	Current consumption (stand-by)	V _{CC} = 5.5V, CS = 0			100	μA
		DI = 0, SK = 0				
۱LI	Input leakage current	V _{IN} = 5.5V			10	μA
ILO	Output leakage current	V _{OUT} = 5.5V, CS = 0			10	μA
VIH	High level input voltage		2.0		V _{CC} +1	v
VIL	Low level input voltage		-0.1		0.8	v
V _{OH}	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	lo _L = 2.1mA			0.4	V

INSTRUCTION SET

Instruction	Start Bit	Opcode	Addı	ress	Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	1000	A ₆ - A ₀	A5 - A0			Read address A _N - A ₀
PROGRAM	1	X100	A ₆ - A ₀	A5 - A0	D7 - D0	D15 - D0	Program address $A_N - A_0$
PEN	1	0011	0000000	000000			Program enable
PDS	1	0000	0000000	000000			Program disable
ERAL	1	0010	0000000	000000			Erase all addresses
WRAL	1	0001	0000000	000000	D7 - D0	D15 - D0	Write all addresses

AC CHARACTERISTICS

(V_{CC} = +5V $\pm 10\%,\,T_{A} = 0^{o}C$ to $70^{o}C$)

Symbol	Parameter	Conditions			Unit	
			Min.	Тур.	Max.	
tcss	CS setup time		0.2			μs
tcsH	CS hold time	$C_L = 100 pF$	0			μs
t _{DIS}	DI setup time	$V_{OL} = 0.8V, V_{OH} = 2.0$ $V_{IL} = 0.45, V_{IH} = 2.4$	0.4			μs
tdih	DI hold time		0.4			μs
tPD1	Output delay to 1				2	μs
tPD0	Output delay to 0				2	μs
tew	Erase/Write pulse width				10	ms
tsкні	Minimum SK high time		1			μs
tsklow	Minimum SK low time		1			μs
СКмах	Maximum frequency		DC		250	kHz

SYNCHRONOUS TIMINGS



INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
128 x 8	A ₆	D7
64 x 16	A ₅	D ₁₅

INSTRUCTION TIMING <READ>



INSTRUCTION TIMING <PROGRAM>



INSTRUCTION TIMING <PEN, PDS, for 128 x 8 organization>



INSTRUCTION TIMING <PEN, PDS , for 64 x 16 organization>



INSTRUCTION TIMING < ERAL, 128 x 8 organization>



INSTRUCTION TIMING <ERAL 64 x 16 organization>



INSTRUCTION TIMING < WRAL 128 x 8 organization>



INSTRUCTION TIMING <WRAL 64 x 16 organization>

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
$DI _ 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0$	
RDY/BUSY	
	←-/// t _{EW}

#### **DEVICE OPERATION**

The CAT59C11A is a 1024 bit non-volatile memory intended for use with all standard controllers. The CAT59C11A can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Six, 11 bit instructions (12 bit instruction in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT59C11A operates on a single 5 Volt supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined <u>after a programming operation</u> by polling the RDY/BUSY pin. The format for all instructions sent to the CAT59C11A is one logical "1" start bit, a 4 bit op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

#### READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT59C11A will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and is stable after the specified time delay tPD1 and tPD0).

#### ERASE/WRITE ENABLE AND DISABLE

The CAT59C11A powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT59C11A's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT59C11A regardless of the programming enable/disable status.

#### PROGRAM

After receiving a PROGRAM command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11A can be determined by polling the RDY/BUSY pin.

## ERASE ALL

Upon receiving an WRAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11A can be determined by polling the RDY/BUSY pin.

#### WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11A can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

2-34

# CAT59C11 I [Industrial Temperature] 1K BIT SERIAL EEPROM

#### DESCRIPTION

The CAT59C11I is a 1K bit Serial EEPROM memory device organized in 64 registers of 16 bits (ORG pin at V_{CC}) or 128 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT59C11I is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin dip and Small Outline packages. To be offered in a 3-volt version (CAT33C201 I).

## FEATURES

- Highly reliable CMOS floating gate technology
- Single 5-volt supply
- 64x16 or 128x8 user selectable serial memory
- Compatible with General Instruments ER5911
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range -40°C to +85°C
- 10,000 erase/write cycles
- 10 year data retention
- Power-on data protection

#### **PIN CONFIGURATION**



#### **PIN FUNCTIONS**

CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

**Note:** When the **ORG** pin is connected to +5V, the 64x16 organization is selected. When it is connected to ground, the 128x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64x16 organization.

#### **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS ***

Storage temperature	T _{stg}
Power supply	Vcc
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS**

 $(V_{CC} = +5V \pm 10\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	$V_{CC} = 5.5V, CS = 1$ DO unloaded			5	mA
ICC2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$			100	μA
		DI = 0, SK = 0				
ILI	Input leakage current	$V_{IN} = 5.5V$			10	μA
ILO	Output leakage current	V _{OUT} = 5.5V, CS = 0			10	μA
VIH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Voh	High level output voltage	I _{OH} = -400µА	2.4			v
Vol	Low level output voltage	I _{OL} = 2.1mA			0.4	v

## INSTRUCTION SET

Instruction	Start Bit	Opcode	Addr	ess	Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	1000	A ₆ - A ₀	A5 - A0			Read address A _N - A ₀
PROGRAM	1	X100	A ₆ - A ₀	A5 - A0	D7 - D0	D15 - D0	Program address A _N - A ₀
PEN	1	0011	0000000	000000			Program enable
PDS	1	0000	0000000	000000			Program disable
ERAL	1	0010	0000000	000000			Erase all addresses
WRAL	1	0001	0000000	000000	D7 - D0	D ₁₅ - D ₀	Write all addresses

# **AC CHARACTERISTICS**

(V_{CC} = +5V  $\pm 10\%,\, T_{A}$  = -40  $^{o}C$  to +85  $^{o}C$  )

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
tcss	CS setup time		0.2			μs
tсsн	CS hold time	C _L = 100pF	0			μs
tDIS	DI setup time	$V_{OL} = 0.8V, V_{OH} = 2.0$ $V_{IL} = 0.45, V_{IH} = 2.4$	0.4			μs
tdih	DI hold time		0.4			μs
tPD1	Output delay to 1				2	μs
tPD0	Output delay to 0				2	μs
t _{EW}	Erase/Write pulse width				20	ms
tsкні	Minimum SK high time		1			μs
tsklow	Minumun SK low time		1			μs
СКмах	Maximum frequency		DC		250	kHz

## SYNCHRONOUS TIMINGS



#### INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)
128 x 8	A ₆	D7
64 x 16	A ₅	D ₁₅

## INSTRUCTION TIMING <READ>



## INSTRUCTION TIMING <PROGRAM>



## INSTRUCTION TIMING <PEN, PDS, for 128 x 8 organization>



## INSTRUCTION TIMING <PEN, PDS , for 64 x 16 organization>



## INSTRUCTION TIMING < ERAL, 128 x 8 organization>



#### INSTRUCTION TIMING <ERAL 64 x 16 organization>



#### INSTRUCTION TIMING < WRAL 128 x 8 organization>



#### INSTRUCTION TIMING <WRAL 64 x 16 organization>

cs .	
CLK	
DI _	1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RDY/BUS	Ϋ
	t _{EW}

#### **DEVICE OPERATION**

The CAT59C11I is a 1024 bit non-volatile memory intended for use with all standard controllers. The CAT59C11I can be organized as either 64 registers by 16 bits, or as 128 registers by 8 bits. Six, 11 bit instructions (12 bit instruction in 128 by 8 organization) control the reading, writing, and erase operations of the device. The CAT59C11I operates on a single 5 Volt supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after <u>a programming</u> operation by polling the RDY/BUSY pin. The format for all instructions sent to the CAT59C11I is one logical "1" start bit, a 4 bit op code, a 6 bit address (7 bit address when organized as 128 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 128 X 8).

#### READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT59C11I will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and is stable after the specified time delay tPD1 and tPD0).

#### **ERASE/WRITE ENABLE AND DISABLE**

The CAT59C111 powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT59C111's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT59C111 regardless of the programming enable/disable status.

#### PROGRAM

After receiving a PRO<u>GRAM</u> command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C111 can be determined by polling the RDY/BUSY pin.

#### **ERASE ALL**

Upon receiving an WRAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11I can be determined by polling the RDY/BUSY pin.

#### WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT59C11I can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

2-42

# CAT35C102 2K BIT SERIAL EEPROM

Preliminary

#### DESCRIPTION

The CAT35C102 is a 2K bit Serial EEPROM memory device organized in 128 registers of 16 bits (ORG pin at V_{CC}) or 256 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C102 is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin dip or SO package. To be offered in a 3-volt version (CAT33C102).

# FEATURES

- Highly reliable CMOS floating gate technology
- Single 5-volt supply
- 128x16 or 256x8 user selectable serial memory
- Microwire TM compatible
- Self timed programming cycle with Autoerase
- Operating range 0°C to 70°C [industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-on data protection

#### **PIN CONFIGURATION**



#### **PIN FUNCTIONS**

CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

**Note:** When the **ORG** pin is connected to +5V, the 128x16 organization is selected. When it is connected to ground, the 256x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 128x16 organization.

#### **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS ***

Storage temperature	T _{stg}
Power supply	V _{CC}
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	V _{CC} =5.0V, CS = V _{IH} Output unloaded			3	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$			100	μA
		DI = 0, SK = 0				
1LI	Input leakage current	$V_{IN} = 5.5V$			10	μA
ILO	Output leakage current	V _{OUT} = 5.5V, CS = 0			10	μA
ViH	High level input voltage		2.0		Vcc +1	V
VIL	Low level input voltage		-0.1		0.8	v
V _{OH}	High level output voltage	I _{OH} = -400μA	2.4			V
VoL	Low level output voltage	l _{OL} = 2.1mA			0.4	V

## **INSTRUCTION SET**

Instruction	Start Bit	Opcode	Addı	ess	Data		Comments
			256 x 8	128 x 16	256 x 8	128 x 16	
READ	1	10	A7 - A0	A6 - A0			Read address AN - A0
ERASE	1	1 1	A7 - A0	A6 - A0			ERASE address AN - A0
WRITE	1	01	A7 - A0	A6 - A0	D7 - D0	D15 - D0	WRITE address AN - A0
EWEN	1	0 0	11XXXXXX	11XXXXX			Program enable
EWDS	1	0 0	00XXXXXX	00XXXXX			Program disable
ERAL	1	0 0	10XXXXXX	10XXXXX			Erase all addresses
WRAL	1	0 0	01XXXXXX	01XXXXX	D7 - D0	D15 - D0	Program all addresses

# AC CHARACTERISTICS

(V_{CC} = +5V  $\pm 10\%$ , T_A = 0°C to 70°C )

Symbol	Parameter	Conditions			Unit	
			Min.	Тур.	Max.	
tcss	CS setup time		50			ns
tсsн	CS hold time	C _L = 100pF	0			ns
tDIS	DI setup time	V _{OL} = 0.8V, V _{OH} = 2.0 V _{IL} = 0.45, V _{IH} = 2.4	100			ns
tDIH	DI hold time		100			ns
tPD1	Output delay to 1				500	ns
tPD0	Output delay to 0				500	ns
tHZ	Output delay to Hi-Z				100	ns
tew	Erase/Write pulse width				10	ms
tcsmin	Minimum CS low time		250			ns
tsкні	Minimum SK high time		250			ns
tsklow	Minimum SK low time		250			ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum frequency		DC		1	MHz

## SYNCHRONOUS TIMINGS



## INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	<b>D</b> ℕ (or DN)
256 x 8	A7	D7
128 x 16	A ₆	D ₁₅

## INSTRUCTION TIMING <READ>



## INSTRUCTION TIMING <WRITE>



# INSTRUCTION TIMING < EWENS, EWDS>



## INSTRUCTION TIMING < ERASE>



## INSTRUCTION TIMING <ERAL>



#### **INSTRUCTION TIMING < WRAL>**



#### **DEVICE OPERATION**

The CAT35C102 is a 2048 bit non-volatile memory intended for use with the COPSTM family of microcontrollers, or other standard microprocessors. The CAT35C102 can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. Seven, 10 bit instructions (11 bit instructions in 256 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C102 operates on a single 5 Volt supply and will generate on chip, the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the busy/ready status after a programming operation. The busy/ready status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed. while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT35C102 is 1 logical "1" start bit, a 2 bit (or 4 bit) op code, a 7 bit address (8 bit address when organized as 256 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 256 X 8).

#### READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT35C102 will come out of the high impedance state, after sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifting out. The data bits being shifted out will toggle on the rising edge of the SK clock is stable after the specified time delay tppo or tpp1

#### ERASE/WRITE ENABLE AND DISABLE

The CAT35C102 powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT35C102 programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C102 regardless of the programming enable/disable status.

#### ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 250 ns ( $T_{CSMIN}$ ). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY

status of the CAT35C102 can be determined by selecting the device and polling the DO pin.

#### WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 250 ns (TCSMIN). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT35C102 can be determined by selecting the device and polling the DO pin. With the CAT35C102 it is **NOT** necessary to erase a memory location before the WRITE command.

#### ERASE ALL

Upon receiving an ERASE ALL command, the CS (chip select) must be deselected for a minimum of

250 ns ( $T_{CSMIN}$ ). The falling edge of CS will start the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT35C102 can be determined by selecting the device and polling the DO pin.

#### WRITE ALL

Upon receiving a WRITE ALL command and data, the CS (chip select) must be deselected for a minimum of 250 ns (T_{CSMIN}). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT35C102 can be determined by selecting the device and polling the DO pin. It **IS** necessary for all memory locations to be erased before the WRITE ALL command is executed.

COPS and MICROWIRE are registered trademarks of the National Semiconductor Corporation.

2-50

# CAT35C202 2K BIT SERIAL EEPROM

Preliminary

#### DESCRIPTION

The CAT35C202 is a 2K bit Serial EEPROM memory device organized in 128 registers of 16 bits (ORG pin at Vcc) or 256 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C202 is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin dip and Small Outline packages. To be offered in a 3-volt version (CAT33C202).

#### FEATURES

- Highly reliable CMOS floating gate technology
- 10 ms programming cycle
- Single 5-volt supply
- 128x16 or 256x8 user selectable serial memory
- Compatible with General Instruments ER5912
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C [Industrial temp. range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-on data protection



#### PIN FUNCTIONS

PIN CONFIGURATION

CS	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

*Note:* When the **ORG** pin is connected to +5V, the 128x16 organization is selected. When it is connected to ground, the 256x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 128x16 organization.

#### **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS ***

Storage temperature	T _{stg}
Power supply	Vcc
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS**

(V_{CC} = +5V  $\pm 10\%$ , T_A = 0°C to 70°C )

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Icc1	Current consumption (operating)	$V_{CC} = 5.0V, CS = 1$ DO unloaded			3	mA
Icc2	Current consumption (stand-by)	VCC = 5.5V, CS = 0			100	μA
		DI = 0, SK = 0				
I _{LI}	Input leakage current	V _{IN} = 5.5V			10	μA
llo	Output leakage current	V _{OUT} = 5.5V, CS = 0			10	μΑ
Vін	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.1		0.8	v
Voн	High level output voltage	I _{OH} = -400µА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

#### **INSTRUCTION SET**

Instruction	Start Bit	Opcode	Addr	ess	Data		Comments
			256 x 8	128 x 16	256 x 8	128 x 16	
READ	1	1000	A7 - A0	A6 - A0			Read address AN - A0
PROGRAM	1	X100	A7 - A0	A6 - A0	D7 - D0	D15 - D0	Program address AN - A0
PEN	1	0011	00000000	0000000			Program enable
PDS	1	0000	00000000	0000000			Program disable
ERAL	1	0010	00000000	0000000			Erase all addresses
WRAL	1	0001	00000000	0000000	D7 - D0	D15 - D0	Write all addresses

# AC CHARACTERISTICS

(V_{CC} = +5V  $\pm 10\%$ , T_A = 0°C to 70°C )

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
tcss	CS setup time		50			ns
tcsн	CS hold time	C _L = 100pF	0			ns
tDIS	DI setup time	$V_{OL} = 0.8V, V_{OH} = 2.0$ $V_{IL} = 0.45, V_{IH} = 2.4$	100			ns
tDIH	DI hold time		100			ns
tPD1	Output delay to 1				500	ns
tPD0	Output delay to 0				500	ns
tew	Erase/Write pulse width				10	ms
tskhi	Minimum SK high time		250			ns
tsklow	Minimum SK low time		250			ns
СКмах	Maximum frequency		DC		1	MHz

#### SYNCHRONOUS TIMINGS



## INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)		
256 x 8	A7	D7		
128 x 16	A ₆	D ₁₅		

## INSTRUCTION TIMING <READ>



#### INSTRUCTION TIMING <PROGRAM>



## INSTRUCTION TIMING <PEN, PDS, for 256 x 8 organization>



## INSTRUCTION TIMING <PEN, PDS , for 128 x 16 organization>



## INSTRUCTION TIMING < ERAL, 256 x 8 organization>



#### INSTRUCTION TIMING <ERAL 128 x 16 organization>



#### INSTRUCTION TIMING < WRAL 256 x 8 organization>



INSTRUCTION TIMING < WRAL 128 x 16 organization>



#### **DEVICE OPERATION**

The CAT35C202 is a 2048 bit non-volatile memory intended for use with all standard controllers. The CAT35C202 can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. Six, 12 bit instructions (13 bit instruction in 256 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C202 operates on a single 5 Volt supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined <u>after a programming operation</u> by polling the RDY/BUSY pin.

The format for all instructions sent to the CAT35C202 is one logical "1" start bit, a 4 bit op

code, a 7 bit address (8 bit address when organized as 256 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 256 X 8).

#### READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT35C202 will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and is stable after the specified time delay tPD1 and tPD0).

#### ERASE/WRITE ENABLE AND DISABLE

The CAT35C202 powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT35C202's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C202 regardless of the programming enable/disable status.

#### PROGRAM

After receiving a PROGRAM command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202 can be determined by polling the RDY/BUSY pin.

#### **ERASE ALL**

Upon receiving an WRAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202 can be determined by polling the RDY/BUSY pin.

#### WRITE ALL

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202 can be determined by polling the RDY/BUSY pin. It **IS** necessary for all memory locations to be erased before the WRAL command is executed.

2-58

# CAT35C104 4K BIT SERIAL EEPROM

#### DESCRIPTION

The CAT35C104* is a 4K bit Serial EEPROM memory device organized in 256 registers of 16 bits (ORG pin at V_{CC}) or 512 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C104 is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. It is designed to endure 10,000 erase/write cycles and has a data retention of 10 years. It is packaged in an 8 pin dip or SO package. To be offered in a 3-volt version (CAT33C104).

* Available in G.I. compatible protocol CAT35C204. Also to be offered in a 3-volt version (CAT33C204).

## **PIN CONFIGURATION**



#### **PIN FUNCTIONS**

CS	Chip select
SK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
GND	Ground
NC	No connection
ORG	Memory organization

**Note:** When the **ORG** pin is connected to +5V, the 256x16 organization is selected. When it is connected to ground, the 512x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 256x16 organization.

#### FEATURES

Highly reliable CMOS floating gate technology

Preliminary

- Single 5-volt supply
- Available in 8 pin DIP or S.O. package
- 256x16 or 512x8 user selectable serial memory
- Mircowire TM compatible
- Self timed programming cycle with Autoerase
  Operating range 0°C to 70°C [industrial temp.
- range available]
- 10,000 erase/write cycles
- 10 year data retention
- Power-on data protection

#### **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS ***

Storage temperature	T _{stg}
Power supply	V _{CC}
Voltage on any input pin	
Voltage on any output pin	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC CHARACTERISTICS**

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
ICC1	Current consumption (operating)	V _{CC} =5.0V, CS = V _{IH} Output unloaded			3	mA
Icc2	Current consumption (stand-by)	$V_{CC} = 5.5V, CS = 0$			100	μA
		DI = 0, SK = 0				
ILI	Input leakage current	V _{IN} = 5.5V			10	μΑ
llo	Output leakage current	$V_{OUT} = 5.5V, CS = 0$			10	μA
VIH	High level input voltage		2.0		Vcc +1	v
ViL	Low level input voltage		-0.1		0.8	v
Vон	High level output voltage	l _{OH} = -400µА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v

#### **INSTRUCTION SET**

Instruction	Start Bit	Opcode	Address		Data		Comments	
			512 x 8	256 x 16	512 x 8	256 x 16		
READ	1	10	A8 - A0	A7 - A0			Read address AN - A0	
ERASE	1	1 1	A8 - A0	A7 - A0			ERASE address AN - A0	
WRITE	1	0 1	A8 - A0	A7 - A0	D7 - D0	D15 - D0	WRITE address AN - A0	
EWEN	1	0 0	11XXXXXXX	11XXXXXX			Program enable	
EWDS	1	0 0	00XXXXXXX	00XXXXXX			Program disable	
ERAL	1	0 0	10XXXXXXX	10XXXXXX			Erase all addresses	
WRAL	1	0 0	01XXXXXXX	01XXXXXX	D7 - D0	D15 - D0	Program all addresses	

# AC CHARACTERISTICS

(V_{CC} = +5V  $\pm 10\%$ , T_A = 0°C to 70°C )

.

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
tcss	CS setup time		50			ns
tcsн	CS hold time	C _L = 100pF	0			ns
t _{DIS}	DI setup time	V _{OL} = 0.8V, V _{OH} = 2.0 V _{IL} = 0.45, V _{IH} = 2.4	100			ns
tоін	DI hold time		100			ns
tPD1	Output delay to 1				500	ns
tPD0	Output delay to 0				500	ns
t⊣z	Output delay to Hi-Z				100	ns
tew	Erase/Write pulse width				10	ms
<b>t</b> CSMIN	Minimum CS low time		250			ns
tsкні	Minimum SK high time		250			ns
tsklow	Minimum SK low time		250	1		ns
tsv	Output delay to status valid	C _L = 100pF			500	ns
SKMAX	Maximum frequency		DC		1	MHz

## SYNCHRONOUS TIMINGS



## INSTRUCTION TIMING <ORGANIZATION>

Organization	A _N (or AN)	D _N (or DN)	
512 x 8	A ₈	D7	
256 x 16	A7	D ₁₅	

# INSTRUCTION TIMING <READ>



## INSTRUCTION TIMING <WRITE>



## INSTRUCTION TIMING < EWENS, EWDS>



## INSTRUCTION TIMING < ERASE>



#### INSTRUCTION TIMING <ERAL>


#### **INSTRUCTION TIMING < WRAL>**



#### **DEVICE OPERATION**

The CAT35C104 is a 4096 bit non-volatile memory intended for use with the COPSTM family of microcontrollers, or other standard microprocessors such as the 8048, or 8051. The CAT35C104 can be organized as either 256 registers by 16 bits. or as 512 registers by 8 bits. Seven, 11 bit instructions (12 bit instructions in 512 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C104 operates on a single 5 Volt supply and will generate on chip, the high voltage required during any programming operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the busy/ready status after a programming operation. The busy/ready status can be determined after a programming operation by selecting the device and polling the DO pin; DO low indicates that the programming operation is not completed, while DO high indicates that the device is ready. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and and the DO pin are to be tied together to form a common DI/O pin. The format for all instructions sent to the CAT35C104 is 1 logical "1" start bit, a 2 bit (or 4 bit) op code, a 8 bit address (9 bit address when organized as 512 X 8). and for write operations a 16 bit data field (8 bit data field when organized as 512 X 8).

#### READ

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT35C104 will come out of the high impedance state, after sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifting out. The data bits being shifted out will toggle on the rising edge of the SK clock is stable after the specified time delay tpD0 or tpD1

### ERASE/WRITE ENABLE AND DISABLE

The CAT35C104 powers up in the programming disable state. Any programming after power-up or after an EWDS (programming disable) instruction must first be preceded by the EWEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT35C104 programming and erasing functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C102 regardless of the programming enable/disable status.

#### ERASE

Upon receiving an ERASE command and address, the CS (chip select) must be deselected for a minimum of 250 ns (TCSMIN). The falling edge of CS will start the self clocking erase cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT35C104 can be determined by selecting the device and polling the DO pin.

#### WRITE

After receiving a WRITE command, address and the data, the CS (chip select) must be deselected for a minimum of 250 ns (TCSMIN). The falling edge of CS will start the self clocking erase and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT35C104 can be determined by selecting the device and polling the DO pin. With the CAT35C104 it is **NOT** necessary to erase a memory location before the WRITE command.

#### ERASE ALL

Upon receiving an ERASE ALL command, the CS (chip select) must be deselected for a minimum of 250 ns (T_{CSMIN}). The falling edge of CS will start

the self clocking erase cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT35C104 can be determined by selecting the device and polling the DO pin.

## WRITE ALL

Upon receiving a WRITE ALL command and data, the CS (chip select) must be deselected for a minimum of 250 ns (TCSMIN). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The BUSY/READY status of the CAT35C104 can be determined by selecting the device and polling the DO pin. It **IS** necessary for all memory locations to be erased before the WRITE ALL command is executed.

COPS and MICROWIRE are registered trademarks of the National Semiconductor Corporation.

2-66

# CAT28C16A, CAT28C16AI [Industrial Temperature] 2Kx8 BIT CMOS EEPROM

#### DESCRIPTION

PIN CONFIGURATION

The CAT28C16A is a fast, low power, 5V-only CMOS EEPROM requiring a simple interface for insystem programming.

On-chip address and data latches, self-timed write cycle with auto-erase and  $V_{CC}$  power up/down write protection eliminate additional timing and protection hardware. Data polling is provided to allow the user to minimize write cycle time.

The CAT28C16A is fabricated in reliable floating gate CMOS technology. It is designed for up to10,000 write cycles and 10 years data retention.

#### FEATURES

- Access time 150 ns. and 200 ns.
- Low CMOS power: Active - 25 mA max Standby - 100µA max
- 5V-only operation
- Simple write operation:
  On-chip address and data latches
  Self-timed write cycle with auto-erase
  Data polling
  Power up/down write protection
- Fast write cycle time 10 ms max byte write, 5 ms available
- Reliable floating gate CMOS technology
- JEDEC approved 24 pin DIP,Small Outline, and 32 pin PLCC packages available.



PIN CONFIGURATION 32-Pin PLCC



# **BLOCK DIAGRAM**



# **PIN NAMES**

A0 - A10	Address inputs
1/O ₀ - 1/O ₇	Data inputs/outputs
CE	Chip enable
ŌĒ	Output enable
WE	Write enable
Vcc	+5V
Vss	Ground

# CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$ 

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	V _{I/O} = 0V	10	pF
Cin	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.

# **ABSOLUTE MAXIMUM RATINGS ***

Temperature under bias		40°C to +85°C
Storage temperature		65°C to +150°C
Voltage on any input pin relative	to $V_{SS}$	0.5 to +7V
Voltage on any output pin relativ	e to V _{SS}	0.5 to V _{CC} +0.5V
D.C. output current		. 5mA

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS**

# $(V_{CC} = +5V \pm 10\%, CAT2816A T_A = 0^{\circ}C \text{ to } +70^{\circ}C, CAT2816AI T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lcc	V _{CC} current (operating, TTL)	$\overline{CE} = \overline{OE} = V_{IL}$ , f=6.7MHz, all I/O's = open			35	mA
lccc	V _{CC} current (operating, CMOS)	CE=OE=V _{ILC*} , f=6.7MHz, all I/O's = open			25	mA
ISB	V _{CC} current (stand-by, TTL)	CE=V⊮ All I/O's open			1	mA
ISBC	V _{CC} current (stand-by, CMOS)	CE=V _{IHC**} All I/O's open			100	μA
lu	Input leakage current	$V_{IN} = GND$ to $V_{CC}$			10	μΑ
ΙLO	Output leakage current	$V_{OUT} = GND \text{ to } V_{CC},$ $\overline{CE} = V_{IH}$			10	μA
ViH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.3		0.8	v
Vон	High level output voltage	Iон = -400µА	2.4			v
Vol	Low level output voltage	I _{OL} = 2.1mA			0.4	v
Vwi	Vcc trip voltage for write protection		3.0	3.5		v

#### Note:

- * V_{ILC} = -0.3V to +0.3V ** V_{IHC} = V_{CC} 0.3V to V_{CC} + 1.0V

# MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	н	L	Dout	ACTIVE
Byte write	L	~~	н	DIN	ACTIVE
Standby and write inhibit	н	x	x	HIGH Z	STANDBY
Write inhibit	Х	x	L		
Write inhibit	Х	н	х		
Chip erase	L	L	12V	HIGH Z	ACTIVE

# **AC CHARACTERISTICS - TEST CONDITIONS**

Parameter	Conditions
Input pulse level	0.4 to 2.4 V
Input rise and fall times	10 ns
Input/output timing reference level	'0' = 0.8V, '1' = 2.0 V
Output load	C _L = 100pF, 1 TTL gate

# AC CHARACTERISTICS <Read Cycle>

CAT2816A T_A = 0°C to +70°C, CAT2816AI T_A = -40°C to +85°C, V_{CC} = +5V  $\pm$ 10%

Symbol	Parameter	28C [.] Min.	16A-15 Max.	28C16 Min.	A-20 Max.	Units
tRC	Read cycle time	150		200		ns
tCE	CE access time		150		200	ns
taa	Address access time		150		200	ns
toE	OE access time		70		80	ns
t∟z	CE low to active output	10		10		ns
toLZ	OE low to active output	10		10		ns
tнz	CE high to high Z output	10	50	10	55	ns
tонz	OE high to high Z output	10	50	10	55	ns
tон	Output hold from address change	20		20		ns

# AC CHARACTERISTICS <Write Cycle>

(CAT2816A T_A = 0°C to +70°C, CAT2816AI T_A = -40°C to +85°C, V_{CC} = +5V  $\pm$ 10%)

Symbol	Parameter	28C16 Min	6A-15 Max	28C16 Min	6A-20 Max	Units
twc	Write cycle time		10		10	ms
tas	Address setup time	10		10		ns
tан	Address hold time	70		100		ns
tcs	Write setup time	0		0		ns
tсн	Write hold time	0		0		ns
tcw ·	CE pulse time	100		150		ns
toes, toeh	$\overline{OE}$ setup time, $\overline{OE}$ hold time	10		15		ns
twp +	WE pulse width	100		150		ns
tDL	Data latch time	50		50		ns
tos	Data setup time	50		50		ns
tон	Data hold time	10		10		ns
tinit	Write inhibit period after power-up	5	20	5	20	ms

NOTE: * A write pulse of less than 20ns duration will not initiate a write cycle.

# TIMING <Read Cycle>





# TIMING <WE Controlled Write Cycle>

# TIMING < CE Controlled Write Cycle>



# **PIN DESCRIPTIONS**

### ADDRESSES (Ao-A10)

The Address inputs are used to select an 8-bit memory location during read and write cycles.

# CHIP ENABLE ( CE)

The Chip Enable input must be held LOW to enable read and write cycles. When CE is held HIGH, the device is deselected and power consumption is reduced to the standby level.

# OUTPUT ENABLE ( OE )

The Output Enable input, in conjunction with  $\overline{CE}$ , determines whether the device outputs are high impedance, or output data during a read cycle.

#### DATA IN/DATA OUT (I/Oo-I/O7)

Data is output to the I/O pins during a read cycle, and written into the device from the I/O pins during a write cycle.

#### WRITE ENABLE ( WE )

The Write Enable input, in conjunction with  $\overline{CE}$  and  $\overline{OE}$ , initiates a write cycle.

#### **DEVICE OPERATION**

#### READ

Device data is output to the data bus when both  $\overline{OE}$  and  $\overline{CE}$  are LOW. The data bus is high impedance when either  $\overline{CE}$  or  $\overline{OE}$  go HIGH. This 2-line control architecture can be used to eliminate bus contention in a system environment.

#### BYTE WRITE

A write cycle is initiated when both CE and WE are LOW and OE is HIGH. Both CE and WE controlled write cycles can be executed, i.e., the address is latched on the falling edge of either CE or WE, whichever occurs last, while data is latched on the rising edge of either CE or WE, whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and times itself to completion.

#### DATA POLLING

Data polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on  $I/O_7$  ( $I/O_0$ - $I/O_6$  are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle all I/Os will output true data during a read cycle.

#### **FALSE WRITE PROTECTION**

(I) The CAT28C16A has an on-chip  $V_{CC}$  sense circuit which disables the internal write circuitry whenever  $V_{CC}$  is less than 3.0V.

(2) During power-up, write operations are inhibited for 5ms to 20ms after  $V_{CC}$  reaches 3.0V. Read cycles are not affected during this initialization period.

(3) Write cycles are inhibited if  $\overline{OE}$  is LOW, or  $\overline{CE}$  or WE are HIGH.

(4) A write pulse of less than 20ns duration will not initiate a write cycle.

#### CHIP ERASE

The entire memory can be set to 1's by setting  $\overline{CE}$  LOW,  $\overline{OE}$  to 12V, and pulsing  $\overline{WE}$  LOW for 10ms.



2-74

# CAT28C17A, CAT28C17AI [Industrial Temperature] 2Kx8 BIT CMOS EEPROM

#### DESCRIPTION

The CAT28C17A is a fast, low power, 5V-only CMOS EEPROM requiring a simple interface for insystem programming.

On-chip address and data latches, self-timed write cycle with auto-erase and  $V_{CC}$  power up/down write protection eliminate additional timing and protection hardware. Data polling and a RDY/BUSY pin are provided to allow the user to minimize write cycle time.

The CAT28C17A is fabricated in reliable floating gate CMOS technology. It is designed for up to10,000 write cycles and 10 years data retention.

#### FEATURES

- Access time 150 ns. and 200 ns.
- Low CMOS power: Active - 25 mA max. Standby - 100µA max.
- 5V-only operation
- Simple write operation: On-chip address and data latches Self-timed write cycle with auto-erase Data polling Power up/down write protection
- Fast write cycle time 10 ms max. byte write, 5 ms available
- Reliable floating gate CMOS technology
- JEDEC approved 28 pin DIP,Small Outline, and 32 pin PLCC packages available.



#### PIN CONFIGURATION

#### PIN CONFIGURATION 32-Pin PLCC



# **BLOCK DIAGRAM**



#### **PIN NAMES**

Ao - A10	Address inputs
I/O ₀ - I/O ₇	Data inputs/outputs
CE	Chip enable
OE	Output enable
WE	Write enable
RDY/BUSY	Ready/Busy indicator
Vcc	+5V
Vss	Ground

# CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$ 

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	V _{I/O} = 0V	10	pF
CiN	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.

#### **ABSOLUTE MAXIMUM RATINGS ***

Temperature under bias		40°C to +85°C
Storage temperature		65°C to +150°C
Voltage on any input pin relative	to $V_{SS}$	0.5 to +7V
Voltage on any output pin relativ	etoVss	0.5 to V _{CC} +0.5V
D.C. output current		. 5mA

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS**

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
lcc	V _{CC} current (operating, TTL)	CE=OE=V _{IL} , f=6.7MHz, all I/O's = open			35	mA
lccc	Vcc current (operating, CMOS)	CE=OE=V _{ILC*} , f=6.7MHz, all I/O's = open			25	mA
ISB	V _{CC} current (stand-by, TTL)	CE=V⊮ All I/O's open			1	mA
ISBC	V _{CC} current (stand-by, CMOS)	CE=V _{IHC**} All I/O's open			100	μA
lu	Input leakage current	$V_{IN} = GND$ to $V_{CC}$			10	μA
llo	Output leakage current	$V_{OUT} = GND \text{ to } V_{CC},$ $\overline{CE} = V_{IH}$			10	μA
ViH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.3		0.8	v
Vон	High level output voltage	I _{OH} = -400µА	2.4			v
VoL	Low level output voltage	l _{OL} = 2.1mA			0.4	v
Vwi	Vcc trip voltage for write protection		3.0	3.5		v

5V +10% CAT29C 17A T 0°C to 170°C CAT29C17ALT 40°C to . 05°C ) ~ •

Note:

- $* V_{ILC} = -0.3V \text{ to } +0.3V$
- **  $V_{IHC} = V_{CC} 0.3V$  to  $V_{CC} + 1.0V$

# MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	н	L	Dout	ACTIVE
Byte write	L	~~	Н	DIN	ACTIVE
Standby and write inhibit	н	x	x	HIGH Z	STANDBY
Write inhibit	Х	X ····	L		
Write inhibit	Х	Н	x		
Chip erase	L	L	12V	HIGH Z	ACTIVE

# **AC CHARACTERISTICS - TEST CONDITIONS**

Parameter	Conditions
Input pulse level	0.4 to 2.4 V
Input rise and fall times	10 ns
Input/output timing reference level	'0' = 0.8V, '1' = 2.0 V
Output load	C _L = 100pF, 1 TTL gate

# AC CHARACTERISTICS <Read Cycle>

CAT28C17A T_A = 0°C to +70°C, CAT28C17AI T_A = -40°C to +85°C, V_{CC} = +5V  $\pm$ 10%

Symbol	Parameter	28C17A-15 Min Max		x 28C17A-20 X Min Max		Units
tRC	Read cycle time	150		200		ns
tCE	CE access time		150		200	ns
taa	Address access time		150		200	ns
tOE	OE access time		70		80	ns
tLz	CE low to active output	10		10		ns
toLZ	OE low to active output	10		10		ns
tHZ	CE high to high Z output	10	50	10	55	ns
tонz	OE high to high Z output	10	50	10	55	ns
tон	Output hold from address change	20		20		ns

# AC CHARACTERISTICS <Write Cycle>

(CAT28C17A T_A = 0°C to +70°C, CAT28C17AI T_A = -40°C to +85°C, V_{CC} = +5V  $\pm$ 10%)

Symbol	Parameter	28C1 Min	7A-15 Max	28C17 Min	7A-20 Max	Units
twc	Write cycle time		10		10	ms
tas	Address setup time	10		10		ns
tан	Address hold time	70		100		ns
tcs	Write setup time	0		0		ns
tсн	Write hold time	0		0		ns
tcw ·	CE pulse time	100		150		ns
toes, toeh	$\overline{OE}$ setup time, $\overline{OE}$ hold time	10		15		ns
twp •	WE pulse width	100		150		ns
t _{DL}	Data latch time	50		50		ns
tos	Data setup time	50		50		ns
tон	Data hold time	10		10		ns
tinit	Write inhibit period after power-up	5	20	5	20	ms
tов	Time to device busy		70		80	ns

NOTE: * A write pulse of less than 20ns duration will not initiate a write cycle.

# TIMING <Read Cycle>



 $\hat{D}$ 



# TIMING < WE Controlled Write Cycle>

# TIMING < CE Controlled Write Cycle>



# **PIN DESCRIPTIONS**

#### ADDRESSES (Ao-A10)

The Address inputs are used to select an 8-bit memory location during read and write cycles.

# CHIP ENABLE ( CE )

The Chip Enable input must be held LOW to enable read and write cycles. When CE is held HIGH, the device is deselected and power consumption is reduced to the standby level.

# OUTPUT ENABLE ( OE )

The Output Enable input, in conjunction with  $\overline{CE}$ , determines whether the device outputs are high impedance, or output data during a read cycle.

## DATA IN/DATA OUT (I/Oo-I/O7)

Data is output to the I/O pins during a read cycle, and written into the device from the I/O pins during a write cycle.

# WRITE ENABLE ( WE )

The Write Enable input, in conjunction with  $\overline{CE}$  and  $\overline{OE}$ , initiates a write cycle.

# READ/BUSY ( RDY/BUSY )

The RDY/BUSY pin is an open drain output which indicates device status during programming. This output is pulled low during the write cycle and released at the end of programming., Several devices may be OR-tyed to the same RDY/BUSY line.

# **DEVICE OPERATION**

#### READ

Device data is output to the data bus when both  $\overline{OE}$  and  $\overline{CE}$  are LOW. The data bus is high impedance when either  $\overline{CE}$  or  $\overline{OE}$  go HIGH. This 2-line control architecture can be used to eliminate bus contention in a system environment.

#### **BYTE WRITE**

A write cycle is initiated when both  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{OE}$  is HIGH. Both  $\overline{CE}$  and  $\overline{WE}$  controlled write cycles can be executed, i.e., the address is latched on the falling edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last, while data is latched on the rising edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and times itself to completion.

#### DATA POLLING

Data polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on  $I/O_7$  ( $I/O_0$ - $I/O_6$  are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle all I/Os will output true data during a read cycle.

#### FALSE WRITE PROTECTION

(I) The CAT28C17A has an on-chip  $V_{CC}$  sense circuit which disables the internal write circuitry whenever  $V_{CC}$  is less than 3.0V.

(2) During power-up, write operations are inhibited for 5ms to 20ms after  $V_{CC}$  reaches 3.0V. Read cycles are not affected during this initialization period.

(3) Write cycles are inhibited if  $\overline{OE}$  is LOW, or  $\overline{CE}$  or WE are HIGH.

(4) A write pulse of less than 20ns duration will not initiate a write cycle.

#### CHIP ERASE

The entire memory can be set to 1's by setting CE LOW, OE to 12V, and pulsing WE LOW for 10ms.



2-82

# CAT28C64A 8K x 8 BIT CMOS EEPROM

#### DESCRIPTION

PIN CONFIGURATION

The CAT28C64A is a fast, low power, 5V-only CMOS EEPROM requiring a simple interface for insystem programming.

On-chip address and data latches, self-timed write cycle with auto-erase and V_{CC} power up/down write protection eliminate additional timing and protection hardware. Data polling is provided to allow the user to minimize write cycle time. Page write mode reduces programming time.

The CAT28C64A is fabricated in reliable floating gate CMOS technology. It is designed for up to10,000 write cycles and 10 years data retention.

## FEATURES

- Fast read access time: 150ns/200ns/250ns
  - Low CMOS power: Active 30 mA max., Standby 100μA
    - max.
- 5V-only operation
  - Simple write operation: On-chip address and data latches Self-timed write cycle with auto-erase Data polling
- Power up/down and software write protection
- Fast nonvolatile write cycle: 5 ms max.
- Automatic page write: 1 to 32 bytes in 5 ms
- TTL compatible I/O
- JEDEC approved 28 pin DIP,Small Outline, and 32 pin PLCC packages available.
- 10,000 rewrites/byte, 10 year data retention
- Effective byte-write cycle of 156 μs./byte



# PIN CONFIGURATION 32-Pin PLCC



# **BLOCK DIAGRAM**



#### **PIN NAMES**

A ₀ - A ₁₂	Address inputs
1/0 ₀ - 1/0 ₇	Data inputs/outputs
CE	Chip enable
ŌĒ	Output enable
WE	Write enable
Vcc	+5V
Vss	Ground

#### CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$ 

Symbol	Parameter	Conditions	Limits	Unit
C _{l/O}	Input/Output capacitance	V _{I/O} = 0V	10	pF
Cin	Input capacitance	V _{IN} = 0V	6	pF

Note: These parameters are periodically sampled and are not 100% tested.

#### **ABSOLUTE MAXIMUM RATINGS ***

Temperature under bias		10°C to +85°C
Storage temperature		65°C to +150°C
Voltage on any input pin relative	$\bullet$ to V _{SS}	0.5 to +7V
Voltage on any output pin relativ	ve to V _{SS}	0.5 to V _{CC} +0.5V
D.C. output current		. 5mA

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS**

Symbol	Parameter	Conditions	<b>Limits</b> Min. Typ. Max		Max.	Unit
lcc	V _{CC} current (operating, TTL)	CE=OE=VIL, f=6.7MHz, all I/O's = open			40	mA
lccc	V _{CC} current (operating, CMOS)	CE=OE=V _{ILC*} , f=6.7MHz, all I/O's = open			30	mA
I _{SB}	$V_{CC}$ current (stand-by, TTL)	CE=VIH All I/O's open			1	mA
ISBC	V _{CC} current (stand-by, CMOS)	CE=V _{IHC**} All I/O's open			100	μА
lu	Input leakage current	$V_{IN} = GND$ to $V_{CC}$			10	μA
ILO	Output leakage current	$V_{OUT} = GND \text{ to } V_{CC},$ $\overline{CE} = V_{IH}$			10	μΑ
VIH	High level input voltage		2.0		Vcc +1	v
VIL	Low level input voltage		-0.3		0.8	v
Vон	High level output voltage	Іон = -400μА	2.4			v
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	v
Vwi	V _{CC} trip voltage for write protection		3.0		4.0	v

#### Note:

- * V_{ILC} = -0.3V to +0.3V ** V_{IHC} = V_{CC} 0.3V to V_{CC} + 1.0V

# MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	н	L	Dout	ACTIVE
Byte write- (WE controlled)	L	$\sim$	Н	D _{IN}	ACTIVE
Byte write (CE controlled)	$\sim$	L	Н	D _{IN}	ACTIVE
Standby, and Write inhibit	Н	х	х	HIGH Z	STANDBY
Read and Write inhibit	L	Н	Н	HIGH Z	ACTIVE

# **AC CHARACTERISTICS - TEST CONDITIONS**

Parameter	Conditions
Input pulse level	0.4 to 2.4 V
Input rise and fall times	10 ns
Input/output timing reference level	'0' = 0.8V, '1' = 2.0 V
Output load	C _L = 100pF, 1 TTL gate

# AC CHARACTERISTICS <Read Cycle>

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 10\%$ 

Symbol	Parameter	28C6 Min.	4A-15 Max.	28C6 Min.	4A-20 Max.	28C6 Min.	4A-25 Max.	Units
tRC	Read cycle time	150		200		250		ns
tCE.	CE access time		150		200		250	ns
taa	Address access time		150		200		250	ns
tOE	OE access time		70		80		100	ns
t∟z	CE low to active output	10		10		10		ns
toLZ	OE low to active output	10		10		10		ns
t⊣z	CE high to high Z output	10	50	10	55	10	60	ns
tонz	OE high to high Z output	10	50	10	55	10	60	ns
tон	Output hold from address change	20		20		20		ns

# AC CHARACTERISTICS <Write Cycle>

 $(T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C}, V_{CC} = +5V \pm 10\%)$ 

Symbol	Parameter	28C6	4A-15	28C64A-20		28C64A-25		Units
		Min	Max	Min	Max	Min	Max	
twc	Write cycle time		5		10		10	ms
tas	Address setup time	10		10		10		ns
tан	Address hold time	70		100		120		ns
tcs	Write setup time	0		0		0		ns
tсн	Write hold time	0		0		0		ns
tcw ·	CE pulse time	100		120		150		ns
tOES	OE setup time	10		10		10		ns
toeh	OE hold time	10		10		10		ns
twp +	WE pulse width	100		120		150		ns
tDL	Data latch time	50		50		50		ns
tDS	Data setup time	50		50		50		ns
tDH	Data hold time	10		10		10		ns
tinit	Write inhibit period after power-up	5	20	5	20	5	20	ms
tDB	Time to device busy		70		80		100	ns
tPL	Page load time		30		30		30	μs

NOTE: * A write pulse of less than 20ns duration will not initiate a write cycle.

# TIMING <Read Cycle>





# TIMING < WE Controlled Write Cycle>

# TIMING < CE Controlled Write Cycle>



# PIN DESCRIPTIONS

## ADDRESSES (Ao-A12)

The Address inputs are used to select an 8-bit memory location during read and write cycles.

# CHIP ENABLE ( CE )

The Chip Enable input must be held LOW to enable read and write cycles. When CE is held HIGH, the device is deselected and power consumption is reduced to the standby level.

# OUTPUT ENABLE ( OE )

The Output Enable input, in conjunction with  $\overline{CE}$ , determines whether the device outputs are high impedance, or output data during a read cycle.

#### DATA IN/DATA OUT (I/Oo-I/O7)

Data is output to the I/O pins during a read cycle, and written into the device from the I/O pins during a write cycle.

#### WRITE ENABLE ( WE )

The Write Enable input, in conjunction with  $\overline{CE}$  and  $\overline{OE}$ , initiates a write cycle.

#### **DEVICE OPERATION**

#### READ

Device data is output to the data bus when both  $\overline{OE}$  and  $\overline{CE}$  are LOW. The data bus is high impedance when either  $\overline{CE}$  or  $\overline{OE}$  go HIGH. This 2-line control architecture can be used to eliminate bus contention in a system environment.

#### **BYTE WRITE**

A write cycle is initiated when both  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{OE}$  is HIGH. Both  $\overline{CE}$  and  $\overline{WE}$  controlled write cycles can be executed, i.e., the address is latched on the falling edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last, while data is latched on the rising edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and times itself to completion.

#### PAGE WRITE

The CAT28C64A contains a 32 byte temporary buffer which allows programming of 1 to 32 bytes on a single 5ms nonvolatile write cycle, which can

effectively reduce programming time by a factor of 32. The 32 byte page into which the data will be written is specified by the addresses A5 - A12 during the first system write operation following the completion of a previous nonvolatile write cycle. The byte within the specified page is identified by the addresses A₀ - A₄ during the first and subsequent system write cycles. Bytes can be written into the page in any order. Each successive byte load cycle, started by WE HIGH to LOW transition, must begin within 30  $\mu$ s of the rising edge of the preceding WE. If a subsequent WE HIGH to LOW transition is not detected within 30 µs, the internal automatic programming cycle will commence. There is no page write window limitation. The page window is infinitely wide so long as the host continues to access the device within the byte load cycle time of 30 us.

#### **DATA POLLING**

Data polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on  $I/O_7$  ( $I/O_0$ - $I/O_6$  are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle all I/Os will output true data during a read cycle.

#### **FALSE WRITE PROTECTION**

(I) The CAT28C64A has an on-chip V_{CC} sense circuit which disables the internal write circuitry whenever V_{CC} is less than 3.0V.

(2) During power-up, write operations are inhibited for 5ms to 20ms after  $V_{CC}$  reaches 3.0V. Read cycles are not affected during this initialization period.

(3) Write cycles are inhibited if  $\overline{OE}$  is LOW, or  $\overline{CE}$  or  $\overline{WE}$  are HIGH.

(4) A write pulse of less than 20ns duration will not initiate a write cycle.

# PAGE MODE WRITE CYCLE



# CAT28C256 32K x 8 BIT CMOS EEPROM

# Preliminary

#### DESCRIPTION

The CAT28C256 is a fast, low power, 5V-only CMOS EEPROM requiring a simple interface for insystem programming.

On-chip address and data latches, self-timed write cycle with auto-erase and  $V_{CC}$  power up/down write protection eliminate additional timing and protection hardware. Data polling is provided to allow the user to minimize write cycle time. Page write mode reduces programming time.

The CAT28C256 is fabricated in reliable floating gate CMOS technology. It is designed for up to10,000 write cycles and 10 years data retention.

#### FEATURES

- Fast read access time: 150ns/200ns/250ns
- Low CMOS power:

Active 30 mA max., Standby 100μA max.

- 5V-only operation
  - Simple write operation: On-chip address and data latches Self-timed write cycle with auto-erase Data polling
- Power up/down and software write protection
- Fast nonvolatile write cycle: 5 ms max.
- Automatic page write: 1 to 32 bytes in 5 ms
- TTL compatible I/O
- JEDEC approved 28 pin DIP,Small Outline, and 32 pin PLCC packages available.
- 10,000 rewrites/byte, 10 year data retention



#### PIN CONFIGURATION

#### PIN CONFIGURATION 28-Pin DIP, and S.O.



2-92

# **EPROMs**

3-2

# **CAT2764A OTP** 8,196 x 8-BIT ONE-TIME PROGRAMMABLE ROM

#### DESCRIPTION

The CAT2764A is a 8,192 X 8-bit One Time Programmable Read Only Memory (OTPROM), It is offered in a plastic package, ideally suited for high volume production. The fast access time of the CAT2764A allows it to be used in systems that utilize high performance microprocessors with no WAIT states. Two control lines eliminate bus contention in multiple bus microprocessor systems. The CAT2764A is manufactured using N-channel dual-poly silicon gate MOS technology and supplied in a 28-pin JEDEC approved package.

#### FEATURES

- 5V single power supply
- 8,192 words x 8-bit configuration
- Access time:
  - 150 ns. max. (CAT2764A-15) 200 ns. max. (CAT2764A-20) 250 ns. max. (CAT2764A-25)
- Power consumption: 525 mW max. (read operation) 184 mW (max. during stand-by)
- Fully static operation
- TTL compatible Input/Output (3-state output)



#### **PIN CONFIGURATION**

#### 3-3

### FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	PGM (27)	<b>V</b> рр (1)	Vcc (28)	Outputs
Read	V⊫	ViL	ViH	+5 V	+5 V	Dout
Output disable	VIL	ViH	ViH	+5 V	+5 V	High impedance
Stand-by	VIH	-	-	+5 V	+5 V	High impedance
Program	ViL	ViH	VIL	+12.5 V	+6 V	D _{IN}
Program verify	VIL	VIL	ViH	+12.5 V	+6 V	Dout
Program inhibit	VIH	-	-	+12.5 V	+6 V	High impedance

The " - " means the value can be either  $V_{I\!L}$  or  $V_{I\!H}$ 

## **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias Storage temperature All input/output voltages Vcc supply voltage Program Voltage Power assembly voltage

ΤΑ	0 ° C ~ 70 ° C
Tstg	- 55 ° C ~ 125 ° C
VIN, VOUT	- 0.6 ~ 13.5 V
Vcc	- 0.6V ~ 7 V
V _{PP}	- 0.6 ~ 14 V
PD	1.5 W

(Voltages with respect to ground)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC CHARACTERISTICS <Read Operation>

$(V_{CC} = 5V \pm 5\%, V_{PP} = V_{CC})$	, voltages with respect to ground,	TA =	= 0°C ~	70°C)
------------------------------------------	------------------------------------	------	---------	-------

Symbol	Parameter	Conditions	Limits			Units
			Min.	Тур.	Max.	
lu	Input leakage current	V _{IN} = V _{IH} or V _{IL}	-	-	10	μA
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10	μΑ
Icc1	Vcc power current (stand-by)	CE = VIH, outputs unloaded	-	-	35	mA
ICC2	V _{CC} power current (operation)	$\overline{CE} = V_{IL}$ , outputs unloaded	-	-	100	mA
IPP1	Program power current	VPP = VCC	-	-	5	mA
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	v
VIL	Input voltage "L" level	-	-0.1	-	0.8	v
Vон	Output voltage "H" level	Іон = -400μА	2.4	-	-	v
Vol	Output voltage "L" level	I _{OL} = 2.1mA	-	-	0.45	v

# AC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, V_{PP} = V_{CC}, \overline{PGM} = V_{IH}, T_A = 0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter Conditions		2764A-15		2764A-20		2764A-25		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address access time	$\overline{CE} = \overline{OE} = V_{IL}$	-	150	-	200	-	250	ns
tCE	CE access time	$\overline{OE} = V_{IL}$	-	150	-	200	-	250	ns
toe	OE access time	$\overline{CE} = V_{IL}$	-	60	-	70	-	100	ns
tDF	Output disable time	$\overline{CE} = V_{IL}$	0	50	0	60	0	70	ns



# DC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$ 

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ILI	Input leakage current	V _{IN} = V _{IH} or V _{IL}	-	-	10	μΑ
lpp	VPP power current	$\overline{CE} = \overline{PGM} = V_{IL}$	-	-	50	mA
lcc	Vcc power current	-	-	-	100	mA
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	v
VIL	Input voltage "L" level	-	-0.1	-	0.8	v
Vон	Output voltage "H" level	l _{OH} = -400µА	2.4	-	-	v
Vol	Output voltage "L" level	l _{OL} = 2.1mA	-	-1.05	0.45	V

# AC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$ 

Symbol	Parameter	Conditions		Unit		
			Min.	Тур.	Max.	
tas	Address set-up time	-	2	-	-	μs
toes	OE set-up time	-	2	-	-	μs
t _{DS}	Data set-up time	-	2	-	-	μs
tah	Address hold time	-	0	-	-	μs
tDH	Data hold time	-	2	-	-	μs
tDFP	Output enable to output	-	0	-	130	ns
	nour delay					
tvs	VPP and VCC power set-up times	-	2	-	-	μs
tpw	PGM initial program pulse width	$V_{CC} = 6V \pm 0.25V$	0.95	1.0	1.05	ms
tpw	High-speed initial program pulse width	V _{CC} = 6.25V ±0.25V	95	100	105	μs
topw	PGM overprogram pulse width	V _{CC} = 6V ±0.25V	2.85	-	78.75	ms
tCES	CE set-up time	-	2	-	-	μs
toe	Data valid from OE	-	-	-	150	ns



#### TIMING <Programming Operation>

#### **Programming Mode**

As shipped, all bits of the OTPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and V_{PP} must be adjusted to their programming levels, the device <u>must</u> be selected ( $\overline{CE} = V_{IL}$ ), outputs are disabled ( $\overline{OE} = V_{IH}$ ), and a program write pulse must be applied to the PGM pin. After the program write pulse, the programmed data may be verified by enabling the outputs ( $\overline{OE} = V_{IL}$ ) and comparing the written data to the read data. This device is compatible with the Intelligent Programming  $\mathbb{T}$  algorithm, and the Quick Pulse Programming  $\mathbb{T}$  algorithm. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp. [9/87]

Caution: exceeding 14V on VPP will permanently damage the device.

6)
3-8

# CAT27128A OTP 16,384 x 8-BIT ONE-TIME PROGRAMMABLE ROM

#### DESCRIPTION

The CAT27128A is a 16,384 X 8-bit One Time Programmable Read Only Memory (OTPROM). It is offered in a plastic package, ideally suited for high volume production. The fast access time of the CAT27128A allows it to be used in systems that utilize high performance microprocessors with no WAIT states. Two control lines eliminate bus contention in multiple bus microprocessor systems. The CAT27128A is manufactured using N-channel dual-poly silicon gate MOS technology and supplied in a 28-pin JEDEC approved package.

#### FEATURES

- 5V single power supply
- 16,384 words x 8-bit configuration
  - Access time: 150 ns. max. (CAT27128A-15) 200 ns. max. (CAT27128A-20) 250 ns. max. (CAT27128A-25)
- Power consumption: 525 mW max. (read operation) 184 mW (max. during stand-by)
- Fully static operation
- TTL compatible Input/Output (3-state output)

#### **PIN CONFIGURATION**



#### **BLOCK DIAGRAM**



3-9

#### FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	PGM (27)	V _{РР} (1)	Vcc (28)	Outputs
Read	VIL	VIL	VIH	+5 V	+5 V	Dout
Output disable	VIL	VIH	VIH	+5 V	+5 V	High impedance
Stand-by	ViH	-	-	+5 V	+5 V	High impedance
Program	VIL	ViH	VIL	+12.5 V	+6 V	D _{IN}
Program verify	VIL	VIL	ViH	+12.5 V	+6 V	Dout
Program inhibit	Vін	-	-	+12.5 V	+6 V	High impedance

The " - " means the value can be either  $V_{IL}$  or  $V_{IH}$ 

### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias Storage temperature All input/output voltages V_{CC} supply voltage Program Voltage Power assembly voltage

Τ _Α	0 ° C ~ 70 ° C
Tstg	- 55 ° C ~ 125 ° C
VIN, VOUT	- 0.6 ~ 13.5 V
Vcc	- 0.6V ~ 7 V
Vpp	- 0.6 ~ 14 V
P _D	1.5 W

(Voltages with respect to ground)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS <Read Operation>

Symbol	Parameter	Conditions			Units	
-			Min.	Тур.	Max.	
ILI	Input leakage current	V _{IN} = V _{IH} or V _{IL}	-	-	10	μΑ
lιo	Output leakage current	V _{OUT} = 5.25V	-	-	10	μΑ
Icc1	Vcc power current (stand-by)	$\overline{CE} = V_{IH}$ , outputs unloaded	-	-	35	mA
Icc2	V _{CC} power current (operation)	$\overline{CE} = V_{IL}$ , outputs unloaded	-	-	100	mA
IPP1	Program power current	VPP = VCC	-	-	5	mA
VIH	Input voltage "H" level	-	2.0	-	Vcc+1	V
VIL	Input voltage "L" level	-	-0.1	-	0.8	V
Voh	Output voltage "H" level	i _{OH} = -400µA	2.4	-	-	V
Vol	Output voltage "L" level	I _{OL} = 2.1mA	-	-	0.45	v

(V_{CC} = 5V  $\pm$  5%, V_{PP} = V_{CC} voltages with respect to ground, T_A = 0°C ~ 70°C)

# AC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, V_{PP} = V_{CC}, \overline{PGM} = V_{IH}, T_A = 0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	Conditions	2712	8A-15	2712	8A-20	2712	8A-25	Unit
			Min.	Max.	Min.	Max.	Min.	max.	
tacc	Address access time	$\overline{CE} = \overline{OE} = V_{IL}$	-	150	-	200	-	250	ns
tCE	CE access time	$\overline{OE} = V_{IL}$	-	150	-	200	-	250	ns
toe	OE access time	$\overline{CE} = V_{IL}$	-	60	-	75	-	100	ns
tDF	Output disable time	CE = VIL	0	50	0	60	0	70	ns

### TIMING <Read Operation>



8

# DC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$ 

Symbol	Parameter	Conditions Limits			Unit	
			Min.	Тур.	Max.	
ILI.	Input leakage current	V _{IN} = V _{IH} or V _{IL}	-	-	10	μΑ
lpp	VPP power current	$\overline{CE} = \overline{PGM} = V_{IL}$ All outputs unloaded	-	-	50	mA
lcc	Vcc power current	All outputs unloaded	-	-	100	mA
VIH	Input voltage "H" level	-	2.0	-	Vcc+1	v
VIL	Input voltage "L" level	-	-0.1	-	0.8	v
V _{OH}	Output voltage "H" level	Іон = -400μА	2.4	-	-	v
Vol	Output voltage "L" level	l _{OL} = 2.1mA	-	-	0.45	V

# AC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$ 

Symbol	Parameter	neter Conditions		Limits		Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2	-	-	μs
tOES	OE set-up time	-	2	-	-	μs
tDS	Data set-up time	-	2	-	-	μs
tан	Address hold time	-	0	-	-	μs
tDH	Data hold time	-	2	-	-	μs
tDFP	Output enable to output float delay	-	0	-	130	ns
tvs	$V_{\text{PP}}$ and $V_{\text{CC}}$ power set-up times	-	2	-	-	μs
tew	PGM initial program pulse width	$V_{CC} = 6V \pm 0.25V$	0.95	1.0	1.05	ms
tpw	High-speed initial program pulse width	$V_{CC} = 6.25 V \pm 0.25 V$	95	100	105	μs
topw	PGM overprogram pulse width	$V_{CC} = 6V \pm 0.25V$	2.85	-	78.75	ms
tCES	CE set-up time	-	2	-	-	μs
tOE	Data valid from OE	-	-	-	150	ns



#### TIMING <Programming Operation>

#### **Programming Mode**

As shipped, all bits of the OTPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and V_{PP} must be adjusted to their programming levels, the device must be selected ( $\overline{CE} = V_{IL}$ ), outputs are disabled ( $\overline{OE} = V_{IH}$ ), and a program write pulse must be applied to the PGM pin. After the program write pulse, the programmed data may be verified by enabling the outputs ( $\overline{OE} = V_{IL}$ ) and comparing the written data to the read data. This device is compatible with the Intelligent Programming TM algorithm, and the Quick Pulse Programming TM algorithm. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp. [9/87]

Caution: Exceeding 14V on VPP will permanently damage the device.

3-14

# **CAT27256 OTP** 32,768 x 8-BIT ONE-TIME PROGRAMMABLE ROM

#### DESCRIPTION

The CAT27256 is a 32,768 X 8-bit One Time Programmable Read Only Memory (OTPROM). It is offered in a plastic package, ideally suited for high volume production. The fast access time of the CAT27256 allows it to be used in systems that utilize high performance microprocessors with no WAIT states. Two control lines eliminate bus contention in multiple bus microprocessor systems. The CAT27256 is manufactured using N-channel dual-poly silicon gate MOS technology and supplied in a 28-pin JEDEC-approved package.

#### **FEATURES**

- 5V single power supply
- 32.768 words x 8-bit configuration
- Access time:
  - 170 ns. max. (CAT27256-17) 200 ns. max. (CAT27256-20) 250 ns. max. (CAT27256-25)
- Power consumption: 525 mW max. (read operation) 184 mW (max. during stand-by)
- Fully static operation
- TTL compatible Input/Output (3-state output)



#### PIN CONFIGURATION

#### FUNCTION TABLE

Pins Mode	CE (20)	OE (22)	<b>V</b> рр (1)	Vcc (28)	Outputs
Read	Vı∟	VIL	+5 V	+5 V	Dout
Output disable	VIL	ViH	+5 V	+5 V	High impedance
Stand-by	VIH	-	+5 V	+5 V	High impedance
Program	Vi∟	ViH	+12.5 V	+6 V	DIN
Program verify	Vн	VIL	+12.5 V	+6 V	Dout
Program inhibit	Vн	ViH	+12.5 V	+6 V	High impedance

The " - " means the value can be either  $V_{IL}$  or  $V_{IH}$ 

### ABSOLUTE MAXIMUM RATINGS

Temperature under bias	ΤΑ	0 ° C ~ 70 ° C
Storage temperature	Tstg	- 55 ° C ~ 125 ° C
All input/output voltages	VIN, VOUT	- 0.6 ~ 13.5 V
V _{CC} supply voltage	Vcc	- 0.6V ~ 7 V
Program Voltage	VPP	- 0.6 ~ 14 V
Power assembly voltage	P _D	1.5 W
(Voltages with respect to ground)		

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

6)

# DC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, V_{PP} = V_{CC}, T_A = 0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	Conditions		Limits			
			Min.	Тур.	Max.		
ILI	Input leakage current	V _{IN} = 5.25V	-	-	10	μА	
llo	Output leakage current	V _{OUT} = 5.25V	-	-	10	μΑ	
Icc1	Vcc power current (stand-by)	CE = VIH	-	-	35	mA	
ICC2	Vcc power current (operation)	CE = VIL	-	-	100	mA	
IPP1	Program power current	VPP = VCC	-	-	5	mA	
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	v	
VIL	Input voltage "L" level	-	-0.1	-	0.8	v	
Vон	Output voltage "H" level	Іон = -400μА	2.4	-	-	v	
Vol	Output voltage "L" level	l _{OL} = 2.1mA	-	-	0.45	v	

# AC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, V_{CC} = V_{PP}, T_A = 0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	Conditions	27256-17		27256-17 27256-20		2725	56-25	Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
tacc	Address access time	$\overline{CE} = \overline{OE} = V_{IL}$	-	170	-	200	-	250	ns
tCE	CE access time	$\overline{OE} = V_{IL}$	-	170	-	200	-	250	ns
toe	OE access time	CE = VIL	-	60	-	75	-	100	ns
tDF	Output disable time	CE = VIL	0	50	0	55	0	60	ns

# TIMING <Read Operation>



# DC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$ 

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
lu	Input leakage current	V _{IN} = 5.25V	-	-	10	μΑ
IPP	VPP power current	CE = VIL	-	-	50	mA
lcc	Vcc power current	-	-	-	100	mA
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	v
ViL	Input voltage "L" level	-	-0.1	-	0.8	v
Vон	Output voltage "H" level	Iон = -400µА	2.4	-	-	v
Vol	Output voltage "L" level	loL = 2.1mA	-	-	0.45	v

# AC CHARACTERISTICS < Programming Operation>

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2	-	-	μs
toes	OE set-up time	-	2	-	-	μs
tos	Data set-up time	-	2	-	-	μs
tан	Address hold time	-	0	-	-	μs
tон	Data hold time	-	2	-	-	μs
<b>t</b> DFP	Output enable to output float delay	-	0	-	130	ns
tvs	VPP power set-up time	-	2	-	-	μs
tpw	CE initial program pulse width	$V_{CC} = 6V \pm 0.25V$	0.95	1.0	1.05	ms
₽₩	High-speed initial program pulse width	V _{CC} = 6.25V ±0.25V	95	100	105	μs
topw	CE overprogram pulse width	$V_{CC} = 6V \pm 0.25V$	2.85	-	78.75	ms
toe	Data valid from OE	-	-	-	150	ns



#### TIMING <Programming Operation>

#### **Programming Mode**

As shipped, all bits of the OTPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and V_{PP} must be adjusted to their programming levels, outputs are disabled ( $\overline{OE} = V_{IH}$ ), and a program write pulse must be applied to the  $\overline{OE}$  pin. After the program write pulse the programmed data may be verified by enabling the outputs (OE=V_{IL}) and comparing the written data to the read data. This device is compatible with the Intelligent Programming[™] algorithm, and the Quick Pulse Programming[™] algorithm. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp. [9/87]

Caution: Exceeding 14V on VPP will permanently damage the device.

3-20

# CAT27512 OTP 65,536 x 8-BIT ONE-TIME PROGRAMMABLE ROM

#### DESCRIPTION

The CAT27512 is a 65,536 x 8-bit One Time Programmable Read Only Memory (OTPROM). It is offered in a plastic package, ideally suited for high volume production. The fast access time of the CAT27512 allows it to be used in systems that utilize high performance microprocessors with no WAIT states. Two control lines eliminate bus contention in multiple bus microprocessor systems. The CAT27512 is manufactured using N-channel dual-poly silicon gate MOS technology and supplied in a 28-pin JEDEC-approved package.

#### FEATURES

- 5V single power supply
- 65,536 words x 8-bit configuration
  - Access time: 200 ns. max. (CAT27512-20) 250 ns. max. (CAT27512-25)
  - Power consumption: 525 mW max. (read operation) 184 mW (max. during stand-by)
- Fully static operation
- TTL compatible Input/Output (3-state output)

#### **PIN CONFIGURATION**

#### **BLOCK DIAGRAM**



#### FUNCTION TABLE

Pins Mode	CE (20)	0E/V _{PP} (22)	Vcc (28)	Outputs
Read	VIL	ViL	+5 V	Dout
Output disable	VIL	Viн	+5 V	High impedance
Stand-by	ViH	-	+5 V	High impedance
Program	VIL	12.5V	+6 V	DIN
Program inhibit	Vн	12.5V	+6 V	High impedance

The "-" means the value can be either  $V_{IL}$  or  $V_{IH}$ 

#### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias	ΤΑ	0 ° C ~ 70 ° C
Storage temperature	Tstg	- 55 ° C ~ 125 ° C
All input/output voltages	VIN, VOUT	- 0.6 ~ 13.5 V
V _{CC} supply voltage	Vcc	- 0.6V ~ 7 V
Program Voltage	Vpp	- 0.6 ~ 14 V
Power assembly voltage	P _D	1.5 W
(Voltages with respect to ground	(t	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	Conditions	Limits			Units
			Min.	Тур.	Max.	
ILI	Input leakage current	V _{IN} = 5.25V	-	-	10	μΑ
ILO	Output leakage current	V _{OUT} = 5.25V	-	-	10	μA
Icc1	V _{CC} power current (stand-by)	CE = VIH	-	-	35	mA
Icc2	V _{CC} power current (operation)	$\overline{CE} = V_{IL}$	-	-	100	mA
ViH	Input voltage "H" level	-	2.0	-	Vcc+1	v
ViL	Input voltage "L" level	-	-0.1	· -	0.8	v
Vон	Output voltage "H" level	Іон = -400μА	2.4	-	-	v
Vol	Output voltage "L" level	I _{OL} = 2.1mA	-	-	0.45	v

# AC CHARACTERISTICS <Read Operation>

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	Conditions	275	12-20	2751	2-25	Unit
			Min.	Max.	Min.	Max.	
tacc	Address access time	$\overline{CE} = \overline{OE}/V_PP = V_IL$	-	200	-	250	ns
tce	CE access time	$\overline{OE}/V_{PP} = V_{IL}$	-	200	-	250	ns
toe	OE access time	CE = VIL	-	70	-	100	ns
tDF	Output disable time	CE = VIL	0	55	0	60	ns

# TIMING <Read Operation>



# DC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$ 

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ILI	Input leakage current	V _{IN} = 5.25V	-	-	10	μA
Ірр	VPP power current	CE = VIL	-	-	50	mA
lcc	Vcc power current	-	-	-	100	mA
VIH	Input voltage "H" level	-	2.0	-	Vcc+1	v
ViL	Input voltage "L" level	-	-0.1	-	0.8	v
Vон	Output voltage "H" level	Іон = -400μА	2.4	-	-	V
Vol	Output voltage "L" level	l _{OL} = 2.1mA	-	-	0.45	v

# AC CHARACTERISTICS < Programming Operation>

 $(V_{CC} = 5.75 - 6.5V, V_{PP} = 12.5V \pm 0.5V, T_A = 25^{\circ}C \pm 5^{\circ}C)$ 

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
tas	Address set-up time	-	2	-	-	μs
toeh	OE/VPP hold time	-	2	-	-	μs
tos	Data set-up time	-	2	-	-	μs
tah	Address hold time	-	0	-	-	μs
tон	Data hold time	-	2	-	-	μs
tDFP	CE enable to output float delay	-	0	-	130	ns
tvs	VPP power set-up time	-	2	-	-	μs
tew	CE initial program pulse width	$V_{CC} = 6V \pm 0.25V$	0.95	1.0	1.05	ms
tew	High speed initial program pulse width	$V_{CC} = 6.25 V \pm 0.25 V$	95	100	105	μs
topw	CE overprogram pulse width	$V_{CC} = 6V \pm 0.25V$	2.85	-	78.75	ms
tov	Data valid from $\overline{CE}$	-	-	-	1	μs
tvR	OE/V _{PP} recovery time	-	2	-	-	μs



#### TIMING <Programming Operation>

#### **Programming Mode**

As shipped, all bits of the OTPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode, V_{CC} and  $\overline{OE}/V_{PP}$  must be adjusted to their programming levels, and a program write pulse must be applied to the  $\overline{CE}$  pin. After the program write pulse the programmed data may be verified by enabling the outputs ( $\overline{OE} / V_{PP} = V_{IL}$  and  $\overline{CE} = V_{IL}$ ) and comparing the written data to the read data. This device is compatible with the Intelligent Programming ™ algorithm, and the Quick Pulse Programming ™ algorithm. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp. [9/87]

Caution: Exceeding 14V on VPP will permanently damage the device.

3-26

# CAT27C210 1 MEGABIT (64k X 16) CMOS EPROM

#### DESCRIPTION

The CAT27C210 is a 1 megabit high-speed EPROM. It features low power operation, 16 three state output buffers, and a pumping circuit to raise the EPROM cell's gate voltage to a level higher than VPP during programming operation. Two control lines eliminate bus contention in microprocessor systems. The CAT27C210 is packaged in a 40 pin DIP (plastic OTP or CERDIP), or a 44 pin PLCC (OTP). The CERDIP is equipped with a transparent lid to enable device erasing.

#### PIN CONFIGURATION 40 Pin DIP

#### FEATURES

- Fast read access time: 150ns max.
- Low CMOS power: Active - 30 mA max. (CMOS input level) Standby - 100µA max.
- 16 three state output buffers
- ESD protection greater than 2000V
- 64K words by 16 bits
- TTL compatible I/O
- One-time-programmable option
- Pin/functional equivalent to Intel 27210
- 40 pin plastic DIP (OTP), 40 pin CERDIP, or 44 pin plastic leaded chip carrier (OTP) available.
- Compatible with Quick Pulse TM programming

PIN CONFIGURATION 44 Pin PLCC 40 🕅 Vcc VPP 1 CE 39 🕅 PGM 2 O15 38 🕅 NC 3 β 4 5 4 NO ۷pp 202 Ш Ŷ 00 O14 37 🕅 A15 0 • 4 O₁₃ 36 🕅 A14 5 3 2 1 44 43 42 41 40 5 4 O12 35 🔯 A13 6 A13 O12 7 39 34 🕅 A12 O11 7 A₁₂ 38 O11 8 33 💹 A11 O10 8 O10 A11 9. 37 32 🖾 A10 O9 9 A10 36 O۹ *** 10 31 🕅 Ag O₈ 10 35 A9 Oa 11 Gnd 11 30 🕅 Gnd TOP VIEW Gnd 34 Gnd 🗱 29 💹 Aa 12 07 12 NC 33 NC 13 O₆ 13 28 🕅 A7 32 Aa O5 14 27 🕅 A₆ 07 14 26 🖾 A5 A7 O4 15 O6 31 15 25 🖾 A4 O3 A₆ 16 30 16 O5 02 24 🖾 A3 17 A₅ 29 O4 17 O1 18 23 🖾 A₂ 18 19 20 21 22 23 24 25 26 27 28 22 🖾 A1 O₀ 19 🖾 A0 OE 20 21 e 4 0 g ∢

3

### **BLOCK DIAGRAM**



#### **PIN NAMES**

A0 - A15	Address inputs
O0 - O15	Data outputs
CE	Chip enable
OE	Output enable
PGM	Write enable
Vcc	Read voltage supply
Vss	Ground
VPP	Program voltage supply

# CAPACITANCE

 $(T_{A}= 25 °C, f = 1.0 MHz)$ 

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Соит	Output capacitance	Vout = 0V	10	pF
CiN	Input capacitance	V _{IN} = 0V	6	pF
Сурр	VPP supply capacitance	VPP = 0V	25	pF

Note: These parameters are periodically sampled and are not 100% tested.

6)

# FUNCTION TABLE / Mode selection

Operating Conditions: Vcc	$= +5V$ , $V_{CC} = V_{P}$	P (during read)
---------------------------	----------------------------	-----------------

Pins Mode	Vpp	CE	ŌĒ	PGM	A0	A9	I/O
Read	Vcc	VIL	VIL	x	x	x	DOUT
Output disable	Vcc	ViL	ViH	x	x	x	HI Z
Stand-by	Vcc	Vін	x	x	x	x	HI Z
Program	V _{PP}	VIL	ViH	VIL	x	x	D _{IN}
Program verify	VPP	VIL	VIL	VIH	x	x	Dout
Program inhibit	V _{PP}	VIH	x	x	x	x	HI Z
Signature MFG	Vcc	VIL	VIL	x	VIL	VID	0031H
Signature device	Vcc	VIL	VIL	×	VIH	VID	0007H

# Notes on Modes table:

Logic levels	VIH = TTL logic 1 level.
	V _{IL} = TTL logic 0 level
Supply Voltage	V _{PP} = programming (high V)
	V _{ID} = signature voltage ( high V)
	x = supply voltage between ground and V _{CC}
Read	Read mode, the content of the addressed memory word is placed on the I/O pins $O_0$ to $O_{15}$
Output disable	Device is selected (active mode), programming is disabled and
	$O_0$ to $O_{15}$ output buffers are tri-stated (PMOS and NMOS drivers are turned off.)
Standby	Device is deselected, low power dissipation.
Program	Word programming mode, logic zeros in the bit pattern driving the
	$O_0$ to to $O_{15}$ input buffers are written into the respective memory cells of the addressed word.
Program verify	Following a programming cycle, to verify the cell contents of the
	memory word being programmed (not recommended as normal read operation)
Program inhibit	CE set to logic 1 level prevents programming and deselects the device.
Signature MFG.	Signature mode, code of IC manufacturer output on I/O pins $O_0$ to $O_{15}$
Signature Device.	Signature mode, code of IC type output on I/O pins $O_0$ to $O_{15}$

# **ABSOLUTE MAXIMUM RATINGS ***

Temperature under bias	°C
Storage temperature	5°C
Voltage on all input/output pins relative to Gnd	
Voltage on A9 relative to Gnd	1
D.C. output current, short-curcuit	
Program supply voltage VPP	1
Read supply voltage VCC	
Max power dissapation (T _A = $25^{\circ}$ C)	
Max lead soldering temp (10 seconds)	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### READ OPERATION AND STANDBY MODES

Memory access for reading an address location is controlled by  $\overline{CE}$  and  $\overline{OE}$ . Chip enable  $\overline{CE}$  is used independently of all other input signals as the primary device selection. In the logic 0 state (TTL level V_{IL}),  $\overline{CE}$  powers up all input and sensitive internal circuitry. In the logic 1 state (TTL level V_{IH}),  $\overline{CE}$  places the device in standby mode, all DC paths to ground are shut-off and the power dissipation is reduced to a minimum. A logic 1 on the output enable  $\overline{OE}$  (output enable) disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines A₀ to A₁₅ have been stable for a time equal to tA_{CC} - toE, the output data is available after a delay of toE from the falling edge of  $\overline{OE}$ .

#### SIGNATURE MODE

The signature mode allows the programmer to identify the manufacturer and the type of the part. This mode is entered as a regular READ mode by driving low the CE and OE inputs, in addition to driving the input address bit  $A_9$  to high voltage V_{IH} level.

A logic low level (VIL) on the address pin A₀ outputs on O₀ to O₁₅ the binary code of the IC manufacturer.

CATALYST Code: 0000 0000 0011 0001 (0031H)

A logic high level (VIH) on the address pin A₀ outputs the device type on O₀ to O₁₅

Device type: 0000 0000 0000 01110 (007H)

### AC CHARACTERISTICS <Read Operation>

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 10\%$ 

Symbol	Parameter	Min.	Тур	Max	Units
tacc	Address access time			150	ns
tCE	CE to output delay			150	ns
tOE	OE to output delay			60	ns
tDF	OE high to output High Z	0.0		50	ns

#### Notes:

Output floating (OUT High Z) is defined as the state where the external data line is no longer driven by the output buffer.

Input rise and fall times (10 to 90°	%)			•		•	•	•	•	•	•	•	•	•	20ns
Input pulse levels										•					0.45 to 2.4V
Input and output timing reference											•				0.80 to 2.0V

# AC TESTING IN/OUT WAVEFORM



# AC TEST LOAD CIRCUIT



#### DC CHARACTERISTICS <Read and Standby Modes>

Symbol	Parameter		Limits		Unit	
-			Min.	Тур.	Max.	
lcc	V _{CC} current (operating, TTL)	f = DC to 5MHz			40	mA
lccc	V _{CC} current (operating, CMOS)	f = DC to 5MHz			30	mA
ISB	V _{CC} current (stand-by, TTL)	CE = VIH			1	mA
ISBC	Vcc current (stand-by, CMOS)	CE = VIH			100	μA
ILI	Input load current	V _{IN} = 5.5V			1.0	μA
lιo	Output leakage current	V _{OUT} = 5.5V			1.0	μA
Vін	High level input voltage TTL		2.0		Vcc +0.5	v
VIHC	High level input voltage CMOS		Vcc -05		Vcc +0.5	v
VIL	Low level input voltage TTL		-0.5		0.8	v
Vilc	Low level input voltage CMOS		-0.5		0.3	v
Vон	High level output voltage	I _{OH} = -400µА	2.4			V
Vol	Low level output voltage	l _{OL} = 2.1mA			0.4	V
Ipp	VPP load current (READ)	VPP = 5.5V			1.0	μA

 $(V_{CC} = +5V + 10\% T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

The maximum current values are with outputs O₀ to O₁₅ unloaded. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after VPP.



### Programming Mode

As shipped, all the bits of the CAT27C210 are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. To enter the programming mode,  $V_{CC}$  and  $V_{PP}$  must be adjusted to their programming levels, CE is pulled to  $V_{IL}$ , and a program write pulse is applied to the PGM pin. After the program write pulse, the programmed data may then be verified by

enabling the outputs ( $\overline{OE}=V_{IL}$ ,  $\overline{CE}=V_{IL}$ , and  $\overline{PGM}=V_{IH}$ ), then comparing the written data to the read data. This device is compatible with the Intelligent Programming  TM  and the Quick Pulse Programming  TM  algorithm. algorithm. Intelligent Programming and Quick Pulse Programming are registered trademarks of Intel Corp.[9/87]

CAUTION: Exceeding 14V on the VPP pin will permanently damage the device.

# DC CHARACTERISTICS <Programming Mode>

 $(V_{CC} = +5V \pm 10\%, T_A = 25^{\circ}C \pm 5^{\circ}C)$ 

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
vcc	Low voltage supply Quick Pulse program		6.0		6.5	v
Vcc	Low voltage supply Intelligent program		5.75		6.25	V
Vpp	High voltage supply Quick Pulse program		12.5		13.0	v
Vpp	High voltage supply Intelligent program		12.0		13.0	V
Ісср	V _{CC} current, program + verify	see note			45	mA
IPP	VPP current, program operation				40	mA
ILI	Input load current	V _{IN} = 5.5V			1.0	μA
llo	Output leakage current	V _{OUT} = 5.5V			1.0	μA
VIL	Input low level TTL		-0.5		0.8	v
Vilc	Input low level CMOS		-0.5		0.3	v
Vol	Output low level	I _{OL} = 2.4			0.45	v
Vін	Input high level TTL		2.0		Vcc+0.5	v
Vінс	Input high level CMOS		Vcc-0.5		Vcc+0.5	v
Vон	Output high level	І _{ОН} = -400μА	2.4			v
VID	A ₉ signature level		11.5		12.5	v

#### Notes:

The maximum current values are with outputs O₀ to O₁₅ unloaded.

V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

## AC CHARACTERISTICS <Programming>

 $T_A = 25^{\circ}C \pm 5^{\circ}C$ 

Symbol	Parameter	Conditions			Unit	
			Min.	Тур.	Max.	
tas	Address set-up time		2			μs
tOES	OE set-up time	Input rise and fall times:	2			μs
tos	Data set-up time	10%-90% = 20ns Input pulse levels:	2			μs
tan	Address hold time	0.45 to 2.4V	0			μs
tDH	Data hold time	level: 0.8 to 2.0V	2			μs
tCES	CE set-up time	Output timing reference	2			μs
tvps	VPP set-up time		2			μs
tvcs	V _{CC} set-up time		2			μs
tpw	PGM pulse width, Intelligent Pgm.		0.95	1.0	1.05	ms
tpw	PGM pulse width, Quick Pulse Pgm.		95	100	105	μs
topw	PGM-overprogram pulse-Intelligent Pgm		2.85	-	78.5	ms
toe	Data valid from OE		-		130	ns
tDFP	OE high to output High Z		-		150	ns

#### Note:

Output floating (OUTPUT HIGH Z) is defined as the state where the external data line is no longer driven by the output buffer.



# AC TIMING < Programming Operation>

Note: When programming the device a 0.1 microfarad capacitor is required between  $V_{PP}$  and  $V_{SS}$  to suppress spurious voltage transients which can damage the part.

#### EPROM

# CAT27HC256 32,768 x 8-BIT HIGH-SPEED CMOS EPROM

Preliminary

#### DESCRIPTION

The CAT27HC256 is a high speed 256K UV erasable and electrically reprogrammable EPROM ideally suited for applications where fast turnaround and pattern experimentation are important requirements. The CAT27HC256 is packaged in a 28-pin ceramic dual-in-line package with a transparent lid. The lid allows the user to expose the chip to ultraviolet light to erase the bit pattern, allowing new pattern to be written into the device by following the programming procedure.

#### FEATURES

- 5V single power supply
- 32,768 words x 8-bit configuration
- Fast access time: 55 ns.
- Low current requirements: Active: 40 mA max (TTL levels) Standby: 1 mA max (TTL levels) Standlby: 100µA (CMOS levels)
- High speed programming
- TTL compatible Input/Output
- 12.5V programming
- 28-pin JEDEC approved DIP
- Electronic signature
- Industrial and military temperature range available



#### **BLOCK DIAGRAM**



3-38

# SRAMs

4-2

# CAT71C88 16K X 4-BIT HIGH SPEED CMOS STATIC RAM

### **GENERAL DESCRIPTION**

The CAT71C88 is a static CMOS RAM organized as a 16,384 word by 4 bit array. It features 5V single power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refresh operations are unnecessary. The CAT71C88 is offered in a 22-pin slim package.

#### FEATURES

- CMOS technology completely static operation
- Low power dissipation: Standby - 11 mW max.
   Operation 605 mW. max.
- Single power supply (+5V ±10%)
- Operating temperature  $T_A = 0^\circ$  to  $70^\circ C$
- Fully TTL compatible, input and output
- 3-state output
- JEDEC standard 22-pin 300-mil wide package
- Access time = 45/55/70 ns max.



#### **PIN NAMES**



### FUNCTIONAL BLOCK DIAGRAM



# **Absolute Maximum Ratings**

Symbol	Rating	Conditions	Value	Unit
Vcc	Supply voltage	T _A = 25°C	-0.3 to 7.0	V
Vin	Input voltage	with respect to Vss	-0.3 to 7.0	v
PD	Power dissipation	T _A = 25°C	1.0	w
Tstg	Storage temp.	-	-55 to +150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Conditions			Unit	
			Min.	Тур.	Max.	
Vcc	Supply voltage	-	4.5	5	5.5	v
ViH	"H" Input voltage	$V_{CC} = 5V \pm 10\%$	2.2	-	VCC+0.3	ν
VIL	"L" Input voltage		-0.3	-	0.8	۷
TOPR	Operating temperature	-	0		70	°C
CL	Output load	-	-	-	30	рF
TTL	Output load		-	-	1	-

Note: When pulse width is equal to or smaller than 20ns,  $V_{IH}$  max. = $V_{CC}$ +1.0V,  $V_{IL}$  min = -1.0V.

# **DC CHARACTERISTICS**

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
ILI	Input leakage current	VI = 0 to V _{CC}	-1		1	μΑ
ΙLO	Output leakage current	$\overline{CS} = V_{IH}$ $V_{I/O} = 0 \text{ to } V_{CC}$	-1		1	μΑ
Vон	"H" output voltage	I _{OH} = -4mA	2.4		-	v
Vol	"L" output voltage	I _{OL} = 8mA			0.4	v
lccs	Standby supply current (CMOS)	CS ≥V _{CC} -0.2V           V _{IN} ≤ 0.2V or           V _{IN} ≥ V _{CC} -0.2V			2	mA
Iccs1	Standby supply current (TTL)	CS = V _{IH} T _{CYC} = min. cycle			30	mA
ICCA	Operating supply current	Min. cycle			110	mA

# CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$ 

Symbol	Parameter	Conditions	Limits	Unit
			Typ. max.	
C _{I/O}	Input/Output capacitance	$V_{I/O} = 0V$	8	рF
CIN	Input capacitance	$V_{IN} = 0V$	6	pF

Note: These parameters are periodically sampled and are not 100% tested.
### **AC CHARACTERISTICS - TEST CONDITIONS**

Parameter	Conditions
Input pulse level	V _{IH} = 3.0V, V _{IL} = 0V
Input rise and fall times	5 ns
Input/output timing reference level	1.5V
Output load	C _L = 30pF, 1 TTL gate

### **READ CYCLE**

 $(V_{CC} = 5V \pm 10\%, T_{A} = 0^{\circ} \text{ to } 70^{\circ}\text{C})$ 

Symbol	Parameter	71C	71C88-45		71C88-55		38-70	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
tRC	Read cycle time		45		55		70	ns
tac	Address access time		45		55		70	ns
tco	Chip select access time		45		55		70	ns
tcx	Chip selection to output active	5		5		5		ns
toha	Output hold time from address change	5		5		5		ns
tотр	Output 3-state from deselection	0	25	0	25	0	30	ns
tPU	Chip selection to power up time	0		0		0		ns
tPD	Chip deselection to power down time	0	45	0	55	0	70	ns

**Notes:** 1. Read condition: During the overlap of a low  $\overline{CS}$  and a high  $\overline{WE}$ . 2. T_{CX} and T_{OTD} are measured ± 200 mV from steady state voltage with specified loading in Figure 2.





Fig. 2. Output load

Note: CL includes scope and jig.

# READ CYCLE TIMING 1 <Address Controlled>



# READ CYCLE TIMING 2 <CS Controlled>



# WRITE CYCLE [see notes following table for conditions]

 $(T_A = 0^\circ \text{ to } 70^\circ \text{C})$ 

Symbol	Parameter	71C	71C88-45		71C88-55		38-70	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
twc	Write cycle time	45		55		70		ns
tcw	Chip selection to End of Write	40		45		55		ns
taw	Address valid to End of Write	40		45		55		ns
tas	Address to Write set-up time	0		0		0		ns
tw	Write time	40		45		55		ns
twn	Write recovery time	5		10		15		ns
tos	Data set-up time	25		25		30		ns
tон	Data hold from write time	0		0		0		ns
tотw	Output 3-state from write	0	20	0	25	0	30	ns
tow	Output active from End of Write	0		0		0		ns

#### Notes:

- 1. Write condition: During the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- 2. tas is specified from a low CS or a low WE, whichever occurs last after the address is set.
- 3. tw is an overlap time of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- 4. twn, tos and toh are specified from a high  $\overline{CS}$  or a high  $\overline{WE}$ , whichever occurs first.
- 5. toTw and tow are measured ±200mV from steady state voltage with specified loading in Figure 2.
- 6. When I/O pins are in data output mode, don't force inverse input signals to those pins.



# WRITE CYCLE <Timing 1 - WE Control>

# WRITE CYCLE < Timing 2 - CS Control>



# CAT71C256 32K x 8-BIT CMOS STATIC RAM

#### **GENERAL DESCRIPTION**

The CAT71C256 is a high performance 262,144 bit CMOS static RAM organized as a 32,768 X 8 bit array. It features 5V single power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary. The CAT71C256 is a CMOS device that requires very low power during standby (1 mA). The CS and OE control signals facilitate OR-tying of the output lines, simplifying memory expansion.

#### FEATURES

- Single 5 V supply (±10%)
- Low power consumption
  385 mW max (operation)
  5.5 mW max (stand-by)
- 32,768 X 8 configuration
- Static operation
- Access / Cycle time
  85 ns max (CAT71C256-85)
  100 ns max (CAT71C256-10)
  120 ns max (CAT71C256-12)
- TTL compatible INPUT/OUTPUT
- Three state outputs
- 28-pin DIP, or 32-pin PLCC packages



#### PIN CONFIGURATION 28-Pin DIP



# PIN CONFIGURATION 32-Pin PLCC

2

#### **BLOCK DIAGRAM**



#### Pin Assignment [28 and 32 pin package]

**A**₀ - A₁₄ <u>I/O</u>₀ - I/O₇ <u>CS</u> <u>WE</u> OE Vcc, Vss :Address inputs :Data input/output :Chip select :Write enable :Output enable :Supply voltage

#### MODES OF OPERATION

Mode	<del>cs</del>	WE	ŌĒ	I/O Operation
Standby	Н	x	x	High Z
Read	L	Н	Н	High Z
	L	Н	L	Dout
Write	L	L	x	DIN

X = H or L

#### **Absolute Maximum Ratings**

Symbol	Rating	Conditions	Value	Unit
Vcc	Supply voltage	$T_A = 25^{\circ}C$ , with respect	-0.3 to 7.0	v
Vin	Input voltage	10 133	-0.3 to Vcc +0.3	v
PD	Power dissipation	T _A = 25°C	1.0	w
Tstg	Storage temp.	-	-55 to +150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Vcc	Supply voltage	$V_{CC} = 5V \pm 10\%$	4.5	5	5.5	v
Vss				0		v
Vcch	Data retention voltage		2	5	5.5	v
ViH	"H" Input voltage	5V±10%	2.2	-	VCC +0.3	v
VIL	"L" Input voltage		-0.3	-	0.8	v
TOPR	Operating temp.		0	-	+70	°C
CL	Output load		-	-	100	рF
TTL			-	-	1	-

# DC CHARACTERISTICS

(V_{CC} = +5V  $\pm 10\%$ , T_A = 0°C to 70°C )

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Тур.	Max.	
lu	Input leakage current	V _{IN} = 0 to V _{CC}	-1		1	μA
ILO	Output leakage current	$\overline{CS} \text{ or } \overline{OE} = V_{IH}$ $VI/O = 0 \text{ to } V_{CC}$	-1		1	μΑ
Vон	"H" output voltage	I _{OH} = -1mA	2.4		-	v
Vol	"L" output voltage	lo _L = 2.1mA			0.4	V
lccs	Standby supply current (CMOS)	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} = 0 \text{ to } V_{CC}$		0.2	1	mA
Iccs1	Standby supply current (TTL)	CS = V _{IH} T _{CYC} = min. cycle			3	mA
ICCA	Operating supply current	Min. cycle			70	mA

# AC CHARACTERISTICS - TEST CONDITIONS

Parameter	Conditions
Input pulse level	$V_{IH} = 2.4V, V_{IL} = 0.6V$
Input rise and fall times	5 ns
Input/output timing reference level	1.5V
Output load	C _L = 100pF, 1 TTL gate

# READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ} to 70^{\circ}C)$ 

Symbol	Parameter	71C2	71C256-85		71C256-10		56-12	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
tRC	Read cycle time	85		100		120		ns
tac	Address access time		85		100		120	ns
tco	Chip select access time		85		100		120	ns
toe	Outut enable to output valid		45		50		60	ns
tcx	Chip selection to output active	10		10		10		ns
<b>t</b> OHA	Output hold time from address change	5		10		10		ns
totd	Output 3-state from output disable	0	30	0	50	0	60	ns
tctd	Output 3-state from chip deselection		30		40		50	ns
tox	Output enable to output active	5		5		5		ns

### **READ CYCLE**



#### NOTES:

1. A READ occurs during the overlap of a low  $\overline{CS}$ , a low  $\overline{OE}$  and a high  $\overline{WE}$ . 2. t_{CTD} and t_{OTD} are specified by the time when DATA OUT is floating.

# WRITE CYCLE

 $(T_{A}=0^{\circ} \text{ to } 70^{\circ}\text{C}, V_{CC}=5V \pm 10\%)$ 

Symbol	Parameter	7102	256-85	71C256-10		71C256-12		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
twc	Write cycle time	85		100		120		ns
tcw	Chip selection to End of Write	75		90		100		ns
taw	Address valid to End of Write	75		90		100		ns
tas	Address to Write set-up time	0		0		0		ns
tw	Write time	70		75		90		ns
twR	Write recovery time	5		10		10		ns
tDS	Data set-up time	40		40		50		ns
tрн	Data hold from write time	0		0		0		ns
tотw	Output 3-state from write	0	30	0	50	0	60	ns
twx	Output active from End of Write	5		5		5		ns

2

#### WRITE CYCLE TIMING



#### Notes:

- 1. Write condition: During the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- 2. OE may be both high and low in a Write cycle.
- 3. tas is specified from a low CS or a low WE, whichever occurs last after the address is set.
- 4. tw is an overlap time of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- 5. twp, tos and toh are specified from a high  $\overline{CS}$  or a high  $\overline{WE}$ , whichever occurs first.
- 6. toTw is specified by the time when DATA OUT is floating, not defined by output level.
- 7. When I/O pins are in data output mode, don't force inverse input signals to those pins.

#### CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$ 

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
CI/O	Input/Output capacitance	V _{I/O} = 0V	10	pF
CIN	Input capacitance	V _{IN} = 0V	10	pF

Note: These parameters are periodically sampled and are not 100% tested.

# CAT71C256L 32K x 8-BIT CMOS STATIC RAM

#### **GENERAL DESCRIPTION**

The CAT71C256L is a low power high performance 262,144 bit CMOS static RAM organized as a 32,768 X 8 bit array. It features 5V single power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary. The CAT71C256L is a CMOS device that requires extremely low power during standby (100  $\mu$ A). The CS and OE control signals facilitate OR-tying of the output lines, simplifying memory expansion.

#### FEATURES

- Single 5 V supply (±10%)
- Low power consumption 385 mW max (operation) 0.55 mW max (stand-by)
- 32,768 X 8 configuration
- Static operation
- Access / Cycle time
  85 ns max (CAT71C256L-85)
- 100 ns max (CAT71C256L-10)
  - 120 ns max (CAT71C256L-12)
- TTL compatible INPUT/OUTPUT
- Three state outputs
- 28-pin DIP, or 32-pin PLCC packages

		top viev	V		
A14	1	$\bigcirc$	28		Vcc
A ₁₂	2		27		WE
A7	3 [.]		26		A ₁₃
A ₆	4		25		A ₈
A5	5		24		A ₉
A4	6		23		A ₁₁
A ₃	7		22		ŌĒ
A ₂	8		21		A ₁₀
A1	9		20		CS
Ao	10		19		I/O7
I/O₀	11		18		I/O ₆
I/O1	12		17		I/O ₅
I/O ₂	13		16		I/O₄
Vss	14		15		I/O ₃
				]	

#### PIN CONFIGURATION 28-Pin DIP



# **BLOCK DIAGRAM**



#### Pin Assignment [28 and 32 pin package]

A₀ - A₁₄ <u>I/O₀ - I/O₇ CS WE OE Vcc, Vss</u> :Address inputs :Data input/output :Chip select :Write enable :Output enable :Supply voltage

# MODES OF OPERATION

Mode	CS	WE	ŌĒ	I/O Operation
Standby	Н	X	x	High Z
Read	L	Н	н	High Z
	L	Н	L	Dout
Write	L	L	x	Din

X = H or L

# **Absolute Maximum Ratings**

Symbol	Rating	Conditions	Value	Unit
Vcc	Supply voltage	$T_A = 25^{\circ}C$ , with respect	-0.3 to 7.0	V
Vin	Input voltage		-0.3 to V _{CC} +0.3	v
PD	Power dissipation	$T_A = 25^{\circ}C$	1.0	w
Tstg	Storage temp.	-	-55 to +150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Vcc	Supply voltage	$V_{CC} = 5V \pm 10\%$	4.5	5	5.5	v
Vss				0		v
V _{CCH}	Data retention voltage		2	5	5.5	v
VIH	"H" Input voltage	5V±10%	2.2	-	VCC +0.3	v
VIL	"L" Input voltage		-0.3	-	0.8	v
TOPR	Operating temp.		0	-	+70	°C
CL	Output load		-	-	100	рF
TTL			-	-	1	-

# DC CHARACTERISTICS

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Conditions		Limits		Unit
	r		Min.	Тур.	Max.	
lu	Input leakage current	$V_{IN} = 0$ to $V_{CC}$	-1		1	μΑ
ILO	Output leakage current	$\overline{CS} \text{ or } \overline{OE} = V_{IH}$ $VI/O = 0 \text{ to } V_{CC}$	-1		1	μА
V _{OH}	"H" output voltage	I _{OH} = -1 mA	2.4		-	v
Vol	"L" output voltage	I _{OL} = 2.1 mA			0.4	v
lccs	Standby supply current (CMOS)	CS ≥V _{CC} -0.2V V _{IN} =0 to V _{CC}		2	100	μΑ
Iccs1	Standby supply current (TTL)	CS = V _{IH} T _{CYC} = min. cycle			3	mA
ICCA	Operating supply current	Min. cycle			70	mA

# **AC CHARACTERISTICS - TEST CONDITIONS**

Parameter	Conditions
Input pulse level	$V_{IH} = 2.4V, V_{IL} = 0.6V$
Input rise and fall times	5 ns
Input/output timing reference level	1.5V
Output load	C _L = 100pF, 1 TTL gate

# READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C})$ 

Symbol	Parameter	71C2	56L-85	71C2	56L-10	71C2	56L-12	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
tRC	Read cycle time	85		100		120		ns
tac	Address access time		85		100		120	ns
tco	Chip select access time		85		100		120	ns
toe	Outut enable to output valid		45		50		60	ns
tcx	Chip selection to output active	10		10		10		ns
<b>t</b> OHA	Output hold time from address change	5		10		10		ns
totd	Output 3-state from output disable	0	30	0	50	0	60	ns
tCTD	Output 3-state from chip deselection		30		40		50	ns
tox	Output enable to output active	5		5		5		ns

# **READ CYCLE**



#### NOTES:

- 1. A READ occurs during the overlap of a low  $\overline{CS}$ , a low  $\overline{OE}$  and a high  $\overline{WE}$ . 2. t_{CTD} and t_{OTD} are specified by the time when DATA OUT is floating.

# WRITE CYCLE

 $(T_{A}=0^{\circ} \text{ to } 70^{\circ}\text{C}, V_{CC}=5V \pm 10\%)$ 

Symbol	Parameter	71C2	71C256L-85		71C256L-10		56L-12	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
twc	Write cycle time	85		100		120		ns
tcw	Chip selection to End of Write	75		90		100		ns
t _{AW}	Address valid to End of Write	75		90		100		ns
tas	Address to Write set-up time	0		0		0		ns
tw	Write time	70		75		90		ns
twr	Write recovery time	5		10		10		ns
tDS	Data set-up time	40		40		50		ns
tDH	Data hold from write time	0		0		0		ns
tотw	Output 3-state from write	0	30	0	50	0	60	ns
twx	Output active from End of Write	5		5		5		ns

#### WRITE CYCLE TIMING



#### Notes:

- 1. Write condition: During the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- 2. OE may be both high and low in a Write cycle.
- 3. tas is specified from a low CS or a low WE, whichever occurs last after the address is set.
- 4. tw is an overlap time of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ .
- 5. twn, tos and toh are specified from a high  $\overline{CS}$  or a high  $\overline{WE}$ , whichever occurs first.
- 6. torw is specified by the time when DATA OUT is floating, not defined by output level.
- 7. When I/O pins are in data output mode, don't force inverse input signals to those pins.

#### CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$ 

Symbol	Parameter	Conditions	Limits Typ. max.	Unit
Ci/o	Input/Output capacitance	V _{I/O} = 0V	10	pF
Cin	Input capacitance	V _{IN} = 0V	10	pF

Note: These parameters are periodically sampled and are not 100% tested.

# CS CONTROL



# LOW VCC DATA RETENTION CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ , unless otherwise noted.

Symbol	Parameter	Conditions		Limits		Unit
			Min.	Тур.	Max.	
Vссн	V _{CC} for data retention	<u>CS</u> ≥ V _{CC} -0.2V	2			V
Іссн	Data retention current	$\overline{CS} \ge V_{CC} - 0.2V,$ $V_{CC} = 3V$		1	50	μA
ts∪	CS to Data retention time		0			ns
t _R	Operation recovery time		tRC			ns



# **MICROCOMPUTERs**

5-2

# CAT62C580 Smart Card Microcomputer

#### **Description:**

The **CAT62C580** is a single chip 8-bit microcomputer, with 16K-bits EEPROM, 3K-bytes ROM, and 128 bytes RAM. The built-in hardware security features protect the program memory (ROM cannot be dumped). The **CAT62C580**'s unique architecture makes it ideal for "*Portable Database*" applications, such as IC cards for banking, personal health records, and a variety of ID's including entry access, telephone debit cards, and large number of military applications.

#### Features:

- 8-Bit CPU, RAM, EEPROM, and ROM on a single chip
- Low Power CMOS Technology
- Hardware and Software Security
- Speed: 800 ns instruction cycle at 5 MHz
- Clock Frequency: D.C. to 5 MHz
- Single Pin, High Speed Serial I/O Interface
- 9600 baud using "DLY" instruction
- 14 Internal Registers
- 9 Addressing modes
- 95 Instructions
- 10,000 EEPROM erase/write cycles per byte
- Ten year EEPROM data retention

# FUNCTIONAL BLOCK DIAGRAM



# **OPERATING CONDITIONS**

Parameter	Symbol	Limits	Unit
Supply Voltage	V _{DD}	4.5 to 5.5	Volts
Temperature Range	Тор	0 to 70	°c

# **PIN DESCRIPTION**



Pin	Function	Input/Output
VDD	Power supply pin, +5 Volts $\pm$ 10%	
V _{SS}	Power supply pin, 0 Volts	
CLOCK	CPU Clock input pin. Pulled down internally by approximately 100 K	INPUT
RESET	Resets the CPU. Pin is an active low input and is pulled down internally by approximately 100 K	INPUT
SERIAL I/O	Serial data input/output pin or pseudo bidirectional pin. The pin is pulled up by approximately 10 K, and is set high at CPU reset.	INPUT/OUTPUT

# ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Limits	Unit
Supply Voltage	V _{DD}	T _A = 25 ⁰ C	-0.5 to 7	Volts
Input Voltage	VI	T _A = 25 ⁰ C	-0.3 to V _{DD} +0.5	Volts
Output Voltage	Vo	T _A = 25 ⁰ C	-0.3 to V _{DD} +0.5	Volts
Storage Temperature	T _{stg}		-40 to 125	°C

# D.C. CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_A = 0^{\circ} to + 70^{\circ}C)$ 

Parameter		Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Current		l _{DD}	f = 5 MHz	-	4	10	mA
	CLOCK			-0.3	-	0.5	Volts
Low Input Voltage	RESET	ViL	-	-0.3	-	0.5	
	SERIAL I/O			-0.3	-	0.8	
	CLOCK			2.4	-	VDD	Volts
High Input Voltage	RESET	ViH	-	4.0	-	VDD	
	SERIAL I/O			2.0	-	VDD	
Low Output Voltage		Vol	I _{OL} MAX=1.6mA	0	-	0.4	Volts
High Output	Voltage	Vон	I _{OH} MAX ≥ -100µA	2.4	-	V _{DD}	Volts
Input Cur	rent	liL1	VI = 0 (see note)	-	-	1	μA
(CLOCK, R	ESET)	Іінт	VI =VDD (see note)	-	-	20	μA
Input Current (SIO)		l _{IL2}	VI = 0 (see note)	-	-	-1	mA
SERIAL I/O		I _{IH2}	VI =VDD (see note)	-	-	-1	μA
Input Capacitance		Cı	f = 1 MHz	-	15	-	pF
Output Capacitance		Co	Ta = 25°C	-	20	-	pF

NOTE: CLOCK and RESET are pulled down internaly, and SERIAL I/O is pulled up.

5

# A.C. CHARACTERISTICS

 $(V_{DD} = 5 \text{ Volts} \pm 10\%, \text{ Ta} = 0^{\circ} \text{ to} + 70^{\circ}\text{C})$ 

Parameter	Symbol	Min	Тур	Max	Unit
CLOCK Cycle Time	Тсү	200		-	ns
CLOCK Duty Cycle	(T _{CH} /T _{CY} )*100	40	-	60	%
CLOCK Cycle Rise Time	T _{CR}	-	-	5.0	us
CLOCK Cycle Fall Time	T _{CF}	-	-	5.0	us
Reset Pulse Width	T _{RW}	8*T _{CY}	-	-	us
SERIAL I/O Rise Time	T _{SR}	-	-	5.0	us
SERIAL I/O Fall Time	T _{SF}	-	-	5.0	us

NOTE: Output load capacitance = 30pF.

#### **TIMING DIAGRAM**



# **REGISTER SET**



#### **MEMORY MAP**





# **INSTRUCTION SET**

MNEMONIC	opr	OPERATION	BYTES	CYCLE	FLAGS			
					С	Р	Н	Z
MOV A, opr	В	A < B	1	1				*
	D	A < D	1	1				*
	@D	A < (D)	1	1				*
	@D+	A < (D), D < D+1	1	2				*
	@D-	A < (D), D < D-1	1	2				*
	N	A < (N)	2	2				*
	N+@D	A < (N + D)	2	3				*
	#N	A < #N	2	2				*
MOV opr, A	В	B < A	1	1				
	D	D < A	1	1				
	@D	(D) < (A)	1	1				
	@D+	(D) < A, D < D+1	1	2				
	@D-	(D) < A, D < D-1	1	2				
	N	(N) < A	2	2				
	N+@D	(N+D) < A	2	3				
MOV D, opr	Rn	D < Rn	1	2				
	#N	D < #N	2	2				
MOV Rn, opr	D	Rn < D	1	2				
	#N	Rn < #N	2	3				
MOV @BA, opr	@D	(BA) < (D)	1	4				
MOV @D, opr	@BA	(D) < (BA)	1	4				
MOV @D+, opr	#N	(D) < #N, D < D+1	2	2				
MOVW @D, opr	BA	(D) < A, (D+1) < B	1	3				
MOVW BA, opr	@D	A < (D), B < (D+1)	1	3				*
MOVW BA, opr	#N	A < #N ₁ , B < #N ₂	3	3				*

MNEMONIC	opr	OPERATION	BYTES	CYCLE	FLAGS				
					С	Р	н	z	
XCH A, opr	В	A <> B	1	2				*	
	D	A <> D	1	2				*	
	@D	A <> (D)	1	2				*	
	N	A <> (N)	2	2				*	
XCH D, opr	В	D <> B	1	2					
	SP	D <> SP	1	2					
XCH C, opr	Р	C <> P	1	1	*	*			
ADD A, opr	@D	A < A + (D)	1	1	*		*	*	
	N	A < A + (N)	2	2	*		*	*	
	#N	A < A + #N	2	2	*		*	*	
ADC A, opr	@D	A < A + (D) + C	1	1	*		*	*	
	N	A < A + (N) + C	2	2	*		*	*	
	#N	A < A + #N +C	2	2	*		*	*	
DAA		Decimal Adjust	1	1	*			*	
CMP A, opr	@D	A is compared with (D)	1	1	*			*	
	N	A is compared with (N)	2	2	*			*	
	#N	A is compared with #N	2	2	*			*	
CMP @D, opr	@BA	(D) is compared with (BA)	1	4	*			*	
EOR A, opr	@D	A < A ¥ (D)	1	1				*	
	N	A < A ¥ (N)	2	2				*	
	#N	A < A ¥ #N	2	2				*	
OR A, opr	@D	A < A ORed with (D)	1	1				*	
	N	A < A ORed with (N)	2	2				*	
	#N	A < A ORed with #N	2	2				*	
AND A, opr	@D	A < A ANDed with (D)	1	1				*	
	N	A < A ANDed with (N)	2	2				*	
	#N	A < A ANDed with #N	2	2				*	



#### CAT62C580

SMART CARD MICROCOMPUTER

CATALYST

MNEMONIC	opr	OPERATION	BYTES	CYCLE	FLAGS			
					С	Р	Н	z
INC opr	A	A < A + 1	1	1				*
	D	D < D + 1	1	1				
	@D	(D) < (D) + 1	1	1				*
	N	(N) < (N) + 1	2	2				*
DEC opr	A	A < A - 1	1	1				*
	D	D < D - 1	1	1				
	@D	(D) < (D) - 1	1	1				*
	N	(N) < (N) - 1	2	2				*
RRC opr	A	$\rightarrow$ C $\rightarrow$ A ₇ to A ₀	1	1	*			*
	@D	→ C → (D)7 to (D)0	1	1	*			*
	N	→ C → (N)7 to (N)0	2	2	*			*
RLC opr	A	$\Box  C \leftarrow A_7 \text{ to } A_0 \leftarrow \Box$	1	1	*			*
	@D	C ← (D)7 to (D)0 ←	1	1	*			*
	N	C ← (N) ₇ to (N) ₀ ←	2	2	*			*
PUSH opr	PSW	(SP) <- A, (SP -1) <- CCR, SP < SP -2	1	3				
	D	(SP) < D, SP < SP -1	1	2				
POP opr	PSW	CCR <-(SP -1), A <-(SP -2) SP < SP + 2	1	3	*	* .	*	
	D	D < SP+1, SP < SP+1	1	2				
JZ opr	addr	if Z=1, PC <- PC+2+addr	2	2/3				
JNZ opr	addr	if Z=0, PC <- PC+2+addr	2	2/3				
JC opr	addr	if C=1, PC <- PC+2+addr	2	2/3				
JNC opr	addr	if C=0, PC < PC+2+addr	2	2/3				
JB opr	baddr,addr	if (baddr)=1, PC < PC+3+addr	2	3/4				
JNB opr	baddr,addr	if (baddr)=0, PC < PC+3+addr	2	3/4				
DJNZ opr	Rn,addr	(Rn) < (Rn)-1, if Rn = 0, PC < PC+2+addr (n=4 to 7)	2	3/4				
JMNE opr	#N,addr	if (D) ≠ #N, PC < PC + 3 + addr	3	3/4				
JDNE opr	#N,addr	if D ≠ #N, PC < PC + 3 + addr	3	3/4				
JMP opr	addr	PC < addr (0 to 4K)	2	2				

### SMART CARD MICROCOMPUTER

MNEMONIC	opr	OPERATION	BYTES	CYCLE	FLAGS			
					С	Ρ	н	z
CAL opr	addr	(SP) < PC+2, PC < addr, SP < SP - 2	2	4				
CZP opr	addr	(SP) < PC+2, PC < ZP, SP < SP - 2	1	4				
RT		PC <- (SP), SP <- SP+2	1	3				
NOP		No Operation	1	1				
CLR opr	Α	A < 0	1	1				*
RC		C < 0	1	1	0			
SC		C < 1	1	1	1			
RB opr	baddr	(baddr) < 0	2	2				
SB opr	baddr	(baddr) < 1	2	2				
CPL opr	A	A < A	1	1				*
	С	C < C	1	1	*			
CHK opr	Р	P <- C, if A=odd, C <- 1 else C <- 0	1	1	*	*		
SIN		C < SI/O	1	1	*			
SOUT		SI/O < C	1	1				
DLY opr	N	Delay N+3 Cycles	2	3 to 259				

NOTE: One instruction cycle time is equal to 4 divided by the clock frequency.

5-12

# CAT62C780 Smart Card Microcomputer

# Preliminary

#### **Description:**

The **CAT62C780** is a single chip 8-bit microcomputer, with 8K-bytes of EEPROM, 6K-bytes ROM, and 192 bytes RAM. The built-in hardware security features protect the program memory (ROM cannot be dumped). The **CAT62C780**'s unique architecture makes it ideal for "*Portable Database*" applications, such as IC cards for banking, personal health records, and a variety of ID's including entry access, telephone debit cards, and large number of military applications.

#### Features:

- Enhanced 8-Bit CPU, RAM, EEPROM, and ROM in a single chip
- Low Power CMOS Technology
- Hardware and Software Security
- Speed: 800 ns instruction cycle at 5 MHz
- Clock Frequency: D.C. to 5 MHz
- Single Pin, High Speed Serial I/O Interface
- 114 Instructions
- 10,000 EEPROM erase/write cycles per byte
- Ten year EEPROM data retention
- Downward compatible with the CAT62C580
  ECC
- Page Write



S

5-14

# APPLICATION NOTES

# Using Catalyst's Serial EEPROMS in Shared Input/Output Configuration

#### by Asim Bajwa 5/88

Catalyst Semiconductor's family of serial EEPROMs utilizes four signals for the communication interface; Chip Select (CS) for device selection, Serial Clock (SK or CLK) for synchronizing serial data to and from the device, Data Input (DI) to input serial data to the device, Data Output (DO) to output serial data from the device. This interface can be reduced to 3 signals by sharing DI and DO as a common input/output signal. However, the following precautions should be taken to prevent problems due to DI/DO contention:

# 1) **READ** instruction in shared DI/DO configuration:

(applies to 93C46, 59C11, 35C102/202, 35C104/204)

DO remains in high impedance while most of the READ instruction (i.e. start bit, opcode and address) is being input and offers no contention to the DI driver on a shared DI/DO signal. However, typically 50ns after the rising edge of the serial clock shifts in the least significant bit of the address stream (A0), DO outputs the '0' dummy bit to flag the beginning of the output data stream. If A0 is a '1' and the DI driver has not been disabled by the time the '0' dummy bit becomes valid, a low impedance path between the system power supply and ground is created through the DI driver pullup and DO pulldown device (Fig. 1).

Unless this condition causes excessive noise on the system power supply (which may in turn cause noisy or spurious signals to the device), the READ instruction will continue and complete normally since A0 is already shifted into the device.

To minimize potential problems during this low impedance condition, a current limiting resistor should be placed between the DI driver and the DO pin when using the shared DI/DO signal (Fig. 2). Alternatively, an open drain (or open collector) DI driver with pullup resistor can be used (Fig. 2).

In either case, the clocking rate should be slow enough to ensure that the resistor can charge or discharge the shared DI/DO bus capacitance before the appropriate clock edge. For example, if the resistor used is 10kohm, and the bus capacitance is 100pF, then a safe clock rate is calculated to be:

Clock Period (T) = 2 x 3RC = 2 x 3 x 10k $\Omega$  x 100pF = 6  $\mu$ sec

Frequency (f) = 1 / T = 167kHz

# 2) Programming Instructions in shared DI/DO configuration:

(applies to 93C46, 35C102 and 35C104 only)

All devices in the Catalyst serial EEPROM family feature self-timed programming cycles. A programming status signal indicates whether the self-timed programming cycle is still in progress or has been completed. A '0' status signal indicates that the device is still programming. A '1' status signal indicates that the programming cycle has been completed and the device is is ready to receive the next instruction. This feature will allow a user to minimize the programming time (t_{EW}).

The 59C11, 35C202 and 35C204 devices have a separate ready/busy signal pin (RDY/BUSY) to output the programming status signal. The DO signal stays in high impedance throughout the programming cycle and therefore will not interfere with the DI signal in a shared DI/DO configuration.

On the 93C46, 35C102 and 35C104 serial EEPROMs, the programming status signal can be

read on the DO pin by bringing CS high after initiating a programming cycle. In a 4-signal interface, after a programming cycle the status signal is reset to high impedance by the start bit of the next instruction (Fig. 3).

In a shared DI/DO configuration, the '1' status signal on DO can be clocked into the device as a start bit and reset the status signal before it can be read, or otherwise interfere with the DI signal for the next instruction cycle. The following steps are recommended to avoid these conditions for a 3-signal interface (Fig. 4): a) The clock (SK) should be stopped after shifting in the programming instruction. This prevents the '1' ready status from resetting the status signal before it can be read.

**b)** After reading the '1' ready status, at least one clock pulse should be input to the device while the DI/DO signal is '1' in order to reset the status signal.

c) CS should then be brought low to reset the instruction logic.

The next instruction can now be executed without any contention from the DO signal.





Figure 1b. Current path















6
6-6

# Serial EEPROM Programming Time Optimization Using the CAT59C11 and CAT93C46 in 8 and 16-bit word organization

by Christophe Chevallier 3/88

Many applications with serial EEPROMS require the storage of bytes. The best way to optimize programming speed is to program 2 bytes at a time, using the x16 organization, and then switch to the byte organization for the read operation.

In the 16-bit organization, 16 bits are programmed simultaneously. The write time is the same for 8 or 16 bits : maximum is 10 ms. Writing the whole array (128 bytes) this way will save 0.64s.

To operate the EEPROM this way, the processor controlling the data transfer should control the ORG pin (pin 6). At  $V_{IL}$  the chip is in the x8 (byte) organization, at  $V_{IH}$  the chip is in the x16 (word) organization.

#### Getting into programming mode

Before programming the memory, an EWEN (erase/write enable) operation should be performed. It needs to be done only once after the chip has been powered up. To protect the memory against undesirable write operations, the programming operations can be disabled by doing an EWDS (erase/write disable). It is safe to perform an EWDS (if the chip is not being programmed, to avoid a false write in case of power transients. These operations (EWEN, EWDS) can be performed with the ORG pin high or low. Changing the state of the ORG pin will not change the status of the chip whether programming is enabled or disabled.

To write a 16-bit word, once the ORG and the CS pins are high, the start bit and the write opcode '01' are entered, followed by the 6-bit address (for a 1Kbit memory) and the 2 data bytes to be written. Since the device is functionally static, the SK clock can be maintained high or low long enough to give time to the processor to fetch the second data byte. The programming will start at the end of the data acquisition (59C11) or when CS goes down (93C46).

#### Reading at the correct address

The internal memory, in the byte organization, is divided into 2 pages of 64 bytes, the high page with A6=1 and the low page with A6=0. When writing a 16-bit word, the first 8 bits entered correspond to the high page address, the last 8 bits to the low page address. (See bit maps and example). Using hexadecimal notation, the low page addresses are 0 to 3F, the high page addresses are 40 to 7F. In the 16-bit organization, only the addresses 0 to 3F are used. To get the byte address used in the x16 mode. (In the example, 40 + 2E = 6E).

For example, consider the following operations:

Using x16 mode, WRITE at address 2E the data A65B. (See map 1). This will be done with ORG pin high, entering a 6-bit address.

Using x8 mode (ORG pin low, entering a 7-bit address), a READ at address 2E wil output 5B, a READ at address 6E will output A6. (See map 2).

#### Floating the ORG pin

The ORG pin can be left floating, in this case an internal pull-up resistor will bring the pin high, selecting the 16-bit organization. When switching the ORG pin from  $V_{IL}$  to floating, care should be taken to leave enough time for the ORG pin to reach  $V_{IH}$ .

This time depends on the capacitance of the line arriving on the ORG pin. The internal pull-up is small, in order to stay within the 10  $\mu$ A input leakage specification. Typically, the leakage current on this pin is around 5 $\mu$ A at V_{IL} = 0V, and will decrease at higher input voltage.

(continued)

Therefore, for a 100pF line capacitance, it will require T = C V / I = 100pF x 2V / 2.5 $\mu$ A (average pull-up current). T = 80  $\mu$ s

In this example, the processor should wait  $100\mu s$  after releasing the ORG pin before starting a new operation. The best way to avoid this wait is to drive the ORG pin high instead of letting it float.







AN-2

# CAT93C46 / CAT35C102 to 8051 Microcontroller Communication

# Using the 8051's Built-in Shift Register

by Jim Troutner 5/88

The CAT93C46, and CAT35C102 are serial access EEPROMs intended for use with many of todays standard microcontrollers and microcomputers. To operate the serial EEPROM, first select the device by driving the CS pin to a logic one state, and shift in the instructions, address, and data into the EEPROMs DI pin. All data is shifted in on the rising edge of the SK clock, while data being read from the device appears at the DO pin a short time delay (tpd) after the rising edge of the SK clock.

This all seems to be very straight forward and in most application few problems will be encountered. However in some applications were it is desired to interface to microcontrollers with built in shift registers, such as the 8051, some special problems must be considered.

First the instruction, address, and data of the memory device can range from 9 bits (for the CAT93C46 organized as 64 X 16) to as many as 12 bits (for the CAT35C104 organized as 512 X 8). While the built in shift register of many microcontrollers will only send and receive multiples of 8 bits. This problem can be solved by shifting all the extra bits (require to make a multiple of 8) into the memory as zeros before the start bit is sent (all leading zeros shifted into the EEPROM will be ignored).

Next, the clock line on some of these microcontrollers is initially a logic one, a clock consist of a falling edge and then a rising edge. The problem here is that the EEPROM requires the last clock of any operation to have a falling edge before the EEPROM is deselected. With the 8051 (or any other microcontroller that clocks in the same manner) the falling edge the the first clock is ignored, and the last clock is left in the logic one state.

The solution here would be to simply add one additional clock pulse to the SK pin before deselecting the device. Another solution (for those processors that must send 8 clocks) is to send one byte of zeros then deselect the device. Additional zeros clocked into the EEPROM after the instruction, address, and data are shifted in will be ignored.

Also communicating using the processors built in shift register will requires that the DI and DO pin the the EEPROM be wired together to form a common DI/O pin. The problem here is that after an EEPROM erase or write operation the DO pin comes out of its high impedance state to indicated the EEPROM's ready/busy status. This status must be cleared and the DO pin returned to high impedance before any additional operations can be sent to the EEPROM. To return the DO pin to its high impedance state, deselect and then reselect the EEPROM to start the erase or write operation, at this time the DO pin will be driven to a logic zero state to indicated a busy status. At this point, all that needs to be done is to stop the SK clock and monitor the DO pin until it indicates a ready state, then clock the status into the DI pin (DI and DO are tied). The DO will return to the high impedance state on the falling edge of the clock. If 8 clocks must be sent at a time due to processor limitation, then when the EEPROM status indicates it is ready shift a byte of zeros to the EEPROM before deselecting it. What really happens here is the processor tries to shift zeros into the EEPROM, however the DO pin indicating ready (logic 1) will hold the DI pin high. After the one is clocked in, the DO pin will return to high impedance and the remainder of the byte from the processor will be clocked into the EEPROM as zeros. Deselect the

EEPROM after returning the DO pin to the high impedance state.

An example program has been provided containing all the 8051 routines needed to exercise the CAT93C46, CAT35C102, and CAT35C104. The connection of the memory device to the 8051 is illustrated in Figure 1. In this scheme the EEPROMs CS pin could have been connected to any available I/O line, and the ORG pin would probably be wired to Vcc or GND depending on the application. The DI pin and DO pin of the EEPROM are wired together to form a common DI/O pin, and must be connected (through a current limit resister) to the RxD pin (port 3, pin 0) of the 8051. The clock the the 8051 shift register appears at the TxD pin (port 3, pin 1).

This program utilizes the built in serial port of the 8051 set to the mode 0 configuration. This configuration defines the serial port of the 8051 as an 8 bit shift register which will receive and send data using the RxD pin as data, and the TxD pin as clock. The clock frequency of the shift register is defined as the 8051 oscillator frequency divided by 12, therefore care must be taken not to exceed the maximum SK clock frequency of the EEPROM by adjusting the 8051 oscillator.

The basic flow of the program is illustrated in Figure 2, and a complete assembled listing has also been provided. Subroutines in this program are used to enable the EEPROM for writing, erase the entire EEPROM memory array, and write or read a particular memory address within the EEPROM array.

In this application the 8051 does allow programmer access to the shift register clock pin (port 3 pin 1), therefore with this processor it is not necessary to send 8 additional clocks when only one additional clock is needed.







Figure 2.

 $\left( \right)$ 

#### APPLICATION NOTE

A	V-3
---	-----

LOC. OBJECT LINE STATEMENT C46S_16.ASM           1       ;       STITLE(CAT EEPROM - 8051 I/O ROUTINES)         3       ;       Jim Troutner         4       ;       Catalyst Semiconductor         5       ;       Date 01/15/88         6       7       ;       This routine drives the EEPROM using the 8 bit         8       ;       shift register (in mode 0) of the 8051.         9       ;       ************************************	< ASM51 > CROSS ASSEME CAT EEPROM - 8051 I/O	BLER VER.2. ROUTINES	5m ASSEI	MBLE LIS	T DATE:	PAGE: 1
<pre> 1 ; 5 TITLE (CAT EEPROM - 8051 I/O ROUTINES) 3 ; Jim Troutner 4 ; Catalyst Semiconductor 5 ; Date 01/15/88 7 ; This routine drives the EEPROM using the 8 bit 8 ; shift register (in mode 0) of the 8051. 9 10 ;************************************</pre>	LOC. OBJECT	LINE	STATEMENT			C46S_16.ASM
<pre>2 STITLE(CAT EEPROM - 8051 I/O ROUTINES) 3 ; Jim Troutner 4 ; Catalyst Semiconductor 5 ; Date 01/15/88 6 7 ; This routine drives the EEPROM using the 8 bit 8 ; shift register (in mode 0) of the 8051. 9 10 ;************************************</pre>		1	;			
<pre>3 ; Jim Troutner 4 ; Catalyst Semiconductor 5 ; Date 01/15/88 6 7 ; This routine drives the EEPROM using the 8 bit 8 ; shift register (in mode 0) of the 8051. 9 10 ;************************************</pre>		2		STITLE (	CAT EEPROM	- 8051 I/O ROUTINES)
<pre>4 ; Catalyst Semiconductor 5 ; Date 01/15/88 6 7 ; This routine drives the EEPROM using the 8 bit 8 ; shift register (in mode 0) of the 8051. 9 10 ;************************************</pre>		3	;	Jim Tro	utner	
5       ;       Date 01/15/88         6       7       ;         7       ;       This routine drives the EEPROM using the 8 bit         8       ;       shift register (in mode 0) of the 8051.         9		4	;	Catalys	t Semicondu	ctor
6       ;       This routine drives the EEPROM using the 8 bit         8       ;       shift register (in mode 0) of the 8051.         9       ;       ************************************		5	;	Date 01	/15/88	
7       ;       This routine drives the EEPROM using the 8 bit         8       ;       shift register (in mode 0) of the 8051.         9       10       ;************************************		6				
8       ;       shift register (in mode 0) of the 8051.         9       ;       ;         10       ;       ;         11       ;       8051 Port Assignments         12       ;       ;         13       ;         14		7	;	This ro	utine drive	s the EEPROM using the 8 bit
9       ;************************************		8	;	shift r	egister (in	mode 0) of the 8051.
10       ;************************************		9				
11       ;       8051 Port Assignments         12       ;************************************		10	;******	******	*******	* * * * * * * * * * * * * * * * * * * *
12       ;************************************		11	;	8051 P	ort Assign	nents
13         00B0       15       DATAIO       BIT       P3.0       ;SERIAL DATA INPUT/OUTPUT PIN (RxD)         00B1       16       SCLK       BIT       P3.1       ;SERIAL CLOCK (TxD)         0093       17       EESEL       BIT       P1.3       ;EEPROM CHIP SELECT         0094       18       EEORG       BIT       P1.4       ;EEPROM ORGANIZATION         00B0       19       EESTAT       BIT       P3.0       ;EEPROM STATUS WILL APPEAR HERE         20       21       ;************************************		12	;******	******	********	* * * * * * * * * * * * * * * * * * * *
14         14           00B0         15         DATAIO         BIT         P3.0         ; SERIAL DATA INPUT/OUTPUT PIN (RxD)           00B1         16         SCLK         BIT         P3.1         ; SERIAL CLOCK (TxD)           0093         17         EESEL         BIT         P1.3         ; EEPROM CHIP SELECT           0094         18         EEORG         BIT         P1.4         ; EEPROM ORGANIZATION           0080         19         EESTAT         BIT         P3.0         ; EEPROM STATUS WILL APPEAR HERE           20         21         ;************************************		13				
00B0         15         DATAIO         BIT         P3.0         ;SERIAL DATA INPUT/OUTPUT PIN (RxD)           00B1         16         SCLK         BIT         P3.1         ;SERIAL CLOCK (TxD)           0093         17         EESEL         BIT         P1.3         ;EEPROM CHIP SELECT           0094         18         EEORG         BIT         P1.4         ;EEPROM ORGANIZATION           0080         19         EESTAT         BIT         P3.0         ;EEPROM STATUS WILL APPEAR HERE           20         21         ;************************************		14				
00B1         16         SCLK         BIT         P3.1         ; SERIAL CLOCK (TxD)           0093         17         EESEL         BIT         P1.3         ; EEPROM CHIP SELECT           0094         18         EEORG         BIT         P1.4         ; EEPROM ORGANIZATION           00B0         19         EESTAT         BIT         P3.0         ; EEPROM STATUS WILL APPEAR HERE           20         ; ************************************	00B0	15	DATAIO	BIT	P3.0	;SERIAL DATA INPUT/OUTPUT PIN (RxD)
0093         17         EESEL         BIT         P1.3         ; EEPROM CHIP SELECT           0094         18         EEORG         BIT         P1.4         ; EEPROM ORGANIZATION           00B0         19         EESTAT         BIT         P3.0         ; EEPROM STATUS WILL APPEAR HERE           20         21         ;************************************	00B1	16	SCLK	BIT	P3.1	; SERIAL CLOCK (TxD)
0094         18         EEORG         BIT         P1.4         ; EEPROM ORGANIZATION           00B0         19         EESTAT         BIT         P3.0         ; EEPROM STATUS WILL APPEAR HERE           20         21         ;************************************	0093	17	EESEL	BIT	P1.3	EEPROM CHIP SELECT
00B0         19         EESTAT         BIT         P3.0         ; EEPROM STATUS WILL APPEAR HERE           20         21         ;************************************	0094	18	EEORG	BIT	P1.4	EEPROM ORGANIZATION
20 21 ;************************************	00B0	19	EESTAT	BIT	P3.0	; EEPROM STATUS WILL APPEAR HERE
24 DSEG 0030		20				
24 DSEG 0030		21	;******	******	******	* * * * * * * * * * * * * * * * * * * *
23 ;***********************************		22	;	8051 D	ATA MEMORY	MAP
24 DSEG 0030		23	******	******	******	* * * * * * * * * * * * * * * * * * * *
0.5 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0		24		DSEG 00	030	
25 ORG U30H		25		ORG	030H	
0030 26 EE ADDR: DS 1 ;EEPROM data address.	0030	26	EE ADDR:	DS	1	EEPROM data address.
0031 27 INS H: DS 1 :EEPROM instruction and address.	0031	27	INS H:	DS	1	EEPROM instruction and address.
0032 28 INS L: DS 1	0032	28	INS L:	DS	1	
0033 29 DATAH: DS 1 ;Data to be stored to, or compared	0033	29	DATAH:	DS	1	;Data to be stored to, or compared
0034 30 DATAL: DS 1 ; to EEPROM data.	0034	30	DATAL:	DS	1	; to EEPROM data.
0035 31 R DATH: DS 1 ;Data read from the EEPROM.	0035	31	R DATH:	DS	1	,Data read from the EEPROM
0036 32 R DATL: DS 1	0036	32	R DATL:	DS	1	
0040 33 ORG 040H	0040	33		ORG	040H	
0040 34 CYCMAX: DS 4 :Number of write/read cycles before	0040	34	CYCMAX:	DS	4	Number of write/read cycles before
0044 35 CYCCNT: DS 1 ; a failure.	0044	35	CYCCNT:	DS	1	; a failure.
36		36				
0060 37 ORG 060H	0060	37		ORG	060H	
0060 38 STACK: DS 31	0060	38	STACK:	DS	31	
39		39				
40		40				
41 \$EJECT		41		\$EJ	JECT	

### APPLICATION NOTE

A٨	1-3
----	-----

< ASM51 > CROSS CAT EEPROM - 80	S ASSEMBLER VER.2. 051 I/O ROUTINES	5m ASSE	MBLE LIST	DATE:	PAGE:	2
LOC. OBJECT	LINE	STATEMENT		C4	465_16.ASM	
	42	;******	******	****	******	****
	43	;	CONSTANTS	;		
	44	;******	*******	****	* * * * * * * * * *	******
	45					
	46					
	47	; NOTE:	User must	enter the num	ber of DAI	A bits, and ADDRESS bits
	48	;	required	for the EEPRO	M being te	ested. This program will
	49	;	automatic	ally adjust the	he ORG pin	of the EEPROM depending
	50	;	on the va	lue entered for	or D_BITS.	
	51	;				
	52	;	This progr	am was designe	ed to addr	ess the CAT93C46
	53	;	or the CA	T35C102 in an	8 bit or	16 bit data organization.
	54	;	It will al	so address the	e CAT35C10	4 in the 16 bit data
	55	;	organizat	ion only.		
	56	;				
	57	;	To modify	this program t	to operate	with a specific device
	58	;	such as t	he CAT93C46, :	first sele	ct the data organization
	59	;	mode desi	red (8 bits of	r 16 bits)	by changing the D_BITS
	60	;	equate be	low. Then chee	ck the CAT	ALYST DATA BOOK to
	61	;	determine	the number of	f address	bits required for that
	62	;	device at	that data or	ganization	, and change the A_BITS
	63	;	below to	the specified	number of	address bits. i.e If
	64	;	A_BITS =	6, and D_BITS	= 16 then	the program is set up
	65	;	for the C	AT93C46 in the	e 64 X 16	mode.
	66	;				
	67	; 1	'o run the	program simply	y re-assem	ble it, load it the
	68	; e	mulator, a	nd run it.		
	69					
0006	70	A_BITS	EQU	6	;Number	of address bit (6,7, or 8).
0010	71	D_BITS	EQU	16	;Number	of data bits (8, or 16).
	72					
0004	73	LONG	EQU	A_BITS - 2	Number	used to adjust long
	74				; EEPRC	M instructions.
0040	75	ADDMAX	EQU 01H	SHL A_BITS	;Max EE	PROM address + 1
	76					
	77		ŞEJECT			

#### APPLICATION NOTE

< ASM51 > CROSS A	SSEMBLER VER.2.	5m ASSEI	MBLE LIST	DATE:	PAGE:	3
LOC. OBJECT	LINE	STATEMENT		C4	465_16.ASM	
	78	******	******	****	*****	*****
	79	;	EEPROM I	NSTRUCTIONS		
	80	******	*******	*****	* * * * * * * * * * * *	*****
	81	•			; SHORT	INSTRUCTIONS
	82				; 1 STA	ART, 2 INSTRUCTION BITS
0001	83	READ H	EQU	HIGH (110B	SHL A BITS)	READ MEMORY @ SPECIFIED ADDRE
0080	84	READL	EOU	LOW (110B S	HL A BITS)	•
0001	85	ERASE H	EOU	HIGH (111B	SHL A BITS)	;ERASE CELL @ SPECIFIED ADDRES
00C0	86	ERASEL	EQU	LOW (111B S	HL A BITS)	
0001	87	WRITE H	EQU	HIGH (101B	SHL A BITS)	;WRITE DATA TO SPECIFIED ADDRE
0040	88	WRITE L	EQU	LOW (101B S	HL A BITS)	
	89					
	90				;LONG E	SIT INSTRUCTIONS
	91				; 1 STA	RT, 4 INSTRUCTION BITS
0001	92	EWEN H	EQU	HIGH (10011)	B SHL LONG)	ENABLE PROGRAMING
0030	93	EWENL	EQU	LOW (10011B	SHL LONG)	
0001	94	EWDS H	EQU	HIGH (10000)	B SHL LONG)	;DISABLE PROGRAMING (DEFAULT)
0000	95	EWDS	EQU	LOW (10000B	SHL LONG)	
0001	96	ERALH	EQU	HIGH (10010)	B SHL LONG)	;ERASE ALL ADDRESSES
0020	97	ERAL	EQU	LOW (10010B	SHL LONG)	
0001	98	WRAL H	EQU	HIGH (10001)	B SHL LONG)	WRITE DATA TO ALL ADDRESSES
0010	99	WRAL L	EQU	LOW (10001B	SHL LONG)	
	100	-				
0001	101	TEST H	EQU	HIGH (06000)	H SHR A BITS	•)
0080	102	TESTL	EQU	LOW (06000H	SHR A BITS)	
	103					
	104		<b>\$EJECT</b>			

#### **APPLICATION NOTE**

< AS CAT	M51 EEP	> ( ROM	ROSS - 805	ASSEMBL	ER VER.	2.5m ASSE	MBLE L	IST DATE:	PAGE: 4
LOC.	ов	JEC	2		LINE	STATEMENT			C465_16.ASM
					105				
					106		CSEG	0000	
					107		ORG 0	000	
					108				
					109	;******	*****	******	*******
					110	;	PROGR	AM START	
					111	;******	*****	*****	*******
					112				
					113	START:			
0000	02	00	30		114		JMP	PSTINT	;Jump over Interupt routines
					115				
0030					116		ORG	0030н	
					117				
					118	PSTINT:			Program starting point
0030	C2	93			119		CLR	EESEL	;Deselect the EEPROM
0032	74	10			120		MOV	A,#D BITS	;Set the EEPROM ORG pin.
0034	B4	08	02	[0039]	121		CJNE	A,#8,ORG16	
					122	ORG8:			
0037	C2	94			123		CLR	EEORG	
					124	ORG16:			
0039	75	81	60		125		MOV	SP,#STACK	;Stack = 60H 7FH
003C	Ε4				126		CLR	A	;Clear the RAM
003D	78	7F			127		MOV	R0,#7FH	
					128	CLRLOP:			
003F	F6				129		MOV	@RO,A	
0040	D8	FD		[003F]	130		DJNZ	RO, CLRLOP	
					131				
0042	11	93		[0093]	132		ACALL	EN EE	;Enable the EEPROM for writing
0044	11	C9		[00C9]	133		ACALL	BLKERA	;Erase the EEPROM
					134				
0046	75	34	5A		135		MOV	DATAL,#5AH	;Init the store data registers
0049	75	33	A5		136		MOV	DATAH,#0A5H	
					137				
					138	STORE:			
004C	11	D6		[00D6]	139		ACALL	EE_STR	;Store data to the EEPROM
					140				
004E	63	34	FF		141		XRL	DATAL,#OFFH	Complement the data located
0051	63	33	FF		142		XRL	DATAH,#OFFH	; in DATAL and DATAH
					143				
0054	11	83		[0083]	144		ACALL	INCADD	;Increment and test address
0056	50	F4		[004C]	145		JNC	STORE	;Not finished store next addr.
					146				•
					147	READ:			
0058	31	02		[0102]	148		ACALL	EE_RD	;Read data from the EEPROM
					149				
005A	E5	36			150		MOV	A,R_DATL	;Compare the EEPROM read data
005C	B5	34	14	[0073]	151		CJNE	A, DATAL, ERROR	
005F	30	94	05	[0067]	152		JNB	EEORG, DATOK	;Data ok if in 8 bit mode.
0062	E5	35			153		MOV	A, R_DATH	
0064	B5	33	0C	[0073]	154		CJNE	A, DATAH, ERROR	

< ASM51 > CROSS A CAT EEPROM - 8051	SSEMBLER	VER.2.5m INES	ASSEM	BLE LI	ST DATE:	PAGE: 5
LOC. OBJECT	LIN	E STA	TEMENT			C465_16.ASM
		155	DATOK:			
0067 11 83	[0083]	156		ACALL	INCADD	
0069 40 OA	[0075]	157		JC	INCCYC	;Inc the cycle counter
006B 63 34 FF		158		VDT		Complement the data legated
006E 63 33 FF		160		XRI.	DATAH, #OFFH	; in DATAL and DATAH
		161		AILE .	2	, in binne and binnin
0071 01 58	[0058]	162		AJMP	READ	
		163				
		164	ERROR:			
0073 80 FE	[0073]	165		SJMP	ERROR	;Data error, wait here
		166	TNOONO -			
		169	INCCIC:			.Ingroment the guale counter
0075 78 44		169		MOV	PO #CYCCNT	findrement the cycle counter
0077 D3		170		SETB	C	
0078 79 04		171		MOV	R1,# (CYCCNT-C	YCMAX)
		172	NXT:			
007A E4		173		CLR	A	;Each time all the EEPROM addresses
007B 36		174		ADDC	A, @RO	; are written and then read correctly
0070 04		175		DA	A ADO N	; the register 'Ciccur' is incremented
007E 18		177		DEC	RO, A	BCD so that it can be read directly
007F D9 F9	[007A]	178		DJNZ	R1.NXT	: from data memory as a decimal number.
0081 01 4C	[004C]	179		AJMP S	STORE	,,,,
		180				
		181	;******	******	*****	******
		182	;	Sobrou	ltine	" I N C A D D "
		183	;*******	*****	*****	* * * * * * * * * * * * * * * * * * * *
		185	. Routine	- will	increment the	address located in the FE ADDR register
		186	; by one.	. If an	overflow occ	ures, the address is set to 000H and
		187	; the rou	tine w	vill return wi	th the carry bit set.
		188				
		189	;ENTRY:	EE_ADI	DR register =	data address
		190			ND N	
		191	EXIT	EE ADI	JK = New data	address
		193	<u>'</u>	C =	= 0, then incr	ement was OK
		194	;	Regist	ers altered =	AC, EE ADDR, C flag.
		195	INCADD:	,		
0083 05 30		196		INC	EE_ADDR	
0085 E5 30		197		MOV	A, EE_ADDR	
0087 60 03	[008C]	198		JZ	OVRFLO	o
0069 64 40 05	[0091]	200	0000010.	CUNE	A, #ADDMAX, INC	UK
008C 75 30 00		200	OVRF LO.	MOV	EE ADDR.#0	
008F D3		202		SETB	C	
0090 22		203		RET		
		204	INCOK:			
0091 C3		205		CLR	С	
0092 22		206		RET		
		208	END SUB			
			,			

### APPLICATION NOTE

< ASM51 > CROSS A CAT EEPROM - 8051	SSEMBLER	VER.2.	5m ASSE	MBLE LI	IST DATE:	PAGE: 6
LOC. OBJECT	L.	INE	STATEMENT		C46	S_16.ASM
		209	;*****	******	*****	*****
		210	;	Soubr	outine	"EN EE"
		211	;*****	* * * * * * *	******	*****
		212				
		213	; Routin	ne will	enable the EEPROM	for data writing.
		214				-
		215	ENTRY:	Nothi	ng required	
		216	•			
		217	EXIT:	Regist	ters altered = $INS$	H. INS L. and P1.3
		218				
		219	EN EE.			
0093 75 31 01		220		MOV	TNS H. #EWEN H	Store the Enable EEPROM write
0096 75 32 30		221		MOV	INS L. #EWEN L	; instruction to the INS buffer.
0099 11 87	[0087]	222		ACALL.	MTROR	Swap the bits within the bytes
	[0007]	223		попъъ	minion	to shift out
0098 11 30	104001	223		ACATT	0117716	, co shire out.
0090 02 01 18	[00110]	225		TMP	LSTCLK	
0055 02 01 10		225		UTIL	DETCER	
		220	. END SI	TR		
		229	• * * * * * * *	*******	****	****
		220	:	Subro	utipo	
		229	******	*******	*****	****
		230	,			
		231	. Dout i	o will	abift out the INC	huffor to the FERROM
		232	; ROULI	ie will	shiit out the ins	builer to the EEPROM.
		233	- ENTERY -	TNC U	and TNC I must con	tain the FERROW instruction
		234	ENIRI:	TN2_L	and INS_L must con	and to FERDOM
		235	;	and	address (or data to	send to EEPROM).
		230	• FVTT.	Pogiat	torg altored - B1 3	
		237	, CAII.	Regisi	ters altered - FL.S	
		230	0000161			
0010 02 01		239	00116:	0.000	201 %	
00A0 D2 B1		240		SETB	SCLA	Enable the FEDROM
00A2 D2 93		241		SEID	LESEL	Enable the LEPROM.
0014 C2 00		242	00110_2	CID	ωт	
00A4 C2 99		243		CLR		Obiff and final O bits
UUA6 85 31 99		244	WEDCER.	MOV	SBUF, INS_H	; Shift out first 8 bits.
0010 30 00 50	[0070]	243	WERSIO:	THE	MT NED COO	
00A9 30 99 FD	[UUA9]	240	01100 -	UNB	TI, WFRST8	The entroles to our the
		247	0018			;when entering at OUT8, the
0026 62 00		248		ath	m <del>.</del>	; EEPROM must already be selected.
00AC C2 99		249		CLR	TI DUE ING I	a chift and last 0 hits
UUAE 03 32 99		250	MI OF	MOV	SBUR, INS_L	; SHILL OUT TASE & DIES.
00B1 30 00 ED	[0001]	221	WLSIS:	TUD	T WI CHO	
00B1 30 99 FD	LOORI	252		UNB	TI,WLSTO	
00B4 CZ 99		203		CTK	TI	
0080 22		234		RET		
		255				
		256	;END SUE	5		

LOC. OBJECT LINE STATEMENT C465_16.ASM 257 ;************************************	< ASI CAT I	M51 > EEPRO	CROSS A M - 8051	SSEMBLE I/O RC	ER VER.2. DUTINES	5m ASS	EMBLE L	IST DATE:		PAGE:	7		
<pre>257 ;************************************</pre>	LOC	. OBJ	ECT		LINE	STATEMENT	2		C46S	_16.ASM			
<pre>if Subroutine "MIRROR" if MIRROR" if MIRROR" if Mirket and Solution if Mirket and Solu</pre>					257	*****	******	*****	* * * * * * * * *	******	*****	*****	:*****
<pre>259 ;************************************</pre>					258	;	Subro	utine			MIRR	OR"	
<pre>260 ; When shifting data out of the 8051, the data is shifted out LSB 261 ; to MSB. When shifting data into the 8051, data is shifted in 262 ; MSB to LSB. These routines were written to represent the 263 ; EEPROM Instruction, address, and data in the same manner as 264 ; presented the Catalyst data sheet, however this data must 265 ; under go a bit swap (i.e. bit7 bit0, bit6 bit1, and so 266 ; on) just prior to shifting it out to accommodate the LSB 267 ; first output shifting of the 8051. Since the 8051 will shift 268 ; the data in MSB first, no swap is necessary when data is read 269 ; from the EEPROM. 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 ; 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 ; 276 ;</pre>					259	*****	******	*******	* * * * * * * * *	******	*****	*******	*******
<pre>261 ; to MSB. When shifting data into the 8051, data is shifted in 262 ; MSB to LSB. These routines were written to represent the 263 ; EEPROM Instruction, address, and data in the same manner as 264 ; presented the Catalyst data sheet, however this data must 265 ; under go a bit swap (i.e. bit7 bit0, bit6 bit1, and so 266 ; on) just prior to shifting it out to accommodate the LSB 267 ; first output shifting of the 8051. Since the 8051 will shift 268 ; the data in MSB first, no swap is necessary when data is read 269 ; from the EEPROM. 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					260	; When	shiftin	g data out o	of the 80	)51, the	data is	shifted o	out LSB
<pre>262 ; MSB to LSB. These routines were written to represent the 263 ; EEPROM Instruction, address, and data in the same manner as 264 ; presented the Catalyst data sheet, however this data must 265 ; under go a bit swap (i.e. bit7 bit0, bit6 bit1, and so 266 ; on) just prior to shifting it out to accommodate the LSB 267 ; first output shifting of the 8051. Since the 8051 will shift 268 ; the data in MSB first, no swap is necessary when data is read 269 ; from the EEPROM. 270 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					261	; to 1	ISB. Whe	n shifting d	data into	the 80	51, data	is shifte	d in
<pre>263 ; EEPROM Instruction, address, and data in the same manner as 264 ; presented the Catalyst data sheet, however this data must 265 ; under go a bit swap (i.e. bit7 bit0, bit6 bit1, and so 266 ; on) just prior to shifting it out to accommodate the LSB 267 ; first output shifting of the 8051. Since the 8051 will shift 268 ; the data in MSB first, no swap is necessary when data is read 269 ; from the EEPROM. 270 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					262	; MSB	to LSB.	These rout	tines wer	e writt	en to re	present th	ıe
<pre>264 ; presented the Catalyst data sheet, however this data must 265 ; under go a bit swap (i.e. bit7 bit0, bit6 bit1, and so 266 ; on) just prior to shifting it out to accommodate the LSB 267 ; first output shifting of the 8051. Since the 8051 will shift 268 ; the data in MSB first, no swap is necessary when data is read 269 ; from the EEPROM. 270 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					263	; EEPI	ROM Inst	ruction, add	dress, ar	nd data	in the s	ame manner	as
<pre>265 ; under go a bit swap (i.e. bit7 bit0, bit6 bit1, and so 266 ; on) just prior to shifting it out to accommodate the LSB 267 ; first output shifting of the 8051. Since the 8051 will shift 268 ; the data in MSB first, no swap is necessary when data is read 269 ; from the EEPROM. 270 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					264	; pres	sented t	he Catalyst	data she	et, how	ever thi	s data mus	st
<pre>266 ; on) just prior to shifting it out to accommodate the LSB 267 ; first output shifting of the 8051. Since the 8051 will shift 268 ; the data in MSB first, no swap is necessary when data is read 269 ; from the EEPROM. 270 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					265	; unde	er go a	bit swap (i.	.e. bit7	bit0,	bit6 bi	tl, and so	(
<pre>267 ; first output shifting of the 8051. Since the 8051 will shift 268 ; the data in MSB first, no swap is necessary when data is read 269 ; from the EEPROM. 270 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					266	; on)	just pr	ior to shift	ting it d	out to a	ccommoda	te the LSB	3
<pre>268 ; the data in MSB first, no swap is necessary when data is read 269 ; from the EEPROM. 270 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 ; 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					267	; fir	st outpu	t shifting o	of the 80	)51. Si	nce the	8051 will	shift
<pre>269 ; from the EEPROM. 270 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					268	; the	data in	MSB first,	no swap	is nece	ssary wh	en data is	; read
<pre>270 271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276 276</pre>					269	; from	n the EE	PROM.					
<pre>271 ; ENTRY: INS_H, and INS_L = EPROM instruction plus address, or data 272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					270								
272 273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276					271	; ENTRY	Y: INS_	H, and INS_I	L = EPRON	1 instru	ction pl	us address	;, or data
<pre>273 ; EXIT: Both INS_H and INS_L have a MSB to LSB bit swap. 274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276</pre>					272								
274 ; Registers altered = AC, INS_H, INS_L, R1, and C flag. 275 276					273	; EXIT	: Both I	NS_H and INS	S_L have	a MSB t	o LSB bi	t swap.	
275 276					274	;	Regist	ers altered	= AC, IN	NS_H, IN	IS_L, R1,	and C fla	ıg.
276					275								
					276								
277 MIRROR:			_		277	MIRROR	:						
00B7 E5 31 278 MOV A, INS H	0087	E5 3	1		278		MOV	A, INS_H					
00B9 79 08 279 MOV R1,#8 ;Set up bit counter	0089	79 0	8		279		MOV	R1,#8	;Set	up bit	counter		
		10			280	FIN_M:		-			(10) 70		
UOBE 13 281 RRC A ; Shilt INS H (AC) LSB Into the	OOBB	13	2		281		RRC	A	; Shi i	ET INS H	I (AC) LS	B into the	; +
OODE C5 32 262 XCH A, INS_L ; LSB OF INS_L While shifting the	OOBC	22 3	2		282		XCH	A, INS_L	; LSI	3 OI INS	5_L while	shilling	the
UDBE 35 263 KLC A ; M5B OI INS L INCO THE M5B OI	OOBE	33	2		203		RLC	A A TNC T	; MSI	S OL INS	Into	the MSB OI	-
0021 D 22 204 AL ALINEL ; INSH (AC).	00BF		2	[00001	204		ACH D TN/7	A, INS_L	; IN:	S_H (AC)	•		
00C2 13 [00BB] 265 DDZ RI,FIN M ; theck the bit counter.	0001	12 1	0	[OOPP]	200		DUNZ	RI,FIN_M	;Chec	sk une s	bit count	er.	
00C4 C5 32 287 VCU A INS I Store the support INS I to INS I	0000	 3	2		200		VCU	A TNC T	, 5111	ro tho r	Wapped T	NG T to TN	ле т
0006 F5 31 288 MOV ING U A Store the swapped ING_U to INS_L.	0004	5 J J	1		288		MOV	TNS H A	, SLOI	ro tho s	wapped I	NS H to TN	12_L.
0008 22 289 DFT	0008	22	-		289		DET	TH2_111 K	, 500	re che s	mapped I	"" " " " " " "	···
290	3000	~~			290		KE1						
291 : END SUB					291	: END	SUB						

#### APPLICATION NOTE

LOC. OBJECT         LINE         STATEMENT         C465_16.ASM           292         ;         subroutine         " B L K E R A "           293         ;         Subroutine         " B L K E R A "           293         ;         Routine will erase the entire EEPROM memory           295         ;         Routine will erase the entire EEPROM memory           296         ;ENTRY: Nothing required           300         ;EXIT: Registers altered = INS_H, and INS_L           301         BLKERR:           00CC 75 31 01         303           00CC 75 32 20         304           00CC 75 32 20         304           00CT 11 B7         [00B7]           00D3 02 00 EE         306           310         ;           j:         Subroutine           j:         subroutine           j:         Subroutine           312         ;           313         ;           314         ;           315         ; Routine will store the data located in DATAH and DATAL into           316         ; to shift out.           317         ; data mode only DATAL will be stored to the EEPROM.           318         ; EXTRY: EE ADDR a datress in EEPROM to store the data	< ASM51 > CROSS CAT EEPROM - 805	ASSEMBLEI 1 I/O RO	R VER.2. UTINES	5m ASSEM	ABLE LI	ST DATE:	PAGE:	8	
922       ;       Subroutine       " B L K E R A "         933       ;       Routine will erase the entire EEPROM memory         936       ; Routine will erase the entire EEPROM memory         937       ;       FENTRY: Nothing required         930       ;EXIT: Registers altered = INS_H, and INS_L         931       302       BLKERA:         932       (00B7)       305         933       ACALL MIRROR       ;Swap the bits within the bytes         934	LOC. OBJECT		LINE	STATEMENT			C465_16.A	SM	
0005       75       31       01       303       FENTRY: Nothing required         0005       75       31       01       303       MOV       INS_H, SERAL_H       ;Store the Erase ALL instruction         000C7       75       32       20       304       MOV       INS_H, SERAL_H       ;Store the Erase ALL instruction         000C7       75       32       20       304       MOV       INS_H, SERAL_H       ;Store the Erase ALL instruction         000C7       75       32       20       304       MOV       INS_H, SERAL_H       ;Store the Erase ALL instruction         000C7       10       305       ACALL       MIRROR       ;Swap the bits within the bytes         000D1       11 A0       [00A0]       307       ACALL       MIRROR       ;Swap the bits         312       ;       Subroutine       "E E			292	• * * * * * * *	******	****	*****	****	**
0005       75 31 01       0007       296       ; Routine will erase the entire EEPROM memory         0007       75 31 01       300       ;ENTRY: Nothing required         300       ;EXIT: Registers altered = INS_H, and INS_L         301       BLKERA:         00007       75 32 20         000111 A0       [0087]         00105       ACALL MIROR         ;Swap the bits within the bytes         ;00111 A0       [0080]         00102 00 EE       306         301       ACALL MIROR         ;SWAP the bits within the bytes         302       ;DUB         ;SEND SUB         311       ;         312       ; Subroutine         ************************************			292		Subroi	ting		" ВТ.КЕРА"	
0009       75 11 01       01         0000       75 11 01       01         0000       75 11 01       01         0000       75 11 01       01         0000       187       (0087)         0001       187       (0087)         0002       75 11 01       00         0000       11 87       (0087)         0001       11 00       00         0003       02 00 EE       (00A0)         0011       11 00       0003         0003       02 00 EE       (00A0)         0003       02 00 EE       (00A0)         0003       11 00       (00A0)         0003       12 00 EE       (00A0)         0003       12 00 EE       (00A0)         11       7       Subroutine       " E E _ S T R         11       7       Subroutine       " E E _ S T R         111       7       Gata mode only DATAL will be stored to the EEPROM.         111       7       Gata mode only DATAL will be stored to the EEPROM.         111       7       The EEPROM must be write enabled.         111       7       DATAH.       Adta to store the data         111       7 <td></td> <td></td> <td>293</td> <td>, •******</td> <td>******</td> <td>***********</td> <td>******</td> <td>· · · · · · · · · · · · · · · · · · ·</td> <td>**</td>			293	, •******	******	***********	******	· · · · · · · · · · · · · · · · · · ·	**
<pre></pre>			295	,					
<pre>volume will else the entrie terms memory version of the second seco</pre>			295	• Poutin	0 111	orage the opti	TO FEDDOM	momory	
256 297 300       ;ENTRY: Nothing required         299 300       ;EXIT: Registers altered = INS_H, and INS_L         00C9 75 31 01 00C7 73 32 20       303 303 304       MOV INS_L,#ERAL_H ;Store the Erase ALL instruction MOV INS_L,#ERAL_L ; to the INS buffer.         00C7 11 B7       [00B7]       305 306       ACALL MIROR ;Swap the bits within the bytes ;Swap the bits within the bytes ;Store the INS buffer.         00D1 11 A0       [00A0]       307 307       ACALL OUT16 308       ;Swap the bits within the bytes ;Subroutine         311 ;***********************************			290	, Koutin	e wiii	erase the entr	IE EFROM	memory	
0005       75       31       01         0007       75       31       01         0007       75       32       00         0007       75       32       01         0007       11       301       302         0007       11       302       304       MOV       INS_L,#ERAL_L       ; to the INS buffer.         0007       11       80       MOV       INS_L,#ERAL_L       ; to the INS buffer.         0001       11       ACALL MIROR       ;Swap the bits within the bytes       ; to shift out.         001       11       6000       307       ACALL OUT16       ;sto shift out.         001       10       (0000)       307       ACALL OUT16       ;sto shift out.         313       ;       sto shift out.       313       ;sto shift out.         314       ;       sto shift out.       314       ;sto shift out.         315       ; Routine will store the data located in DATAH and DATAL into       316       ; the EEPROM at the location pointed to by EE ADDR. In 8 bit         316       ; the EEPROM at the location pointed to shore the data       322       ;       DATAH and DATAL will be stored to the EEPROM.         317       ; data mode only DATAL will be store			297	. ENTDY.	Nothin	a required			
300       ;EXIT: Registers altered = INS_H, and INS_L         00C9       75 31 01       303         00C7       322       303         00C7       187       [0087]         00C8       303       MOV       INS_H, #ERAL H.       ; Store the Erase ALL instruction         00C7       187       [0087]       305       ACALL MIRROR       ; Swap the bits within the bytes         00D1       11 A0       [00A0]       307       ACALL OUT16       ; to shift out.         00D3       02 00 EE       [00A0]       307       ACALL OUT16       ; to shift out.         300       ;END SUB       311       ;************************************			290	ENIRI:	NOULLI	ig reduited			
300       FAIL:       Registers aftered - INS_n, and INS_D         301       BLKERA:         302       BLKERA:         303       BLKERA:         304       MOV INS_L, #ERALL, ; to the INS buffer.         00C07 75 32 20       304         00C1 II A0       [00A0]         307       ACALL MIROR       ; Swap the bits within the bytes         00D1 11 A0       [00A0]         308       JMP OUTRET         309       310       ; END SUB         311       ; ************************************			299		Dogiat	are altered -	TNC II and	THE T	
301       BLKERA:         00C9 75 31 01       303       MOV INS_L,#ERAL_L ; to the INS buffer.         00C7 11 B7       [00B7]       305       ACALL MIRROR ; to the INS buffer.         00D1 11 A0       [00A0]       307       ACALL OUT16         00D3 02 00 EE       308       JMP OUTRET         309       :END SUB       311       ;************************************			300	; CALL:	Regist	ers allereu -	INS_n, and	T TNS_T	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			301						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0000 75 31 01		302	BLKERA:	MON	THO U ADDAT U	- C+	a the Durce DIT instruction	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0009 75 31 01		303		MOV	INS_H, #ERAL_H	; SLOI	the INC buffer	
000F 11 B7       [00B7]       303       ACALL MIRROR       ; swap the Dits Within the bytes         00D1 11 A0       [00A0]       307       ACALL OUT16       ; to shift out.         00D3 02 00 EE       309	0000 11 57	[00071	304		MOV	INS_L, #ERAL_L	;	the ins builter.	
00D1 11 A0       [00A0]       307       ACALL OUT16         00D3 02 00 EE       308       JMP OUTRET         309       ;END SUB         311       ;************************************	OUCF II B/	[0087]	305		ACALL	MIRROR	; swap	b the bits within the bytes	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0001 11 10		306				; to	shift out.	
0003 02 00 EE       308       JMP OUTRET         309       ;END SUB         311       ;:XIS SUB         312       ; Subroutine       " E E _ S T R         313       ;:XIS SUB         314       ;       the EEPROM at the location pointed to by EE ADDR. In 8 bit         317       ; data mode only DATAL will be stored to the EEPROM.         318       ;       NOTE: The EEPROM must be write enabled.         320       ;       DATAH, and DATAL = the data to store the data         321       ; ENTRY: EE ADDR = address in EEPROM to store the data         322       ;       DATAH, and DATAL = the data to store to EEPROM         323       ;       EE_STR:         00D6 75 31 01       328       MOV A, #WRITE L ; plus address to the INS         00D7 74 40       329       MOV A, #WRITE L ; plus address to the INS         00D8 45 30       300       ORL A, EE ADDR ; register.         00D7 532       331       MOV INS L,A         00D7 11 B7       [00B7]       332         00E6 65 34 32       336       MOV INS_L,DATAL         00E6 65 34 32       336       MOV INS_L,DATAL         00E6 65 34 32       336       MOV INS_L,DATAL         00E7 11 A4       [00A4]       339 <td>OUDI II AU</td> <td>[UAU]</td> <td>307</td> <td></td> <td>ACALL</td> <td>OUT16</td> <td></td> <td></td> <td></td>	OUDI II AU	[UAU]	307		ACALL	OUT16			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00D3 02 00 EE		308		JMP	OUTRET			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			309						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			310	END SUB					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			311	;******	*****	******	********	*****************************	**
<pre>313 ;***********************************</pre>			312	;	Subrou	ltine		"EE_STR	
314315; Routine will store the data located in DATAH and DATAL into316; the EEPROM at the location pointed to by EE_ADDR. In 8 bit317; data mode only DATAL will be stored to the EEPROM.318319; NOTE: The EEPROM must be write enabled.320321; ENTRY: EE_ADDR = address in EEPROM to store the data322; DATAH, and DATAL = the data to store to EEPROM323; EXIT: Registered altered = AC, INS_H, INS_L, and P1.3324; EXIT: Registered altered = AC, INS_H, INS_L, and P1.3325326326327327EE_STR:00D6 75 31 0132800D7 74 4032900D8 45 3033000DF 53200L00D7 11 B7[00B7]332ACALL MIRROR333, to shift out.00E3 85 33 3133500E4 53 4 3233600E5 11 A0[00A0]00E3 85 33 3133500E4 11 A4[00A4]338ALL16:00E5 11 A4[00A4]00E6 22 B134100E6 C2 B134100E6 C2 B134100E7 C1 B34CLR00E7 C1 B3400E7 C1 B3500E7 C1 B3500E7 C1 B3500E7 C1 B3500E7 C1 B3500E7 C1 B4<			313	;******	*****	******	*******	******	**
315       ; Routine will store the data located in DATAH and DATAL into         316       ; the EEPROM at the location pointed to by EE_ADDR. In 8 bit         317       ; data mode only DATAL will be stored to the EEPROM.         318       319       ; NOTE: The EEPROM must be write enabled.         320       321       ; ENTRY: EE_ADDR = address in EEPROM to store the data         322       ;       DATAH, and DATAL = the data to store to EEPROM         323       324       ; EXIT: Registered altered = AC, INS_H, INS_L, and P1.3         325       326         327       EE_STR:         00D6 75 31 01       328         329       MOV INS_H, #WRITE_L       ; plus address to the INS         00DB 74 40       329       MOV INS_L, ADDR       ; register.         00DB 45 30       330       ORL A, EE ADDR       ; register.         00DD F 11 B7       [00B7]       332       ACALL MIRROR       ; Swap the bits within the bytes         333       ; to shift out.       ; Shift out the instruction.       ; Shift out the instruction.         00E3 85 33 31       336       MOV INS_L,DATAH       ; Shift out the DATA.         00E4 11 A4       [00A4]       339       ACALL OUT16       ; Shift out the DATA.         00E5 30 94 12       [00FE]			314						
<pre>316 ; the EEPROM at the location pointed to by EE ADDR. In 8 bit 317 ; data mode only DATAL will be stored to the EEPROM. 318 319 ; NOTE: The EEPROM must be write enabled. 320 321 ; ENTRY: EE ADDR = address in EEPROM to store the data 322 ; DATAH, and DATAL = the data to store to EEPROM 323 324 ; EXIT: Registered altered = AC, INS_H, INS_L, and P1.3 325 326 00D6 75 31 01 00D9 74 40 00D6 45 30 00D6 45 30 00D7 4 40 00D7 5 32 00D6 75 32 00D6 75 32 00D7 11 B7 00D7 11 B7 00D7 11 B7 00D7 11 B7 00D7 334 00E1 11 A0 00E0 334 00E1 11 A0 00E0 35 34 32 00E1 11 A0 00E1 335 MOV INS_L, ATATA 00D7 336 MOV INS_L, ATATA 00E1 11 A0 00E1 337 00E1 11 A0 00E1 336 MOV INS_L, DATAL 00E1 34 336 00E1 11 A0 00E2 35 34 32 00E2 11 A4 00A1 338 ALL16: 00E7 12 331 ACALL OUT16_2 336 ALL16: 00E7 12 331 ACALL OUT16_2 336 ACALL OUT16_2 337 ACALL OUT16_2 338 ALL16: 00E7 12 341 CLR SCLK 5511 01 02 CLR SCLK 5511 01 02 CLR SCLK 5511 01 02 00E7 02 36 CLR SCLK 5511 02 CLR SCLK 5511 02 CLR SCLK 5511 02 CLR SCLK 5511 02 00E7 10 5512 5511 02 5511 02 5511</pre>			315	; Routin	e will	store the data	ι located i	in DATAH and DATAL into	
<pre>317 ; data mode only DATAL will be stored to the EEPROM. 318 319 ; NOTE: The EEPROM must be write enabled. 320 321 ; ENTRY: EE ADDR = address in EEPROM to store the data 322 ; DATAH, and DATAL = the data to store to EEPROM 323 324 ; EXIT: Registered altered = AC, INS_H, INS_L, and P1.3 325 326 00D6 75 31 01 328 MOV INS_H, #WRITE_H ;Store the write instruction 00D9 74 40 329 MOV A, #WRITE_L ; plus address to the INS 00DB 45 30 0RL A, EE ADDR ; register. 00DF 532 31 MOV INS_L, A 00DF 11 B7 [00B7] 332 ACALL MIRROR ;Swap the bits within the bytes 333 WOV INS_L, A 00E1 11 A0 [00A0] 334 ACALL OUT16 ;Shift out the instruction. 00E3 85 33 31 335 MOV INS_L, DATAL 00E6 85 34 32 336 MOV INS_L, DATAL 00E9 30 94 12 [00FE] 337 JNB EEORG, ONLY8 338 ALL16: 00EC 11 A4 [00A4] 339 ACALL OUT16_2 ;Shift out the DATA. 00EF C2 B1 341 CLR SCLK ;Falling edge of last clock 00E7 95 34 32 CLR SCLK ;Falling edge of last clock</pre>			316	; the E	EPROM a	at the location	n pointed t	to by EE_ADDR. In 8 bit	
318       319       ; NOTE: The EEPROM must be write enabled.         320       321       ; ENTRY: EE ADDR = address in EEPROM to store the data         322       ; DATAH, and DATAL = the data to store to EEPROM         323       324       ; EXIT: Registered altered = AC, INS_H, INS_L, and P1.3         326       327       EE_STR:         00D6 75 31 01       328       MOV INS_H, #WRITE_L ; plus address to the INS         00D9 74 40       329       MOV A, #WRITE_L ; plus address to the INS         00D9 74 40       329       MOV INS_L, A         00D9 75 32       331       MOV INS_L, A         00D0 F5 32       331       MOV INS_L, A         00D1 F1 B7       [00B7]       332       ACALL MIRROR       ; Swap the bits within the bytes         333       it oshif out.       .       .       .       .         00E1 11 A0       [00A0]       334       ACALL OUT16       ; Shift out the instruction.         00E8 85 34 32       336       MOV INS_L,DATAL       .         00E9 30 94 12       [00FE]       337       JNB EEORG,ONLY8         388       ALL16:       .       .       .         00EE C2 B1       341       CLR SCLK       ;Falling edge of last clock         00E0 C2			317	; data	mode or	nly DATAL will	be stored	to the EEPROM.	
<pre>319 ; NOTE: The EEPROM must be write enabled. 320 321 ; ENTRY: EE ADDR = address in EEPROM to store the data 322 ; DATAH, and DATAL = the data to store to EEPROM 323 324 ; EXIT: Registered altered = AC, INS_H, INS_L, and P1.3 325 326 327 EE_STR: 00D6 75 31 01 328 MOV INS_H, #WRITE_H ;Store the write instruction 00D9 74 40 329 MOV A, #WRITE_L ; plus address to the INS 00DB 45 30 330 ORL A, EE ADDR ; register. 00DD F5 32 331 MOV INS_L, A 00DF 11 B7 [00B7] 332 ACALL MIRROR ;Swap the bits within the bytes 333 ACALL OUT16 ;Shift out. 00E8 45 33 31 335 MOV INS_L, DATAH 00E8 45 34 32 36 MOV INS_L, DATAH 00E9 30 94 12 [00FE] 337 JNB EEORG, ONLY8 00EC 11 A4 [00A4] 339 ALL16: 00EF C2 B1 341 CLR SCLK ;Falling edge of last clock 00EP 1 B7 CLR SCLK ;Falling edge of last clock</pre>			318						
320       ; ENTRY: EE_ADDR = address in EEPROM to store the data         322       ; DATAH, and DATAL = the data to store to EEPROM         323       ; EXIT: Registered altered = AC, INS_H, INS_L, and Pl.3         324       ; EXIT: Registered altered = AC, INS_H, INS_L, and Pl.3         326       327         327       EE_STR:         00D6 75 31 01       328         00D7 40       329         00D8 45 30       330         00D8 45 30       330         00D9 71 40       329         00D8 45 30       330         00D1 75 32       31         00D2 71 1 B7       [00B7]         1 1 A0       [00A0]         034       ACALL MIRROR         335       MOV         336       MOV INS_L, DATAL         00E9 30 94 12       [00FE]         338       ALL16:         00EC 11 A4       [00A4]         338       ALL16:         00EE C2 B1       341         00E0 C2 P3       341         00E0 C2 P3       341         00E0 C2 P3       341			319	; NOTE:	The EE	ROM must be wr	ite enable	ed.	
321       ; ENTRY: EE ADDR = address in EEPROM to store the data         322       ; DATAH, and DATAL = the data to store to EEPROM         324       ; EXIT: Registered altered = AC, INS_H, INS_L, and Pl.3         325       326         326       327         327       EE_STR:         00D6 75 31 01       328         00D9 74 40       329         00D8 45 30       330         00D6 75 32       331         00D7 11 B7       [00B7]         032       ACALL MIRROR         333       ; to shift out.         00E1 11 A0       [00A0]         034       ACALL OUT16         335       MOV INS_L,DATAH         00E9 30 94 12       [00FE]         336       ALL16:         00EC 11 A4       [00A4]         338       ALL16:         338       ALL16:         339       OUTRET:         00EE C2 B1       341         00E0 C2 P3       342         00E0 C2 P3       342			320						
322;DATAH, and DATAL = the data to store to EEPROM323324; EXIT:Registered altered = AC, INS_H, INS_L, and Pl.3325326327326327EE_STR:00D6 75 31 01328MOV INS_H, #WRITE_H ; Store the write instruction00D9 74 40329MOV A, #WRITE_L ; plus address to the INS00DB 45 30330ORL A, EE ADDR ; register.00DD 75 32331MOV INS_L, A00DF 11 B7[00B7]33200E1 11 A0[00A0]33400E6 85 33 31335MOV INS_L, DATAH00E6 85 34 32336MOV INS_L, DATAL00E7137JNB EEORG, ONLY800E711 A4[00A4]339ACALL OUT16_2; Shift out the DATA.00EE C2 B1341CLR SCLK00EF C2 P334200EF C2 P334100EF C2 P334200EF C2 P3342			321	; ENTRY:	EE_ADI	DR = address in	n EEPROM to	o store the data	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			322	;	DATAH	, and DATAL = $t$	he data to	o store to EEPROM	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			323						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			324	; EXIT:	Regist	ered altered =	= AC, INS H	H, INS L, and P1.3	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			325				_	-	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			326						
00D6 75 31 01       328       MOV       INS H, #WRITE H       ; Store the write instruction         00D9 74 40       329       MOV       A, #WRITE L       ; plus address to the INS         00DB 45 30       330       ORL       A, E ADDR       ; register.         00DD 75 32       331       MOV       INS L, A         00DF 11 B7       [00B7]       332       ACALL       MIRROR       ; Swap the bits within the bytes         333			327	EE STR:					
00D9 74 40       329       MOV A, #WRITE L       ; plus address to the INS         00DB 45 30       330       ORL A, EE ADDR       ; register.         00DD F5 32       331       MOV INS L, A       ; register.         00DF 11 B7       [00B7]       332       ACALL MIROR       ; Swap the bits within the bytes         00E1 11 A0       [00A0]       334       ACALL OUTI6       ; Shift out.         00E3 85 33 31       335       MOV INS_L,DATAL       ; Shift out the instruction.         00E9 30 94 12       [00FE]       337       JNB EEORG,ONLY8         00EC 11 A4       [00A4]       339       ACALL OUT16_2       ; Shift out the DATA.         00EE C2 B1       341       CLR SCLK       ; Falling edge of last clock         00E0 C2 93       342       CLR SCLK       ; Falling edge of last clock	00D6 75 31 01		328	_	MOV	INS H, #WRITE H	I ;Stor	re the write instruction	
00DB 45 30       330       ORL A, EE ADDR       ; register.         00DD F5 32       331       MOV INS I, A       ; Swap the bits within the bytes         00DF 11 B7       [00B7]       332       ACALL MIROR       ; Swap the bits within the bytes         00E1 11 A0       [00A0]       334       ACALL OUT16       ; Shift out the instruction.         00E3 85 33 31       335       MOV INS_H, DATAH       ; Shift out the instruction.         00E6 85 34 32       336       MOV INS_L, DATAL       ;         00E9 30 94 12       [00FE]       337       JNB EEORG, ONLY8         338       ALL16:	00D9 74 40		329		MOV	A,#WRITE L	; plu	is address to the INS	
00DD F5 32       331       MOV INS L, A         00DF 11 B7       [00B7]       332       ACALL MIROR       ;Swap the bits within the bytes         00E1 11 A0       [00A0]       334       ACALL OUT16       ; to shift out.         00E1 11 A0       [00A0]       334       ACALL OUT16       ; Shift out the instruction.         00E3 85 33 31       335       MOV INS H, DATAH       ; Shift out the instruction.         00E6 85 34 32       336       MOV INS L, DATAL       ; Shift out the DATA.         00E0 30 94 12       [00FE]       337       JNB EEORG, ONLY8         00EC 11 A4       [00A4]       339       ACALL OUT16_2       ; Shift out the DATA.         00EE C2 B1       341       CLR SCLK       ; Falling edge of last clock         00E0 C2 93       342       CLR SCLK       ; Falling edge of last clock	00DB 45 30		330		ORL	A, EE ADDR	; rec	gister.	
00DF 11 B7       [00B7]       332       ACALL MIROR       ;Swap the bits within the bytes         00E1 11 A0       [00A0]       334       ACALL OUT16       ; to shift out.         00E1 11 A0       [00A0]       334       ACALL OUT16       ; Shift out the instruction.         00E3 85 33 31       335       MOV INS_H,DATAH       ; Shift out the instruction.         00E6 85 34 32       336       MOV INS_L,DATAL       ; Shift out the instruction.         00E9 30 94 12       [00FE]       337       JNB EEORG,ONLY8         00EC 11 A4       [00A4]       339       ACALL OUT16_2       ; Shift out the DATA.         00EE C2 B1       341       CLR SCLK       ; Falling edge of last clock         00E0 C2 93       342       CLR SCLK       ; Falling edge of last clock	00DD F5 32		331		MOV	INS L.A			
333       333       ; to shift out.         00E1 11 A0       [00A0]       334       ACALL OUT16       ; Shift out the instruction.         00E3 85 33 31       335       MOV INS_H,DATAH       ; Shift out the instruction.         00E6 85 34 32       336       MOV INS_L,DATAL       ; Shift out the instruction.         00E9 30 94 12       [00FE]       337       JNB EEORG,ONLY8         00EC 11 A4       [00A4]       339       ACALL OUT16_2       ; Shift out the DATA.         00EE C2 B1       341       CLR SCLK       ; Falling edge of last clock         00E0 C2 93       342       CLR FEFL       PERFL	00DF 11 B7	[00B7]	332		ACALL	MIRROR	;Swar	o the bits within the bytes	
00E1 11 A0       [00A0]       334       ACALL OUT16       ;Shift out the instruction.         00E3 85 33 31       335       MOV       INS_H,DATAH       ;Shift out the instruction.         00E6 85 34 32       336       MOV       INS_L,DATAL       ;         00E9 30 94 12       [00FE]       337       JNB       EEORG,ONLY8         338       ALL16:			333				; to	shift out.	
00E3 85 33 31       335       MOV       INS_H,DATAH         00E6 85 34 32       336       MOV       INS_L,DATAL         00E9 30 94 12       [00FE]       337       JNB       EEORG,ONLY8         00EC 11 A4       [00A4]       339       ACALL OUT16_2       ;Shift out the DATA.         00EE C2 B1       341       CLR       SCLK       ;Falling edge of last clock         00E0 C2 93       342       CLR       SCLK       ;Falling edge of last clock	00E1 11 A0	[00A0]	334		ACALL	OUT16	:Shit	ft out the instruction.	
00E6       85       34       32       336       MOV       INS_L,DATAL         00E9       30       94       12       [00FE]       337       JNB       EEORG,ONLY8         00EC       11       A4       [00A4]       339       ACALL OUT16_2       ;Shift out the DATA.         00EE       C2       B1       341       CLR       SCLK       ;Falling edge of last clock         00E0       293       342       CLR       FEFU       DEDDOT the TENEDY	00E3 85 33 31		335		MOV	TNS H.DATAH	,		
00E9 30 94 12       [00FE] 337       JNB       EEORG, ONLY8         338       ALL16:       339       ACALL OUT16_2       ; Shift out the DATA.         00EC 11 A4       [00A4] 339       ACALL OUT16_2       ; Shift out the DATA.         340       OUTRET:	00E6 85 34 32		336		MOV	INS L. DATAL			
338     ALL16:       00EC 11 A4     [00A4]       339     ACALL OUT16_2       340     OUTRET:       00EE C2 B1     341       CLR     SCLK       342     CLR       SEE C2 B1     342	00E9 30 94 12	[00FE]	337		JNB	EEORG, ONLYS			
00EC 11 A4     [00A4]     339     ACALL OUT16_2     ; Shift out the DATA.       00EE C2 B1     341     CLR     SCLK     ; Falling edge of last clock       00E0 C2 93     342     CLR     FEFE     PEFE		[]	338	ALL16:	5.1.6				
340     OUTRET:     00EE C2 B1     341     CLR     SCLK     ;Falling edge of last clock       00E0 C2 93     342     CLR     FEFEL     PERCHARCE	00EC 11 A4	[00A4]	339		ACALL	OUT16 2	Shi f	ft out the DATA	
00EE C2 B1     341     CLR SCLK     ;Falling edge of last clock       00E0 C2 93     342     CLR SELK     ;Palling edge of last clock	TT 111	[00n4]	340	OUTRET -	TOUPD	~~ <u>~</u> ~	, 51111	Le out the Dain.	
OFFICE 342 CID FEEL Depote the FEEL	00EE C2 B1		341	ourser.	CLR	SCLK	•Fall	ling edge of last clock	
OUTO CZ JU JAZ LEK EKSKE IDESETECE THE KEPROM	00F0 C2 93		342		CLR	EESEL	:Dese	elect the EEPROM	

< ASM51 > CROSS A CAT EEPROM - 8051	ASSEMBLER L I/O ROU	VER.2. TINES	5m ASSEN	IBLE L	IST DATE:	PA	AGE :	9
LOC. OBJECT	L	INE	STATEMENT			C465_1	6.ASM	
00F2 D2 93		343		SETB	EESEL	: (	Check	if EEPROM is ready for
		344	WAITRDY:			;	the n	ext operation.
00F4 30 B0 FD	[OOF4]	345		JNB	EESTAT, WAITRDY			
00F7 D2 B1		346		SETB	SCLK	;1	Put DO	pin of EEPROM in
00F9 C2 B1		347		CLR	SCLK	;	high	Z state.
00FB C2 93		348		CLR	EESEL			
UUFD ZZ		349	ONT VO.	RET				
00FE 11 AC	[00AC]	350	ONLIG.	ACALL.	OUT8			
0100 80 EC	[00EE]	352		JMP	OUTRET			
		353						
		354	;END SUB					
		355	;******	*****	*****	*****	* * * * * *	******
		356	;	Subro	utine			EE_RD"
		357	;******	*****	******	* * * * * * * *	*****	***********************
		358	. Dautain			1		TERRON address specified
		359	; ROULING	S WIII	read the data i	localed	and P	DATL If in the 8 bit
		361	; data i	node.	data is read int	to the	RDAT	T. register.
		362	, aucu		auca ib icaa inc		K_DIII	h regibeer.
		363	; ENTRY:	EE ADI	DR = address in	EEPRON	M to r	ead the data
		364	-	-				
		365	; EXIT:	R_DAT	H, and RDATL = $d$	data re	ead fr	om the EEPROM
		366	;	Regis	tered altered =	AC, IN	NS_H,	INS_L, R_DATH, R_DATL
		367	;			P3.1 a	and Pl	.3
		368						
		309	EE DD.					
0102 75 31 01		370	LL_RD:	MOV	TNS H. #DEAD H	• •	Store	the read instruction
0105 74 80		372		MOV	A. #READ L	:	plus	the address to the
0107 45 30		373		ORL	A, EE ADDR	÷	INS r	egister.
0109 F5 32		374		MOV	INS I,A	•		
010B 11 B7	[00B7]	375		ACALL	MIRROR	; 5	Swap t	he bits within the bytes
		376				;	to sh	ift out.
010D 11 A0	[00A0]	377		ACALL	OUT16	; 5	Send t	he instruction.
010F C2 B1		378		CLR	SCLK	; 5	Send a	n extra clock to clear
0113 30 94 07	[011D]	3/9		SETB TND	SCLK	;	the a	ummy zero from the EEPROM.
0113 30 94 07	[OIID]	381	T AT.T.16.	UNB	LEORG, I_ONLIS			
0116 31 21	[0121]	382	T_UDDIO.	ACALL	TN16	: F	Read t	he data from EEPROM.
	,	383	LSTCLK:			,,		
0118 C2 B1		384		CLR	SCLK	; F	allin	g edge of last clock
011A C2 93		385		CLR	EESEL	; [	Desele	ct the EEPROM
011C 22		386		RET				
		387	I_ONLY8:					
011D 31 2B	[012B]	388		ACALL	IN8			
OTTL BO L/	[OTT8]	389	. FND STIP	JMP	LSTCLK			
		390						

< AS	M51	> (	ROSS	ASSEMBL	ER VER.2	.5m ASS	EMBLE I	IST DATE:	PAGE: 10
LOC	. 01	SJEC	- 80 T	JJI 170 K	LINE	STATEMENT			C46S_16.ASM
					391	;*****	*****	*****	*************
					392	;	Subro	outine	"IN16", "IN8"
					393	;*****	*****	* * * * * * * * * * * * * * * * *	**************
					394				
					395				
					396	; Routi	ne will	l shift into th	e R_DATH, and R_DATL buffer
					397	; the d	lata fro	om EEPROM. If 8	bit data mode is selected, the
					398	; data	is shi:	fted into R_DAT	L.
					399				
					400	ENTRY	Noth	ting required	
					401				
					402	;EXIT:	R_DA'	TH, and RDATL =	EEPROM read data.
					403	;	Regi	sters altered =	R_DATH, and R_DATL
					404				
					405	IN16:			
0121	C2	98			406		CLR	RI	;Reset the receive done flag.
0123	D2	9C			407		SETB	REN	;Enable serial input.
					408	R_W1ST8	3:		
0125	30	98	FD	[0125]	409	-	JNB	RI,R W1ST8	;Wait for the first 8 bits.
0128	85	99	35		410		MOV	R_DATH, SBUF	;Store first byte to memory.
					411			_	
					412	IN8:			
012B	C2	98			413		CLR	RI	;Reset the receive done flag.
012D	D2	9C			414		SETB	REN	-
					415	R WLST8	3:		
012F	30	98	FD	[012F]	416		JNB	RI,R WLST8	;Wait for last 8 bits.
0132	85	99	36		417		MOV	R DATL, SBUF	;Store last byte to memory.
0135	C2	9C			418		CLR	REN	;Disable serial input.
0137	C2	98			419		CLR	RI	· · · ·
0139	22				420		RET		
					421				
					422	;END SU	JB		$\epsilon$
					423	******	*****	* * * * * * * * * * * * * * * *	******
					424				
					425	END			

ASSEMBLY END , ERRORS:0 LAST CODE ADDRESS:0139



# PACKAGE INFORMATION

#### **GENERAL ORDERING INFORMATION**



Device used in the example above is a CAT28C64API-20 (Plastic DIP, Industrial temp., 200 ns access time)

#### 8 PIN PLASTIC DIP



#### **18 PIN PLASTIC DIP**



#### 8 PIN S.O. DIP



#### 22 PIN PLASTIC DIP



#### 24 PIN PLASTIC DIP



#### **28 PIN PLASTIC DIP**



#### **28 PIN CERDIP**



#### 32 PIN PLCC



#### **40 PIN PLASTIC DIP**



#### 40 PIN CERDIP



#### 44 PIN PLCC



# DIE PRODUCTS

A number of CATALYST SEMICONDUCTOR's products are available for purchase in die form.

Please contact the factory or your local CATALYST SEMICONDUCTOR, INC. representative for additional information.

# CROSS REFERENCE

8-2

#### **NVRAMS**

CATALYST PART NUMBER AND DESCRIPTION	PART NUMBER	ALTERNATE SOURCE	TECHNOLOGY	PINS	
<b>CAT22C10</b> 256-Bit (64x4) Non-Volatile CMOS Static RAM	CAT22C10		CMOS	18	
	NCR52210	NCR	SNOS	18	
	X2210	XICOR	NMOS	18	
<b>CAT22C12</b> 1024-Bit (256X4) Non-Volatile CMOS Static RAM	CAT22C12		CMOS	18	
	NCR52212	NCR	SNOS	18	
	X2212	XICOR	NMOS	18	
<b>CAT24C44</b> 256-Bit (16x16) Non-Volatile Serial CMOS Static RAM	CAT24C44		CMOS	8	
	X2444	XICOR	NMOS	8	

#### **EEPROMS**

CATALYST PART NUMBER AND DESCRIPTION	PART NUMBER	ALTERNATE SOURCE	TECHNOLOGY	PINS
CAT28C16A 2Kx8 CMOS EEPROM	CAT28C16A		CMOS	24
	2816A	INTEL / SEEQ	NMOS	24
	X2816A	XICOR	NMOS	24
	28C16	ATMEL	CMOS	24
	XL2816A	EXEL	NMOS	24
	TS28C16A	THOMSON	CMOS	24
	KM2816A	SAMSUNG	NMOS	24
	NMC2816	NATIONAL	NMOS	24
	M2816	SGS	NMOS	24
	MSM2816A	OKI	NMOS	24
	R2816A	ROCKWELL	NMOS	24
CAT28C17A 2Kx8 CMOS FEPROM	CAT28C17A		CMOS	28
	28174	INTEL / SEEQ	NMOS	28
	28C17	ATMEI	CMOS	28
	AM2817A	AMD	NMOS	28
	TS28C17A	THOMSON	CMOS	28
	KM2817A	SAMSUNG	NMOS	28
CAT28C64A 8Kx8 CMOS FFPROM	CAT28C64A		CMOS	28
	2864	INTEL	HMOS	28
	X2864A	XICOR	NMOS	28
	28C64A	ATMEL	CMOS	28
	2864A	SEEQ	NMOS	28
	AM2864A	AMD	NMOS	28
	XL2864A	EXEL	NMOS	28
	MSM2864A	OKI	NMOS	28
	HN58064	HITACHI	NMOS	28

#### **EEPROMS**

CATALYST PART NUMBER AND DESCRIPTION	PART NUMBER	ALTERNATE SOURCE	TECHNOLOGY	PINS
<b>CAT93C46 (1)</b> 1K-Bit Serial EEPROM	CAT93C46		CMOS	8
	NMC9346/COP495	NATIONAL	NMOS	8
	93C46	ICT	CMOS	8
	HY93C46	HYUNDAI	CMOS	8
	MSM16811	OKI (1)	CMOS	8
	TS93C46	THOMSON (1)	CMOS	8
	SC22011 NCR50308	NCR	SNOS	8
	NON33506	Non	51100	0
<b>CAT59C11A</b> 1K-Bit Serial EEPROM	CAT59C11A		CMOS	8
	ER5911	GI	SNOS	8
	MSM16911	OKI (1)	CMOS	8
	TS59C11	THOMSON (1)	CMOS	8
CAT35C102 (2) 2K-Bit Serial EEPROM	CAT35C102		CMOS	8
CA 135C202 (2) 2K Bit Serial EEDBOM	CA 135C202		CMOS	8
	ER5912	GI (2)	SNOS	8

(1) User selectable organization: 64x16 or 128x8(2) User selectable organization: 128x16 or 256x8

CATALYST PART NUMBER AND DESCRIPTION	PART NUMBER	ALTERNATE SOURCE	TECHNOLOGY	PINS
<b>CAT2764A</b> 8Kx8 EPROM Vpp = 12 5V	CAT2764A		NMOS	28
	P2764A	INTEL	NMOS	28
	AM2764A	AMD	NMOS	28
	TMS27P64	TI	NMOS	28
	MSM2764	OKI	NMOS	28
	μΡΟ2764	NEC	NMOS	28
	TMM2764	ТОЗПІВА	NMO5	28
<b>CAT27128A</b> 16Kx8 EPROM Vpp = 12.5V	CAT27128A		NMOS	28
	P27128A	INTEL	NMOS	28
	AM27128A	AMD	NMOS	28
	MSM27128	OKI	NMOS	28
	μPD27128	NEC	NMOS	28
CAT27256 32Kx8 EPROM VPP = 12.5V	CAT27256		NMOS	28
	P27257	INTEL	NMOS	28
	AM27256	AMD	NMOS	28
	MSM27256	OKI	NMOS	28
<b>CAT27512</b> 64Kx8 EPROM V _{PP} = 12.5V	CAT27512		NMOS	28
	AM27512	AMD	NMOS	28
	MSM27512	OKI	NMOS	28

#### SRAMS

CATALYST PART NUMBER AND DESCRIPTION	PART NUMBER	ALTERNATE SOURCE	TECHNOLOGY	PINS
CAT71C88 16Kx4 CMOS FAST Static RAM	CAT71C88		CMOS	22
	MSM5188US	OKI	CMOS	22
	AM99C164	AMD	CMOS	22
	CY7C164	CYPRESS	CMOS	22
	IMS1620	INMOS	CMOS	22
	SR64K4	LATTICE	CMOS	22
	MCM6288	MOTOROLA	CMOS	22
	μPD4362	NEC	CMOS	22
	IDT7188	IDT	CMOS	22
	VT64KS4	VTI	CMOS	22
CAT71C256 32Kx8 CMOS Static RAM	CAT71C256		CMOS	28
	MSM51257RS/RJ	OKI	CMOS	28
	HM62256	HITACHI	CMOS	28
	MB84256	FUJITSU	CMOS	28
	TC53257	TOSHIBA	CMOS	.28
	M5M5256	MITSUBISHI	MixMOS	28
CAT71C256L 32Kx8 CMOS Static RAM	CAT71C256L		CMOS	28
	MSM51257LRS/JS	OKI	CMOS	28
	HM62256	HITACHI	CMOS	28
	MB84256	FUJITSU	CMOS	28
	TC53257	TOSHIBA	CMOS	28
	M5M5256	MITSUBISHI	MixMOS	28

 $\mathbf{\hat{o}}$ 

# **ARTICLE REPRINTS**
HOW LINEAR IC DESIGNERS ARE BUILDING DENSER CHIPS/67 EXECUTIVE OUTLOOK: NO SLOWDOWN IN TECHNOLOGY/86



# SMART CARD WILL IT CREATE A BILLION DOLLAR IC BUSINESS? PAGE 55 CATALYST IS BETTING ON IT WITH

ITS MICROCONTROLLER CHIP PAGE 59

# DOES CATALYST HAVE THE KEY TO SMART CARDS?

tiny but powerful microcontroller from Catalyst Semiconductor Inc. may be the key that will unlock a worldwide billion-dollar business in smart-card chips. Measuring 4.5 by 5 mils by only 200 µm thick, the CAT61C580 chip is small enough to meet size requirements set by the International Organization for Standardization for smart-card applications, yet it packs 2-K bytes of electrically erasable, programmable read-only memory. That's at least four times the EEPROM of any other ISO-compliant smart-card chip now available using the same 2-µm CMOS design rules.

The Santa Clara, Calif., company achieved this density by stripping away the peripheral logic around the EEPROM and writing these functions into microcode. That left plenty of room for the 2-K bytes of EEPROM, and the chip is still about 30% smaller than competing devices that have only a fourth or less memory. What's more, Catalyst is working on an 8-K-byte chip, which will

be made by shrinking the current 220- $\mu$ m² EEPROM cell size to 80  $\mu$ m² with a combination of proprietary design refinements and 1.5- $\mu$ m geometries. The CAT61C580 is just being released; the 8-K-byte chip should be available next year.

Working in conjunction with joint developer Oki Electric Co., Tokyo, Catalyst designers modified an Oki microcontroller by adding a programmable logic array and 2-K bytes of EEPROM. (Fig. 1). They also managed to squeeze in 3-K bytes of ROM, 128 bytes of random-access memory, and enough electrostatic-discharge-protection circuitry to protect the chip from up to 15,000 kV, enough to protect against the static electricity generated by removing a credit card from a pocket or a billfold.

In addition, the CAT61C580 op-

**1. LITTLE GIANT.** Catalyst's 8-bit microcontroller is tiny enough for use in smart cards, yet it has an elephant's memory. Catalyst Semiconductor thinks that its new chip, which meets ISO smart-card standards and has 2-K bytes of EEPROM, could finally open up the market



erates at the ISO-recommended frequency of 4.9 MHz with a high-speed instruction-cycle time of 813.8 ns, allowing it to run at the ISO's recommended 9,600 baud through a single serial input/ output pin. Power dissipation of the 8-bit chip is only 20 mW.

The architecture of the chip allows asynchronous, two-way communications through a single serial I/O pin. This eliminates the need for a universal asynchronous receiver/transmitter and an interrupt, reducing the number of pins to only five—one third to one half of what's required in other approaches.

# A TANTALIZING IDEA

The idea of EEPROM-based microcontrollers has long captured designers' imaginations because of the wide range of applications-not only for smart cards, but also for robotics, artificial intelligence, industrial controls, consumer products, and more. But so far, applications have been limited to a small number of niche markets for controllers, because of the small amount of EEPROM that could economically share the same chip as the microcontroller. Smart cards are one application that promises to allow EEPROM-based microcontrollers to break out of their niche: now that such a powerful chip that meets ISO smartcard standards exists, that breakout could be imminent. And with the increased memory that is promised, the chips will have a crack at the full range of potential microcontroller markets.

Catalyst president and founder B.K. Marya claims his is the only chip that meets, and in some cases exceeds, all of the ISO requirements for smart-card applications, including area, thickness, electrostatic discharge, power dissipation, and speed. Of these, the first three are the most critical, he says.

"The thickness must be no more than that of a standard credit card,  $200 \ \mu\text{m}$ . And the area must not only be 5 by 5 mils or less, but [the chip must] be as square as possible, to prevent the

possibility of breakage when the card is bent. In addition, the chip must be capable of withstanding the electrostatic discharge that builds up taking credit cards in and out of pockets and wallets." This buildup has been measured in excess of 10 kV, he says.

The 2-K-byte chip is aimed at a projected nearterm market for smart cards that some estimate to be worth hundreds of millions of dollars (see p. 55). In a typical smart-card transaction, a card holder puts the card in a point-of-sale terminal. The terminal supplies the card with electric power and communicates to the card's microcontroller through pin contacts on the card's surface. The user is asked to enter a password. When the sale is rung up, the amount of the transaction is stored in the card's EEPROM, credited to the retailer's account, and debited from the card holder's credit balance, which is also stored in the card's memory. The card holder can replenish the credit balance at an automaticbanking machine.

What has held back the development of the EEPROM-based microcontroller market, Marya says, is the fact that, although stand-alone EE-PROM parts of 16-K, 64-K, and 256-K densities are becoming commonplace, EEPROM-based microcontroller densities have trailed the stand-alone densities by at least four generations.

One way to achieve more on-board EEPROM is to advance the processing state of the art: scaling down the lateral dimensions from geometries between 2 and 3  $\mu$ m to between 1.25 and 1.5  $\mu$ m, and the vertical dimensions on the EEPROM from 150 to 250 Å down to 80 to 90 Å, which comes close to the limits at which EEPROMs operate reliably. The problem with this, says Marya, is that it requires manufacturers to push the process technology for microcontrollers beyond what is currently available even for stand-alone EEPROMs. And although such an advance is technically feasible for the high-volume applications that could use such large EEPROM/microcon-

troller combinations, the high cost of manufacturing such devices rules out their use. Marya says there is also the problem of reliability, which is critical for smart cards, where data integrity and security are important. So to make room for more EEPROM, Catalyst replaced the peripheral-function circuitry with microcode.

To get 2-K bytes of EE-PROM into an ISO-standard smart-card chip, says Marya, "what is required is a fundamental rethinking of the architecture of EEPROM-based microcon-



2. ATTRACTIVE SWAP. By writing the latch, timer, and test logic functions into microcode, Catalyst designers were able to free up more than enough room on the chip for 2-K bytes of EEPROM.

trollers. Basically. most current implementations are 'brute-force' affairs combining the functions of an EEPROM and a microcontroller on the same chip, without any modification whatsoever."

By writing the functions of the EEPROM's peripheral logic into microcode, Catalyst has freed up real estate for more EEPROM. "Essentially, we have taken a standard EE-PROM device, stripped off

such peripheral circuitry as the latches, timers, and self-test logic, and incorporated these functions into the microcode of the on-board 8-bit microcontroller (Fig. 2), resulting in a 5-by-4.5mm die size," savs Marva. To achieve these breakthroughs, Catalyst designers came up with an architecture that differs from standard single-chip EEPROM/CPU implementations in five fundamental ways.

First, even though it uses the same 200- to 250-µm² cell structure as the CPU, the 2-K-byte EEPROM takes up only half the area of the microcontroller. Second, the microcontroller's microcode has been expanded to include the latch, timing, and test functions usually associated with the operation of the EEPROM. Although this increases the area occupied by the microcode by 5%, eliminating the peripherals from the EEPROM circuitry saves 20% of the EEPROM's space.

Third, the bus architecture has been simplified. In the traditional one- and two-chip approach (Fig. 3a), at least six separate data, address, and control lines link the EEPROM and the CPU. Moreover, Marya says, the user has to provide necessary waveforms on control pins WE, OE. and CE, along with the valid data and address. The completion of programming is signaled via the RDY/BUSY pin, which has to be monitored by the microcontroller. In the CAT61C580, the interface between the CPU and the EEPROM is reduced to a three-bus structure (Fig. 3b), because the EEPROM's hard-wired latches and timer are eliminated. In addition, testing of the EEPROM is done internally, eliminating the need for test pads.

Fourth, the addressing scheme has been modified, says Marya, in that the EEPROM is above the ROM address space but, unlike the ROM, it is addressed through RAM. The addressing scheme is made efficient by eliminating page boundaries and providing both direct and indirect addressing of the RAM.

Finally, two additional registers have been added to the basic architecture: a B register to enhance the arithmetic logic unit's computationintensive tasks, and a D register, which can be auto-incremented or -decremented to enhance the

3. SIMPLIFIED BUS. By eliminating latches, timers, and test logic, the complex bus structure of a standard EEPROM-based chip (a) is replaced with a simpler three-bus arrangement (b). speed of the RAM's read and write operations. The 128-by-8-bit RAM provides 32 levels of nest-

ing, and it can be used as a stack for pop and push operations.

# WHAT'S IN THE MICROCODE

Most of the read, write, and erase functions are performed using two simple move commands incorporated into the CPU's microcode,  $MOV_1$  and  $MOV_2$ . The first command transfers data from the internal RAM to the EEPROM, erasing previous data after receiving the appropriate 24-bit security code. The second command reads data out of the EEPROM locations and into the RAM. With these commands, EEPROM programming is made totally transparent to the user. "This transparency adds an additional level of security and reliability, since, unlike other implementations, the actual mechanism of writing into EE-PROM is never revealed to the user." says Marva.

In addition to these special instructions, there are the 95 other housekeeping commands usually incorporated into a microcontroller: 55 one-byte instructions, 35 two-byte instructions, and 5 three-byte instructions. However, the instructions have been modified to reflect the chip's use in smart-card applications. The large number and smaller width of instructions provide more programming power to the user, and that's important in smart cards, where programming space is limited to on-board ROM, says Marya.

Security is also essential for smart-card applications, because the user stores important financial and personal information in the card's EE-PROM. So Catalyst designers incorporated a set of special instructions into the microcode and a program into the on-board ROM that allows a three-level security scheme. "In a credit card application, this would make it possible not only for the primary user, say the financial institution, such as MasterCard or Visa, to have an access code, but the issuing bank and the individual card user as well-the first incorporated into the nonerasable ROM when the chip is sold to the issuing institution, and the other two inserted into the EEPROM when the card is issued to a customer," says Marva. "In any transaction, all



three codes must be matched before any information is revealed to the user or any data is changed on the card—the first two between the card and the machine automatically, and the third by the user on request."

The high voltage for erasing and programming the EEPROM cell is generated on the CAT61C580, so the chip needs only a single power supply of 5 V. Fabricated with a 2- $\mu$ m EEPROM process, which combines a 2- $\mu$ m CMOS logic process with a conventional high-voltage two-transistor, floating-gate tunnel-oxide EEPROM process, the chip's EEPROM is specified for 10,000 program-erase cycles and 10 years of data retention. The process uses dual oxides—a thin oxide to obtain high-speed EEPROM read capability and a thicker oxide to withstand the 21 v required for erasing and programming the cell.

In this scheme, Marya says, the user can change his code at regular intervals, as can the issuing institution via the automatic teller machine. Also, the card-reading machine can be programmed to disqualify the card after a certain number of unsuccessful attempts to enter the code. In addition, he says, further levels of security can be incorporated into the EEPROM, such as specifying several individuals who are authorized to use the card, and their credit limits.

Catalyst is evaluating a number of strategies to take advantage of planned second-generation improvements. First, implementing the 2-K-byte architecture in 1.5-um CMOS and using the 80- $\mu m^2$  cell that is now under development will reduce the die size of 2-K-byte devices by as much as 50%, while increasing the number of dice per wafer and lowering the cost of the finished devices. Alternatively, the same process improvements will allow an increase in EEPROM array capacity from 2-K bytes to 8-K bytes without substantially increasing the present die size. Finally, Marya says, the enhancements will allow fabrication of 16-bit microcontrollers with as much as 32-K bytes of EEPROM, opening a host of application areas that require real-time response, such as artificial intelligence, robotics, and high-performance industrial and military controllers.  $\Box$ 

TECHNOLOGY TO WATCH is a regular feature of Electronics that provides readers with exclusive, in-depth reports on important technical innovations from companies around the world. It covers significant technology, processes, and developments incorporated in major new products.

# MARYA: THE MICROCONTROLLER COULD BE THE NEXT GREAT 'GIZMO'

"For years the semiconductor industry has been looking for the electronic gizmo that would approach the dollar and unit volumes that digital watches, calculators, and video games generated," says Bharat Kumar Marya—"B.K." to his friends and associates. The president and founder of Catalyst Semiconductor Inc., Santa Clara, Calif., believes that smart cards are just the tip of the iceberg in a market for nonvolatile memory-based microcontrollers that he thinks may reach \$2 billion a year

by the mid-1990s. Marya, 38, thinks that many observers expect growth to come from the wrong places. "Almost everyone has turned their eyes toward personal computers and work stations, which have quickly moved from 8 to 16 to 32 bits," he says. But as explosive as that market was at its beginming, it has begun to level off in terms of growth and penetration. Moreover, he says, the largest share of the profits went to original-equipment manufacturers and system integrators, not to chip manufacturers.

"The only market that has a good chance of recreating the bonanza of dollars and unit volumes of the past is the market for smart integratedcircuit cards built around EEPROM- based, 8-bit microcontrollers," says Marya, who points out that there are some 200 million banking and credit cards in circulation. He projects that by 1990 about 25% of these cards will be integrated-circuit-based. Beyond this, he says, there are other potentially huge replacement markets, such as telephone credit cards, as well as new applications, such as health-history cards, warranty cards, security cards, military dog tags,

welfare cards, and passport cards.

Aithough many of these potential ICcard applications are already being testmarketed in Europe and Japan, Marya says, the major market will ultimately be the U.S. "Ironically.



virtually no U.S. semiconductor company, with the exception of some tentative efforts on the part of Motorola, is taking steps to participate in this market," he says. "U.S. companies must act fast, or we'll lose another major market."

To enter Catalyst in this market sweepstakes, Barya set up a joint development agreement with Oki Electric Co., Tokyo, 18 months ago. "We provided the basic architecture modifications, the circuit design, and the EEPROM expertise," he says. "They provided the process and fabrication capability."

Maintaining communications and schedules for the joint project required many transoceanic flights by Marya design manager Nagesh Challa, Catalyst senior design manager Samir Patel, and Tomoaki Yoshida, an Oki section manager in Japan.

Catalyst is Marya's second startup. His first, Exel Semiconductor, an EE-PROM and EPROM manufacturer, was acquired this year by Exar Inc. Marya earned a BSEE from Punjab University, India, and an MSEE from the University of New Mexico. He has since directed the design, construction, and operation of fabrication lines at several companies, including Hewlett-Packard, National Semiconductor, Synertek, and Seeq Technology.

Reprinted from ELECTRONICS, December 18, 1986, copyright 1986 by McGraw-Hill, Inc. with all rights reserved. Additional reprints may be ordered by calling Electronics Reprint Department (609) 426-5494.

.



# INSIDE TECHNOLOGY

# THE CHANGING FACE OF NONVOLATILE MEMORIES

onvolatile memories are taking on a whole new look. As both erasable programmable read-only memories and electrically erasable PROMs get faster density ROMs and high-speed PROMs in new applications. In current applications, nonvolatile memory will now take up significantly less board space. Higher densities also will make it easier to incorporate larger amounts of nonvolatile memory on other types of chips, opening the door to logic chips that integrate large arrays of EPROM and EEPROM.

A new generation of higher-density commodity parts is under development, while lower-density parts are being pushed to significantly faster access times. Moreover, the need for designers to choose between speed and density may disappear, as companies such as WaferScale Integration Inc. in Fremont, Calif., (see p. 65) develop parts that combine both features.

Beyond making improvements to conventional parts, a drive is under way among chip makers to develop memories tailored to specific market segments-markets where speed is paramount, or power requirements are important, for instance. An example of the latter is a 64-Kbit EEPROM that needs only 3 V, reducing backup battery requirements in lightweight portable equipment. The part was jointly developed by Catalyst Semiconductor Inc. of Santa Clara, Calif., and Oki Semiconductor Corp. of Tokyo (see p. 67). In addition, companies are looking to incorporate nonvolatile-memory technology into other non-memory chips, applying their expertise to a variety of logic circuits-including microcontrollers, digital signal processors, programmable logic, and even application-specific integrated circuits based on standard cells.

One reason for all the activity in nonvolatilememory product development is today's healthy market. The current crop of EPROM and EEPROM products are chalking up very strong sales—so strong that cautious manufacturers are reluctant to believe the optimistic projections of future business, says Victor deDios, senior industry analyst at Dataquest Inc. of San Jose, Calif. Overall, he says, worldwide EPROM sales for 1987 can be expected to hit \$1 billion, up 8% from \$910 million in 1986 and up 14% from the recesFaster, denser EPROMs and EEPROMs are finding new uses, displacing big ROMs and fast PROMs, for example; big chunks of them can also be added to ASICs

by Bernard C. Cole





1. FAST EPROM. A 64-K-by-16-bit EPROM developed jointly by Catalyst Semiconductor and Oki Semiconductor boasts a 150-ns access time.

sionary dip to \$876 million in 1985. Next year, says deDios, with projected sales up 20% to \$1.2 billion, they will again equal the sales for 1984, the industry's high point to date. Prospects are even brighter in EEPROMS. DeDios estimates that sales for 1987 will reach \$231 million, up 61% from the \$139 million in 1986. In 1988, he expects sales to grow by about 50% to \$345 million.

And while the markets are taking off, somewhat surprisingly, Japanese makers of EPROM and EEPROM aren't keeping pace with the exploding market growth. They will slip from a market share of 15% to 20% in 1986 to less than 5% this year. To be sure, most U.S. manufacturers regard the Japanese slippage as temporary. Therefore, they're in a hurry to develop products that will put them in a strong position for both commodity parts and in high-return specialty niches when competition heats up again as the Japanese charge back into the marketplace.

For now, strong sales and the drop in Japanese competition is causing a period of price stability. And most EPROM manufacturers are using the resulting higher profits to fund more development work on CMOS processes that will take them to higher densities, higher speeds, and lower power, says deDios. The market is moving away from 64-Kbit EPROMs and toward 256-Kbit and 512-Kbit devices, says Dave Bostwick, director of strategic development for the memory group at Advanced Micro Devices Inc., Sunnyvale, Calif. Also entering the market in volume production are 1-Mbit EPROMs from AMD, Fujitsu, Hitachi, Intel, and Toshiba. One of the most recent arrivals on the 1-Mbit EPROM scene is the CAT27C210, a 64-K-by-16-bit CMOS device jointly

developed by Catalyst and Oki (see fig. 1). Pin-for-pin compatible with Intel's 27210, it features 150ns access times, an active power figure of only 150 mA, and a standby power of 500  $\mu$ A.

One indicator of things to come is a 4-Mbit EPROM under development at Toshiba. Built using a 0.8- $\mu$ m CMOS process, it incorporates a basic cell measuring only 9  $\mu$ m², matching that of many single-transistor dynamic random-access memory cells. The 8-bit-wide device features a high cell current of about 10  $\mu$ A, resulting in a low typical access time of 120 ns.

Access times are also being reduced in current lower-density EPROMS—from an average of 200 to 350 ns down to 150 to 200 ns, says Alan Ankerbrand, director of MOS memory marketing at National Semiconductor. And within a year, he says, speeds will edge downward even more, to about 100 to 150 ns. Dataquest's deDios

agrees: "By this time next year anything under 512 Kbits in density with access times of more than 150 ns will be out of the mainstream."

In traditional full-function EEPROMs based on the Fowler-Nordheim effect, says deDios, the majority of the marketplace is moving from 64 Kbits to 256 Kbits. Most authorities agree current technology stops there, however: "Unless a radically new cell structure and architecture comes along, it will be difficult for EEPROMs to move beyond 256 Kbits," says Ian Wilson, director of product marketing at SGS Semiconductor Corp. U.S., in Phoenix, Ariz.

An alternative technology that many firms are looking at to break beyond 256 Kbits is "flash" architecture, so named because the contents of all the memory's array cells are erased simultaneously by a single field emission of electrons from the floating gate of an erase gate. Such an EEPROM combines the advantages of the ultraviolet-light-erasable PROM and floating-gate EE-PROMs. It unites the high density, small size, low cost, and hot-electron-write capability of an EPROM with the easy erasability, on-board reprogrammability, high endurance, and cold-electrontunnelling erasure of floating-gate EEPROMs.

So far, the only player in the flash EEPROM market is Seeq Technology Inc., San Jose, Calif., which introduced its first device, the 128-bit 48128, in August 1986. It is now following up this initial n-MOS part with two higher-density 1.5- $\mu$ m CMOS parts, the 512-Kbit 48C512 and the 1-Mbit 48C1024, both with 8-bit-wide organizations. With a memory-cell size of only 20  $\mu$ m² about one quarter the size of current EEPROM cells—these parts achieve EPROM die sizes, says Mike Villott, vice president of marketing at Seeq, and they provide EEPROM features previously not available. Such features include on-chip address and data input latches to permit microprocessor-compatible write and erase cycles, as well as chip-erase and page-erase modes.

And whereas the 48128 required a 21-V power supply on multiple pins, the new flash EEPROMS require only a single 12-V external supply for programming and erasure. Moreover, he says, this programming voltage can be applied during read operations, which eliminates the need to switch it off when not erasing or programming. Byte write time is only 1 ms, and chip and byte erase times are no more than 5 s. Endurance the number of times the device can be erased and written to—is 100 cycles minimum and can be screened to 1,000 cycles.

Hoping to follow Seeq into the market with a high-density flash EEPROM is Exel Microelectronics of San Jose, Calif., which is in development on a 512-Kbit device it expects to introduce early next year. Also investigating the technology as a way to achieve higher EEPROM densities are AMD, Fujitsu, Hitachi, National Semiconductor, Texas Instruments, and Toshiba.

Another recent convert appears to be Intel Corp., Santa Clara, Calif., although until recently it was enthusiastically exploring another approach to high-density EEPROMs, the thick-oxide technique pioneered by Xicor Inc. of San Jose, Calif. Intel, however, has abandoned its efforts in this area, says Don Knowlton, general manager of Intel's programmable-memory operations in Folsom, Calif., and is investigating other techniques for higher density, including the flash-EEPROM approach.

That leaves Xicor going it alone with the thickoxide technique. The company is now in production with a 256-Kbit n-MOS device, the X28256 [*Electronics*, May 12, 1986, p. 30] and is also developing a CMOS version, the X28C256, which it expects to introduce later this year, and a 1-Mbit device tentatively scheduled for early next year.

For many manufacturers, however, the bright prospects in the mainstream EPROM and EEPROM market are essentially an opportunity to carve out new niches. The past has taught them a painful lesson: the memories may be nonvolatile, but their market is not. They want to find areas where price pressure and competition are less intense. Among the possibilities they're exploring are high-speed bipolar PROM replacements, parts tailored to specific applications such as smart cards, and other applications outside the traditional domain of EPROMs and EEPROMs.

Two companies that have successfully established themselves in the bipolar PROM replacement market are Cypress Semiconductor Inc. of San Jose, Calif., and WaferScale Integration, with 16-Kbit and 64-Kbit CMOS EPROMs in the 35to-50-ns range. Also looking to participate is Seeq, which has just introduced two byte-wide



**2. REPROGRAMMABLE DSP.** General Instrument has put 2.5 Kbytes of EEPROM on a digital signal processor chip.

35-ns EEFROMS, the 16-Kbit bit 36C16 and the 32-Kbit 36C32 [*Electronics*, April 30, 1987, p. 66]. Others thinking hard about entering the market include AMD, Intel, and SGS.

Another niche is being explored by Intel, which is looking at what Knowlton calls "appli-cation-oriented" EPROMs-nonvolatile memory devices with extra logic that optimizes the devices for specific applications. One of the company's first efforts in this direction was the 27916 KEPROM, or keyed-access EPROM, which combines the memory array with a pseudo-random number generator and encryption circuitry that can determine if the person accessing its contents is authorized. Taking the concept even further, the company this month introduced the first in a new series of such applications-oriented EPROMs, the 87C257 and 68C257-256-Kbit devices with on-chip latches that allow the memory's address and data pins to be tied directly to a microcontroller's multiplexed address and data



3. ERASIC. Exel's 78C800 is the first in a family of what it calls electrically reprogrammable ASICs, made with EEPROM technology.

pins. The two devices, intended for the 8051/8096 and 6800 series of microcontrollers, respectively, eliminate the need for the external logic, such as latches and inverters, that is typically required in microcontroller-based systems, says Tom Price, EPROM marketing manager.

Japanese firms seem to be carving out a niche for themselves in extremely high-density EE-PROMs and EPROMs of more than 1 Mbit, for use in smart cards and memory cards. Estimated to be a billion-dollar market by the early 1990s [Electronics, Dec. 18, 1986, p. 55], smart cards will require high levels of built-in microcontroller intelligence, as well as memory that is both dense and nonvolatile. The only direct U.S. competitor to the Japanese in the EEPROM- and EPROM-based smart- and memory-card market is General Instrument Microelectronics, Chandler, Ariz. Besides planning to produce EPROMs and EEPROMs ranging from 256 kbits to 1 Mbit over the next six months, the company has installed the equipment to make the smart cards themselves, as well as card readers, power supplies, and connectors. Also making efforts in this direction are Texas Instruments Inc. and Motorola Inc., but only at the chip level. The fourth contender in this arena is the team of Catalyst Semiconductor Inc. and Oki Semiconductor, which aims to produce controllers and EEPROMS.

Another strategy EPROM and EEPROM companies are following is diversification outside traditional stand-alone products. They are applying their improved nonvolatile technology to microcontrollers, DSPs, field-programmable logic, and even standard-cell ASICs.

Traditionally, small amounts of EPROM or EE-PROM—usually no more than 1,024 bits—have been incorporated into microcontrollers to give users some reprogrammability. "With new advances in nonvolatile memory technology, much higher levels can be incorporated," says B.K. Marya, president of Catalyst Semiconductor. In the new generation of devices from AMD, Catalyst, Intel, SGS, and Xicor, on-chip nonvolatile memory has risen to 32 Kbits or 64 Kbits.

On-chip nonvolatile memory is also being used on DSPs. One such device is the DSP320EE12 from General Instrument, a pin-for-pin compatible version of Tt's TMS320C10 DSP chip, but with 2.5 Kbytes of EEPROM added (see fig. 2). In the very near future, says Marya, it should be possible to incorporate up to 256 Kbits onto the microcontroller chip.

In programmable logic devices, two nonvolatile memory vendors—Intel and the Exel subsidiary of Exar Corp., San Jose, Calif.—have already entered the market. A third, Seeq, has just entered into a technology exchange agreement with Monolithic Memories Inc., which dominates the fieldprogrammable array-logic market with its bipolar devices.

Just entering the market this month with a PLD product based on its EEPROM technology is Exel, with the first in a family of what it calls ERASICS, or electrically reprogrammable ASICs. Designated the 78C800 (see fig. 3), it is the first commercially available CMOS PLD offering a single-plane folded-NOR architecture, says Naravan Purohit, Exel product marketing manager. This approach makes it possible to implement multilevel logic designs and does away with the limitations of the traditional AND/OR-based designs now used. Intel's first proprietary PLD is an EPROM-based programmable bus-interface controller designated the 5CBIC. A programmable three-port transceiver with embedded programmable logic macrocells and cross-point signal routing, it allows designers to implement any of a number of different bus interfaces with a single circuit. A third company, WaferScale Integration, is working with Altera Corp. of Santa Clara, Calif., a manufacturer of EPROM-based PLDs, on a new family of user-configurable microsequencers based on its proprietary highspeed split-gate technology [Electronics, March 19, 1987, p. 76].

On the standard-cell side, at least two nonvolatile-memory companies-WaferScale and Exelare in the market with cell libraries that incorporate EPROM and EEPROM cells, respectively. Similar efforts are under way at Intel and National Semiconductor, among other companies. In the Exar effort, Exel's EEPROM technology has been incorporated in standard cells ranging from a single bit to arrays of 1 Kbits. The same family of products also includes a wide range of analog megacells, including analog-to-digital and digitalto-analog converters and a variety of switchedcapacitor filters. At WaferScale, engineers are upgrading an already existing EPROM-based cell library with cells that incorporate the company's newest and fastest EPROM technology. 

# TECHNOLOGY TO WATCH



Five volts is no longer the magic number when engineers talk portable and battery-backed applications. Catalyst Semiconductor Inc. of Santa Clara, Calif., has just put the finishing touches on a 64-Kbit EEPROM that reads and writes with a supply

voltage as low as 3 V. And this diminutive appetite comes at no substantial cost in speed. With an access time of 120 ns, the memory keeps pace with many existing 5-V devices. When operated at 5 V, its reads take a mere 60 ns. Also in its favor is the fact that it draws an active current of only 7.5 mA at 8 MHz, about a fifth that of its rivals.

Low voltage opens up a wide range of batterybacked applications, says B. K. Marya, Catalyst's founder and president—among them, hand-held computers, smart cards, pagers, beepers, and many telecommunications devices, which require long-term battery backup as well as small size.

The memory also will compete with nonvolatile static random-access memories that incorporate a 3-v lithium battery. "The advantage of batterypowered nonvolatile SRAMs is their ability to read and write data with access times of 120 ns or less," Marya points out. Moreover, "traditional high-density EEPROMs of 64 Kbits or more usually require at least a 5-V read and write voltage. And they are not only slow but also difficult to operate if reprogramming is necessary, requiring as they do at least four AA-type batteries or an expensive lithium power source." Because it can be operated and programmed with a 3-v supply, the device requires only two 1.5-V batteries in portable consumer settings and makes it possible to go with small lithium power

sources in smart cards. Eventually, Marya says, as the power-supply requirements of EEPROMs continue to decline, it may be possible to substitute solar cells for batteries in a wide variety of applications.

The EEPROM is the fruit of international cooperation. The cell and circuit design were contributed by Catalyst, which also created and modified the architecture. Oki Semiconductor of Tokyo furnished the process, jointly modified by the two partners, and served as the silicon foundry.

Critical to the success of the joint venture was a variety of proprietary circuit wizardry. Broadening the supply-voltage range ensured successful reads and writes despite voltage fluctuations. Bootstrapping capacitors and a clever differential sense amplifier make certain that reads are accomplished quickly in the face of low voltage and power-supply variations.

# CATALYST'S EEPROM NEEDS A MISERLY 3 VOLTS

In addition, a dual-clocked, high-voltage switching circuit guarantees that switches are thrown reliably, even when the voltage fluctuates. And dynamic, rather than static, page latching keeps the memory writing even while supply voltage varies.

Measuring 4.84 by 7.06 mm and housed in a 28-pin plastic dual in-line package, the Catalyst MSM28C64A (see fig. 1) is fabricated with a slight modification of Oki's  $1.5\mu$ m n-well double-polysilicon CMOS floating-gate process. The memory incorporates five types of transistors: p-channel and n-channel enhancement-mode MOS transistors for fabricating the 3-V circuits, and enhancement, depletion, and non-ion-implanted n-type transistors for fabricating the 3-V supply to 18 v on-chip; in addition to these transistors, there are the floating-gate devices themselves.

The key to achieving low-voltage operation in portable applications is the ability to maintain stable reads and writes over long periods, despite the substantial variations in supply voltage associated with batteries. Relaxing the supplyvoltage tolerances of the basic EEPROM cell makes that possible. With its dynamic pagemode latching scheme, the device is relatively insensitive to voltage changes and can operate even if the supply voltage varies 20% in either direction, Catalyst claims. By comparison, most competitive devices can operate only within variations of  $\pm 10$  v. When operated at, for example, 5 v, the Catalyst part's supply voltage can vary from 4 to 6 V, whereas conventional EEPROMs



1. LOW VOLTAGE. Catalyst's MSM28C64A EEPROM has five types of transistors that form the charge-pump circuit needed to convert the 3-V supply to 18 V on-chip.



there is sufficient voltage. on the order of 0.1 to 0.2v, to trigger the sense amplifier." In Catalyst's 3v design, however, the voltage change is only on the order of 0.02 v. With the use of a differential sense amplifier rather than a single-ended one, this minute voltage differential is magnified about 100 times to a level sufficient to trigger operation. To achieve low-voltage programming, Marya says,

Catalyst and Oki engineers

made a number of im-

2. BOOTSTRAP. A decoder circuit with bootstrapping capacitor beween the two cell transistors helps keep read operations fast despite lower voltages and wider supply tolerances.

have a much narrower operating margin, from 4.5 to 5.5 V.

An additional benefit of the lower operating voltage is that power dissipation is 25% to 50% less than that of comparable devices. At 8 MHz, active power is 49.5 milliwatts and standby is only 22.5 mW. At 1 MHz, active and standby power are 15 mW and 7.5 mW, respectively.

The low operating voltage was achieved with a variety of design improvements in both the read and write circuitry. Special bootstrap decoder circuits and a differential sense amplifier made it possible to keep reads fast despite the lower voltages and wider supply tolerances. In the first instance, the key was adding bootstrapping

Catalyst uses dynamic page-mode latching, opening the door to battery operation; the usual static latching needs a highly stable supply voltage that batteries can't supply

> capacitors between the two transistors in the cell and between the decoder and the output to the word line (see fig. 2). "In present designs, when the supply voltage is too low, there is insufficient voltage across the enhancement-mode read transistor to allow it to switch reliably," Marya says. "With the addition of the bootstrap capacitor, sufficient charge is accumulated to stabilize the voltage during the read operation."

> To prevent latchup that might be caused by a large instantaneous discharge of current from the capacitor onto the word line, which could occur during a write, the circuit also incorporates a predecoder to step down the discharge incrementally. The differential sense amplifier also boosts the EEPROM's reliability during reads. "In other designs, when the threshold voltage of a memory cell is set to the low state during a read, a very small current flows into the bit line, on the order of about 70 to 100  $\mu$ A," says Marya. "Normally, in most 5-V designs

provements to the high-voltage switches and to the page-mode latches. Usually, the high-voltage switches are controlled by a single clock, so there is only a relatively narrow range within which the switch can sense the clock edge reliably. In 5-v devices, this occurs as long as the voltage is between 4.5 and 5.5 v. Below 4.5 v, such designs fail, switching erratically. Designers from the two companies solved this, he says, by going to a fail-safe switching scheme in which a dual clock is used, allowing the switches to operate reliably over the entire range from 3 to 7 v.

In the other critical improvement to the programming circuitry, company engineers went with a dynamic page-mode latching scheme, rather than the static configuration generally used, which is highly dependent on supply voltage for correct operation. "If the supply voltage varies outside a very narrow range of a few tenths of a volt, static latching no longer works," Marya says. "With a dynamic scheme, the page-latch threshold levels vary dynamically up and down as the supply voltage varies."

As with most other high-density EEPROMS, the 16-K-by-4-bit device also incorporates two redundant rows in the event of faulty array cells. This meant that it was necessary to modify the redundant cells to operate at lower voltages. Since they are located farther out on the array, they are served by longer lines, which means more capacitance or sensing lower-voltage signals. Here, the basic changes involved modifications to the interpoly oxide to take into account the lower voltage by reducing the load capacitance. Taking advantage of the differential-sensing scheme employed in the array, a special reset circuit selects a redundant word line when a faulty bit occurs in one of the word lines. The proprietary circuit works even when the supply voltage is as low as 1 V and consumes practically no power, Marya claims. The same scheme is also employed to select or key in EEPROM-based circuit elements to trim the programming voltage and the write cycle. -Bernard C. Cole

For more information, circle 481 on the reader service card.

# SALES OFFICES

10

10-2

# SALES OFFICES

# DOMESTIC SALES OFFICES

#### ALABAMA:

MACRO-MARKETING ASSOCIATES, INC 11513 S. MEMORIAL PARKWAY HUNTSVILLE, AL 35803 TEL: (205) 883-9630 FAX: (205) 880-2947

### ARIZONA:

TUSAR 6016 E. LARKSPUR SCOTTSDALE, AZ 85254 TEL: (602) 998-3688 FAX: (602) 998-3689

# CALIFORNIA, NORTHERN:

EMERGING TECHNOLOGY SALES, INC. 2030 FORTUNE DRIVE, #B SAN JOSE, CA 95131 TEL: (408) 433-9366 FAX: (408) 434-6730

CALIFORNIA. SOUTHERN: (San Diego & Imperial Counties) C&K ASSOCIATES 8333 CLAIRMONT MESA BLVD., #102 SAN DIEGO, CA 92111 TEL: (619) 279-0420 FAX: (619) 279-7650

CALIFORNIA, SOUTHERN: (Los Angeles &

Orange County) H-TECHNICAL SALES 25201 PASEO DE ALICIA, #106 LAGUNA HILLS, CA 92653 TEL: (714) 583-1488 FAX: (714) 583-9284

## CANADA:

Electronic Sales Professionals 5200 DIXIE RD., #201 MISSISSAUGA, ONTARIO CANADA L4W 1E4 TEL: (416) 626-8221 FAX: (416) 238-3277

# COLORADO:

MOSS MARKETING 2231 FEDERAL BLVD. DENVER, CO 80211-4691 TEL: (303) 455-7205 FAX: (303) 455-8258

#### CONNECTICUT:

ALPHA-OMEGA SALES CORP. 10-G ROESSLER RD WOBURN, MA 01801 TEL: (617) 933-0237 FAX: (617) 938-8416

## FLORIDA:

SALES SPECIALISTS 1999 JUANA RD. BOCA RATON, FL 33432 TEL: (305) 391-3718

# GEORGIA:

MACRO-MARKETING ASSOCIATES, INC. 3040 HOLCOMB BRIDGE RD., #J2 NORCROSS, GA 30071 TEL: (404) 662-5580

# IDAHO, SOUTHERN:

MOSS MARKETING 669 SOUTH 2ND EAST SALT LAKE CITY, UT 84111 TEL: (801) 363-5875

#### ILLINOIS, NORTHERN:

LTD TECHNOLOGIES, INC. 810 ARLINGTON HEIGHTS RD ITASCA, IL 60143 TEL: (312) 773-2900 FAX: (312) 773-0358

# ILLINOIS, SOUTHERN: ELECTRI-REP

2258 SCHUTEZ RD., #108 ST. LOUIS, MO 63146 TEL: (314) 993-4421 FAX: (314) 993-6340

#### INDIANA:

SAI MARKETING 5650 CAITO DR., #103 INDIANAPOLIS, IN 46226 TEL: (317) 545-1010 FAX: (317) 545-1310

IOWA: TECHNICAL ELECTRONICS, INC. PO BOX 671 CEDAR RAPIDS, IA 52406 TEL: (319) 366-5443 FAX: (319) 365-6943 KANSAS: ELECTRI-REP 7050 W. 107TH ST., #210 OVERLAND PARK, KS 66212

TEL: (913) 649-2168 FAX: (913) 649-4537 **KENTUCKY:** 

**SAI MARKETING** 270 REGENCY RIDGE, #202 DAYTON, OH 45459 TEL: (513) 435-3181 FAX: (513) 434-3760

# LOUISIANA: LOGIC 1 SALES

200 E. SPRINGVALLEY, STE. A RICHARDSON, TX 75081 TEL: (214) 234-0765 FAX: (214) 669-3042

# MAINE:

ALPHA-OMEGA SALES CORP. 10-G ROESSLER RD WOBURN, MA 01801 TEL: (617) 933-0237 FAX: (617) 938-8416

# MARYLAND:

THIRD WAVE SOLUTIONS 7310 RITCHIE HIGHWAY, #412 GLEN BURNIE, MD 21061 TEL: (301) 787-0220 FAX: (301) 787-1572

MASSACHUSETTS: ALPHA-OMEGA SALES CORP. 10-G ROESSLER RD WOBURN, MA 01801 TEL: (617) 933-0237 FAX: (617) 938-8416

# **MICHIGAN:**

SAI MARKETING 101 N. ALLOY DR. FENTON, MI 48430 TEL: (313) 750-1922

### MINNESOTA:

MICROELECTRONIC SALES 6440 FLYING CLOUD DR. MINNEAPOLIS, MN 55344-3310 TEL: (612) 829-0948 FAX: (612) 829-0991

#### MISSISSIPPI:

MACRO-MARKETING ASSOCIATES, INC. 11513 S. MEMORIAL PARKWAY HUNTSVILLE, AL 35803 TEL: (205) 883-9630 FAX: (205) 880-2947

# MISSOURI:

ELECTRI-REP 2258 SCHUTEZ RD., #108 ST. LOUIS, MO 63146 TEL: (314) 993-4421 FAX: (314) 993-6340

MONTANA, EASTERN: MOSS MARKETING 2231 FEDERAL BLVD. DENVER, CO 80211-4691 TEL: (303) 455-7205 FAX: (303) 455-8258

# NEBRASKA:

ELECTRI-REP 7050 W. 107TH ST., #210 OVERLAND PARK, KS 66212 TEL: (913) 649-2168 FAX: (913) 649-4537

# NEVADA:

EMERGING TECHNOLOGY SALES, INC. 2030 FORTUNE DR., #B SAN JOSE, CA 95131 TEL: (408) 433-9366 FAX: (408) 434-6730

# NEVADA, CLARK COUNTY: TUSAR 6016 E. LARKSPUR

SCOTTSDALE, AZ 85254 TEL: (602) 998-3688 FAX: (602) 998-3689

### NEW HAMPSHIRE:

ALPHA-OMEGA SALES CORP. 10-G ROESSLER RD WOBURN, MA 01801 TEL: (617) 933-0237 FAX: (617) 938-8416

NEW MEXICO: MOSS MARKETING 9004 MENAUL N.E ALBUQUERQUE, NM 87112-2240 TEL: (505) 292-7505

# NEW YORK, NORTH OF ROCKLAND: MICRO-TECH MARKETING 1350 BUFFALO RD ROCHESTER, NY 14624 TEL: (716) 328-1420 FAX: (716) 328-3003

NEW YORK. SOUTH OF ROCKLAND: AURORA MARKETING 2606 JERUSALEM AVE N. BELLMORE, NY 11710 TEL: (516) 221-0764

# NORTH CAROLINA:

MICROSALES INC. 4713 STILLER ST. RALEIGH, NC 27609 TEL: (919) 881-0007

NORTH DAKOTA: MICROELECTRONIC SALES 6440 FLYING CLOUD DR. MINNEAPOLIS, MN 55344-3310 TEL: (612) 829-0948 FAX: (612) 829-0991

# OHIO:

SAI MARKETING 270 REGENCY RIDGE, #202 CENTERVILLE, OH 45459 TEL: (513) 435-3181 FAX: (513) 435-3760

SAI MARKETING 1631 NW PROFESSIONAL BLDG. SUITE 104 COLUMBUS, OH 43220 TEL: (614) 451-0778

# OKLAHOMA:

LOGIC 1 SALES 6953 S. 66TH EAST AVE. TULSA, OK 74133 TEL: (918) 494-0765

#### OREGON:

MICRO SALES, INC 1865 NW 169 PLACE, #210 BEAVERTON, OR 97007 TEL: (503) 645-2841 FAX: (503) 645-3754

# PENNSYLVANIA: (West PA only)

SAI MARKETING 3645 WARRENSVILLE CENTER RD, #122 SHAKER HEIGHTS, OH 44122 TEL: (216) 751-3633 FAX: (216) 751-4510

# PENNSYLVANIA:

S.J. ASSOCIATES ROUTE 73 & FELLOWSHIP RD PLAZA OFFICE CENTER, #204 MT. LAUREL, NJ 08054 TEL: (609) 866-1234 FAX: (609) 866-8627

### RHODE ISLAND:

ALPHA-OMEGA SALES CORP. 10-G ROESSLER RD WOBURN, MA 01801 TEL: (617) 933-0237 FAX: (617) 938-8416

SOUTH CAROLINA: MICROSALES INC. 4713 STILLER ST. RALEIGH, NC 27609 TEL: (919) 881-0007

#### SOUTH DAKOTA:

MICROELECTRONIC SALES 6440 FLYING CLOUD DR. MINNEAPOLIS, MN 55344-3310 TEL: (612) 829-0948 FAX: (612) 829-0991

# CATALYST

# DOMESTIC SALES OFFICES (cont)

### TENNESSEE:

MACRO-MARKETING ASSOCIATES, INC. 11513 S. MEMORIAL PARKWAY HUNTSVILLE, AL 35803 TEL: (205) 883-9630 FAX: (205) 880-2947

# TEXAS:

LOGIC 1 SALES 200 E. SPRINGVALLEY, STE. A RICHARDSON, TX 75081 TEL: (214) 234-0765 FAX: (214) 669-3042

LOGIC 1 SALES 815 E. 53 1/3 ST. AUSTIN, TX 78751 TEL: (512) 459-1297 FAX: (512) 459-1712

#### UTAH:

MOSS MARKETING 669 SOUTH 2ND EAST SALT LAKE CITY, UT 84111 TEL: (801) 363-5875

# VERMONT:

ALPHA-OMEGA SALES CORP. 10-G ROESSLER RD WOBURN, MA 01801 TEL: (617) 933-0237 FAX: (617) 938-8416

VIRGINIA: THIRD WAVE SOLUTIONS 7310 RITCHIE HIGHWAY, #412 GLEN BURNIE, MD 21061 TEL: (301) 787-0220 FAX: (301) 787-1572

# WASHINGTON:

MICRO SALES, INC. 2212 112TH AVE., NE BELLEVUE, WA 98004 TEL: (206) 451-0568

# WASHINGTON, D.C.:

THIRD WAVE SOLUTIONS 7310 RITCHIE HIGHWAY, #412 GLEN BURNIE, MD 21061 TEL: (301) 787-0220 FAX: (301) 787-1572

# WISCONSIN, WESTERN:

MICROELECTRONIC SALES 6440 FLYING CLOUD DR. MINNEAPOLIS, MN 55344-3310 TEL: (612) 829-0948 FAX: (612) 829-0991

WISCONSIN, EASTERN: LTD TECHNOLOGIES, INC. 10855 W. POTTER RD. MILWAUKEE, WI 53226 TEL:(414) 774-1000

### WYOMING:

MOSS MARKETING 2231 FEDERAL BLVD. DENVER, CO 80211-4691 TEL:(303) 455-7205 FAX: (303) 455-8258

# DISTRIBUTORS

# DOMESTIC DISTRIBUTORS

# CENTON ELECTRONICS, INC.

CALIFORNIA, IRVINE: 20 MORGAN **IRVINE, CA 92718** TEL: (714) 855-9111 FAX: (714) 855-0579

CALIFORNIA, SAN DIEGO: 16835 W. BERNARDO DRIVE SAN DIEGO, CA 92127 TEL: (619) 451-3501

CALIFORNIA, SAN JOSE: 1737 NORTH FIRST ST., #300 SAN JOSE, CA 95112 TEL: (408) 993-9770

NEW YORK, CENTRAL ISLIP: 1727 VETERANS MEMORIAL HWY., #302 CENTRAL ISLIP, NY 11722 TEL: (516) 582-5665

# WASHINGTON, REDMOND:

4038 148TH AVENUE, N.E. REDMOND, WA 98052 TEL: (206) 881-8194 FAX: (206) 881-5232

# FUTURE ELECTRONICS, INC.

ARIZONA, PHOENIX: 3617 NORTH 35TH AVE. PHOENIX, AZ 85017 TEL: (602) 272-7951 FAX: (602) 233-1753 TWX:910-951-0183

## CALIFORNIA, CHATSWORTH:

21730 NORDHOFF ST. CHATSWORTH, CA 91311 TEL: (818) 700-0914 FAX: (818) 700-0826 TWX:510-100-0642

# CALIFORNIA. IRVINE:

1692 BROWNING AVE. IRVINE, CA 92714 TEL: (714) 250-4141 FAX: (714) 250-4185 TWX: 824018

#### CALIFORNIA, SAN DIEGO:

3940 RUFFIN RD. SAN DIEGO, CA 92123 TEL: (619) 278-5020 FAX: (619) 576-8564 TWX:910-322-1069

# CALIFORNIA, SAN JOSE:

575 RIVER OÁKS PKWY. SAN JOSE, CA 95134 TEL: (408) 434-1122 FAX: (408) 433-0822

COLORADO, WESTMINSTER: 9046 MARSHALL CT. WESTMINSTER, CO 80030 TEL: (303) 650-0123 FAX: (303) 650-0937 TWX:881093

CONNECTICUT, BETHEL: 24 STONY HILL RD. BETHEL, CT 06801 TEL: (203) 743-9594 FAX: (203) 789-9745 TWX: 880965

FLORIDA, ALTAMONTE SPRINGS: 380 SOUTH LAKE BLVD. ALTAMONTE SPRINGS, FL 32701 TEL: (305) 767-8414 FAX: (305) 834-9318 TWX: 797184

#### FLORIDA, CLEARWATER: 4900 N. CREEKSIDE DR. CLEARWATER, FL 34620 TEL: (813) 578-2770 FAX: (813) 576-7600 TWX: 880964

**GEORGIA, NORCROSS:** 3000 NORTHWOODS PKWY., #295 NORCROSS, GA 30071 TEL: (404) 441-7676 FAX: (404) 441-7580

ILLINOIS, CHICAGO: 1000 E. STATE PKWY., #B SCHAUMBURG, IL 60195 TEL: (312) 882-1255 FAX: (312) 490-9290 TWX: 894098

MARYLAND, COLUMBIA: OAKLAND CENTER 8980, SUITE N Rt. 1 COLUMBIA, MD 21045 TEL: (301) 995-1222 FAX: (301) 730-0509 TWX: 880961

# MASSACHUSETTS, BOSTON: 133 FLANDERS RD. WESTBOROUGH, MA 01581 TEL: (617) 366-2400 FAX: (617) 366-1195 TWX: 755917

**MICHIGAN, LIVONIA:** 35200 SCHOOLCRAFT RD. SUITE 106, LIVONIA, MI 48150 TEL: (313) 261-5270

# MINNESOTA, EDEN PRAIRIE: 10025 VALLEY VIEW RD., #196 EDEN PRAIRIE, MN 55344 TEL: (612) 944-2200 FAX: (612) 944-2520

# NEW JERSEY, FAIRFIELD:

122 FAIRFIELD RD. FAIRFIELD, NJ 07006 TEL: (201) 227-4346 FAX: (201) 227-5305

NEW YORK, LIVERPOOL: 7453 MORGAN RD. LIVERPOOL, NY 13088 TEL: (315) 451-2371 FAX: (315) 451-7258 TWX: 880963

### **NEW YORK, ROCHESTER:**

333 METRO PARK, 1ST FLOOR ROCHESTER, NY 14623 TEL: (716) 272-1120 FAX: (716) 272-7182 TWX: 797904

OREGON, PORTLAND: CORNELL OAKS CORPORATE CENTER 15236 NW GREENBRIER PKWY PHASE 111 BLDG. A BEAVERTON, OR 97006 TEL: (503) 645-9454 FAX: (503) 645-1559

#### PENNSYLVANIA, PHILADEPHIA: 520 FELLOWSHIP RD., #A101

MT. LAUREL, NJ 08054 TEL: (609) 778-7600 FAX: (609) 778-4621 TWX:880967

TEXAS, RICHARDSON: 1900 FIRMAN DR., #150 RICHARDSON, TX 75081 TEL: (214) 437-2437 FAX: (213) 669-2347

# UTAH. SALT LAKE CITY:

2250 W. REDWOOD RD. SALT LAKE CITY, UT 84119 TEL: (801) 972-8489 FAX: (801) 972-3602 TWX:880962

# WASHINGTON, REDMOND:

4038 148TH AVE., NE REDMOND, WA 98052 TEL: (206) 881-8199 FAX: (206) 881-5232 TWX:880966

# SALES OFFICES

# DISTRIBUTORS (cont)

# MILGRAY ELECTRONICS

CONNECTICUT, MILFORD: MILFORD PLAINS OFFICE PARK 326 WEST MAIN STREET MILFORD, CT 06460 TEL: (203) 878-5538 FAX: (203) 878-6970

FLORIDA, WINTER PARK: 1350 LEE ROAD SUITE 104 WINTER PARK, FL 32789 (305) 647-5747/(800) 432-0645 FAX: (305) 629-0757

GEORGIA, ATLANTA: 17 DUNWOODY PARK SUITE 102 ATLANTA, GA 30338 TEL: (404) 393-966/(800) 241-5523 FAX: (404) 399-0742

ILLINOIS, CHICAGO: 765 ROUTE 83 SUITE 123 BENSENVILLE, IL 60106 (312) 350-0490 FAX:(312) 350-0587

KANSAS, KANSAS CITY: 6400 GLENWOOD SUITE 313 OVERLAND PARK, KS 66202 (913) 236-8800 FAX: (913) 384-6825

MARYLAND, COLUMBIA: (WASHINGTON) 9801 BROKEN LAND PARKWAY SUITE 103 COLUMBIA, MD 21046 (301) 621-8169/(800) 638-6656 (301) 995-6169 - BALTIMORE FAX: (301) 381-3066

MASSACHUSETTS, WILMINGTON: (NEW ENGLAND) BALLARDVALE PARK 187 BALLARDVALE STREET WILIMINGTON, MA 01887 (617) 657-5900 FAX: (617) 658-7989

NEW JERSEY, (DELAWARE VALLEY) : 3001 GREENTREE EXECUTIVE CAMPUS SUITE C MARLTON, NJ 08053 (609) 983-5010/(800) 257-7111 FAX: (609) 985-1607 NEW YORK, FARMINGDALE: 77 SCHMITT BOULEVARD FARMINGDALE, NY 11735 (516) 391-3000/(800) MILGRAY FAX: (516) 752-9870

NEW YORK, ROCHESTER: TOWERS AIRPORT BUSINESS PARK 1200 A SCOTTSVILLE ROAD ROCHESTER, NY 14624 (716) 235-0830 FAX: (716) 436-3647

OHIO, CLEVELAND: 6155 ROCKSIDE ROAD CLEVELAND, OH 44131 (216) 447-1520/(800) 321-0006 (800) 362-2808 FAX: (216) 447-1761

TEXAS, DALLAS: 17060 DALLAS PARKWAY SUITE 105 DALLAS, TX 75248 (214) 248-1603/(800) 441-9078 FAX: (214) 248-0128

UTAH, SALT LAKE CITY: 4190 SOUTH HIGHLAND DRIVE SUITE 102 SALT LAKE CITY, UT 94124 (801) 272-4999 FAX: (801) 272-7005

### NU HORIZONS

# MASSACHUSETTS, DANVERS:

151 ANDOVER ST. DANVERS, MA 01930 TEL: (617) 777-8800

NEW JERSEY, PINEBROOK: 39 ROUTE 46 PINEBROOK, NJ 07058 TEL: (201) 882-8300

NEW YORK, AMITYVILLE: 6000 NEW HORIZONS BLVD. AMITYVILLE, NY 11701 TEL: (516) 226-6000 FAX: (516) 226-6262

NEW YORK, EAST ROCHESTER: 100 BLUFF DRIVE EAST ROCHESTER, NY 14445 TEL: (716) 242-5980

#### **QPS ELECTRONICS, INC.**

SCHAUMBURG: 101 E. COMMERCE DR. SCHAUMBURG, IL 60173 TEL: (312) 884-6620 FAX: (312) 884-7573 CYPRESS ELECTRONICS

#### -----

ARIZONA, PHOENIX: 5685 N. SCOTTSDALE SUITE 100 SCOTTSDALE, AZ 85253 TEL: (602) 966-2256

CALIFORNIA, NORTHERN: 2175 MARTIN AVENUE SANTA CLARA, CA 95050 TEL: (408) 980-2500, (916) 929-5126

CALIFORNIA, SAN DIEGO: 10054 MESA RIDGE COURT SAN DIEGO, CA 92121 TEL: (619) 535-0011

CALIFORNIA, SOUTHERN 6230 DESCANSO AVENUE BUENA PARK, CA 90620 TEL: (213) 744-0355, (714) 521-5230

COLORADO, WHEAT RIDGE: 12441 W. 49TH AVENUE WHEAT RIDGE, CO 80033 TEL: (303) 431-2622

OREGON, BEAVERTON: 15075 SW KOLL PARKWAY, D BEAVERTON, OR 97006 (503) 641-2233

TEXAS, DALLAS: 2156 W. NORTHWEST HWY. DALLAS TX 75220 TEL: (214) 869-1435

WASHINGTON, BOTHELL: 22125 17TH AVENUE, SE., #114 BOTHELL, WA 98021 TEL: (206) 483-1144

DIAMOND ELECTRONICS

NEW HAMPSHIRE, HUDSON: 66F RIVER RD. HUDSON, NH 03051 TEL: (603) 883-1515 FAX: (603) 883-4508

# **CANADIAN DISTRIBUTORS**

# FUTURE ELECTRONICS, INC.

### CALGARY:

3220 5TH AVE., NE CALGARY, ALBERTA T2A 5N1 TEL: (403) 235-5325 TWX: 610-821-1927

## EDMONTON:

5312 CALGARY TRAIL S. EDMONTON, ALBERTA T6H 4J8 TEL: (403) 438-2858 TWX: 037-42883

# MONTREAL:

237 HYMUS BLVD. POINTE CLAIRE, QUEBEC H9R 5C7 TEL: (514) 694-7710 FAX: (514) 695-3707 TWX:05-823554

### OTTAWA:

BAXTER CENTER 1050 BAXTER RD. OTTAWA, ONTARIO K2C 3P2 TEL: (613) 820-8313 FAX: (613) 820-3271

QUEBEC CITY: 1990 BOUL. CHAREST O., #190 ST. FOY, QUEBEC G1N 4K8 TEL: (418) 682-5775 FAX: (418) 682-8092

TORONTO:

82 ST. REGIS CR. NORTH DOWNSVIEW, ONTARIO M3J 1Z3 TEL: (416) 638-4771 FAX: (416) 638-2936

# VANCOUVER:

1695 BOUNDARY RD. VANCOUVER, B.C. V5K 4X7 TEL: (604) 294-1166 FAX: (604) 294-1206 TWX:04-354744

# WINNIPEG:

106 KING EDWARD WINNIPEG, MANITOBA R3H 0N8 TEL: (204) 339-0554 FAX: (204) 786-7711

# INTERNATIONAL SALES OFFICES

# EUROPE

EUROPEAN OFFICE

CATALYST SEMICONDUCTOR U.K. 1 PECKOVER COURT GREAT HOLM, MILTON KEYNES, BUCKS MK89AH ENGLAND TEL: (0908) 561229 INTL: 44 908 561229 FAX: (0908) 561233

## AUSTRIA:

BECOS GMBH. TICHTELGASSE 10 1120 VIENNA, AUSTRIA TEL: (0222) 834101 FAX: (0222) 872007

# BELGIUM:

CHAUSSEE DE LOUVAIN 775 LEUVENSESTEENWEG B-1140 BRUSSELS, BELGIUM TEL: (02) 7368050 FAX: (02) 7364954

# DENMARK:

DELCO A/S HEJREVAHG 13 DK-3450 ALLEROED DENMARK TEL: (02) 277733 FAX: (02) 277770

# FINLAND:

YLEISELEKTRONIIKKA QY LUOMANNOTOKO 6 SF-02200 ESPOO FINLAND TEL: (90) 452 1255 FAX: (90) 428 932

# FRANCE:

NEWTEK 8 RUE DE L'ESTEREL SILIC 583 94663 RUNGIS CEDEX FRANCE TEL: (1) 4687 2200 FAX: (1) 4687 8049

GERMANY: TEKELEC AIRTRONIC KAPUZINER STRASSE 9 8000 MUNICH 2 WEST GERMANY TEL: (089) 51640 FAX: (089) 516410

#### ITALY:

SILVERSTAR 2014 MILANO VIA DEL GRACCHI 20 ITALY TEL: (02) 4996 FAX: (02) )435594

**NETHERLANDS:** 

TEKELEC AIRTRONIC INDUSTREWEG 8A 2712 LB ZOETERMEER NETHERLANDS TEL: (079) 310100 FAX: (079) 417504

# NORWAY:

NOHWAY: HENACO A.S. TRONDHEIMSVEIEN 436 PO BOX 126 KALDBAKKEN N 0902 OSLO 9 NORWAY TEL: (02) 162110 FAX: (02) 257780 SPAIN:

ANATRONIC S.A. AVENIDA DE VALLDOLID 27 28002 MADRID SPAIN TEL: (91) 242-4455 FAX: (91) 248-6975

# SWEDEN:

SATTCO A.B. DALVAGEN 10 S-171 36 SOLNA STOCKHOLM SWEDEN TEL: (08) 734-0040 FAX: (08) 734-9155

# SWITZERLAND:

DIMOS A.G. BADENERSTR. 701 8048 ZURICH SWITZERLAND TEL: (01) 626140 FAX: (01) 626044

# UNITED KINGDOM:

MICROLOG LTD. THE CORNERSTONE THE BROADWAY, WOKING SURREY GU21 5EZ ENGLAND TEL: (04862) 29551 FAX: (04862) 73909

**MICROPROCESSOR & MEMORY** DISTRIBUTION LTD 8 SOUTHVIEW PARK CAVERSHAM READING BERKS RG4 0AF ENGLAND TEL: (0734) 481666 FAX: (0734) 481618

# JAPAN

JAPAN:

MARUBUN CORPORATION 8-1, NIHOMBASHI ODEMMACHO CHUO-KU, TOKYO 103 JAPAN TEL: (03) 639-9805 FAX: (03) 661-7433

# CATALYST SEMICONDUCTOR, INC. Headquarters

2231 Calle de Luna Santa Clara, CA. 95054 Tel: 408-748-7700 TLX: 5106017631 FAX: 408-980-8209

# UNITED KINGDOM:

CATALYST SEMICONDUCTOR, LTD. 1 Peckover Court Great Holm Milton Keynes Bucks MK8 9HA England Tel: 0908 561229 Intl: 44 908 561229 Fax: 0908 561233

# © 1988 CATALYST SEMICONDUCTOR, INC.

5/88

