



Truly Innovative 28nm FDSOI Technology for Automotive Microcontroller Applications embedding 16MB Phase Change Memory

F.ARNAUD¹, P.ZULIANI², J.P.REYNARD¹, A. GANDOLFO², F.DISEGNI², P.MATTAVELLI², E.GOMIERO²,
G.SAMANNI², C.JAHAN³, R.BERTHELON¹, O.WEBER³, E.RICHARD¹, V.BARRAL³, A.VILLARET¹, S.KOHLER¹,
J.C.GRENIER¹, R.RANICA¹, C.GALLON¹, A.SOUHAITE³, D.RISTOIU¹, L.FAVENNEC¹, V.CAUBET¹, S.DELMEDICO¹,
N.CHERAULT¹, R.BENEYTON¹, S.CHOUTEAU¹, P.O.SASSOULAS¹, A.VERNHET¹, Y.LE FRIEC¹, F.DOMENGIE¹,
L.SCOTTI², D.PACELLI², J.L.ÖGIER¹, F.BOUCARD¹, S.LAGRASTA¹, D.BENOIT¹, L.CLEMENT¹, P.BOIVIN⁴,
P.FERREIRA¹, R.ANNUNZIATA², P.CAPPELLETTI²

¹STMICROELECTRONICS, ³CEA-LETI, 850 rue Jean Monnet 38926 Crolles, France

²STMICROELECTRONICS via Camillo Olivetti 2, Agrate Brianza, Italy

⁴STMICROELECTRONICS, zone industrielle, 190 avenue Coq, 13106 Rousset, France




Outline of Presentation

- Introduction
- Technology description
- CMOS devices suite
- PCM analytical cell
- 16MB PCM array results
- Conclusions


Outline of Presentation

- Introduction
- Technology description
- CMOS devices suite
- PCM analytical cell
- 16MB PCM array results
- Conclusions

Automotive Microcontrollers



*Source: Strategy Analytics



Automotive MCU growth contributors:

Advanced Powertrain: combining Electric Motors, Thermal Engine and Transmission management


Electrification: smart power supporting electrification

Gateways: Secure communication interfaces

ADAS: safety microcontrollers


- eNVM trend: increase memory size due to:
- increased software complexity
 - multiple firmware image storage

Microcontroller Chips for Automotive



Physical Mechanisms for eNVM

Charges manipulation




© ESF3 structure from SST




eFLASH

Atoms manipulation

GeSbTe phase diagram



PCRAM




Y-H Lin et al, "Excellent high T° retention of In NOxNy ReRAM by interfacial layer engineering" VLSI-TSA, 2018



Ox.RAM

Spin manipulation




T. Kawahara et al, "Spin transfer torque RAM technology" Microelectron Reliability, 2012



STT MRAM

Phase Change Memory Principle


Crystalline phase



from SET (1) state to RESET (0) state





Amorphous phase



from RESET (0) state to SET (1) state




Crystalline phase




Outline of Presentation

- Introduction
- **Technology description**
- CMOS devices suite
- PCM analytical cell
- 16MB PCM array results
- Conclusions


Technology Architecture




Process Integration Sequence



Co-Integrated Memories Morphology




HD SRAM Cell (0,120 μm^2)




PCM Cell (0,036 μm^2)

Devices Suite - Morphology


5V Transistor




Logic Transistor




SRAM Transistor



1,8V Transistor




PCM Selector




PCM Element Morphology

Cell in X direction



Cell in Y direction



Outline of Presentation

- Introduction
- Technology description
- **CMOS devices suite**
- PCM analytical cell
- 16MB PCM array results
- Conclusions

Devices Table

Devices	Logic devices	SRAM devices	I/O devices
VDDnom (Volt)	1	1	1,5 & 1,8
Lmin (um)	0,028	0,036	0,1 & 0,15
Tinv (nm)	1,6	1,6	3,4
VT options	HVT & LVT	LL & HS	RVT LVT
Substrate	FDSOI	FDSOI	FDSOI

Devices	HV/Analog devices	ESD devices	
VDDnom (Volt)	5	1	1,8
Lmin (um)	0,6	0,048	0,15
Tinv (nm)	14	1,6	3,4
VT options	HVT	RVT	RVT
Substrate	BULK	FDSOI	BULK

Core oxide




IO oxide




HV oxide




Core Oxide Transistors – Well Scheme



HIGH VT option (regular well)



LOW VT option (flip well)




HIGH VT option (flip well)

VT adjust





Mix & match capability




LOW VT option (flip well)

Digital Performance & Design Flexibility




5V Transistors – Digital Characteristics

Transfer characteristic




Output characteristic




Triple Gate Oxide Devices Platform for Automotive Micro-Controllers



HV Transistor



IOs Transistor




Logic Transistor




Entire devices suite on same die

5V Transistor – Analog Characteristics




**Matching
NMOS**

▲ 40nm node ● 28FDSOI



**Matching
PMOS**

▲ 40nm node ● 28FDSOI





Flicker Noise

NMOS


PMOS

● 40nm node ● 28FDSOI

5V Transistor – Gate Oxide Reliability



5V Transistor – Hot Carrier Injection





Outline of Presentation

- Introduction
- Technology description
- CMOS devices suite
- **PCM analytical cell**
- 16MB PCM array results
- Conclusions



MOS Selector Requirements

- Deliver high drive current for cell programming phase (reaching GST melting point)
- Use optimum W/L ratio reducing the cell area (cost effective solution)
- Reading operation at low Voltage
- Mitigate leakage current (IOFF) of un-selected Word-Line and selected Bit-Line during writing and reading steps


MOS Selector Structure




Enhanced MOS Selector with RBB Technique





1T1R Analytical Cell Description





1T1R Analytical Cell Electrical Characteristics



Analytical Cell Endurance



GST RESET Data Retention vs T°





N.Ciocchini et al
 "Modeling Resistance Instabilities of SET and RESET States in Phase Change Memory with Ge-rich GeSbTe"
 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 6, JUNE 2014


Outline of Presentation

- Introduction
- Technology description
- CMOS devices suite
- PCM analytical cell
- **16MB PCM array results**
- Conclusions

16MB Test Chip & Array Organization




16MB SET & RESET States Distributions




16MB Test Chip Reliability Figures


ENDURANCE



RESET RETENTION



MCU Demo Chip Preliminary Results



MCU content & specs

Core	32b processor
SRAM	640KB
PCM	6MB
T range	-40C - 165C
Supply	0.9-1.1V / 4.5-5.5V

Preliminary reliability tests

Soldering	Pass (30/30)
Data retention	Pass (30/30)
Endurance (10K)	Pass (30/30)

Outline of Presentation

- Introduction
- Technology description
- CMOS devices suite
- PCM analytical cell
- 16MB PCM array results
- **Conclusions**

Conclusions

- For the first time, Non volatile Phase Change Memory has been co-integrated with 28nm FDSOI technology for microcontroller applications in the Automotive market
- Triple gate oxide scheme enabling 5V transistor with FDSOI substrate for analog requirements in Automotive system
- Attractive leakage/drivability of FDSOI NMOS selector leveraging Reverse Body Biasing technique
- Fully validated 0,036 μm^2 PCM cell using optimized GST alloy showing robust endurance and good activation energy compatible with Automotive criteria (150°C achieved)
- Excellent PCM current distributions demonstrated on 16MB array before and after 150°C bake without degradation after 10k cycles

Acknowledgements

- Innovation proposed and developed by design, process, electrical characterization and product test teams from European ST sites (Rousset, Agrate and Crolles) using patents in PCM cell design and GST alloy optimization for automotive
- The authors would like to warmly thank our colleagues from CEA-LETI located in Grenoble for their strong technical expertise, PDF Solution and their constant support in deep electrical characterizations on this technology platform

Thank You for your attention !



life.augmented

Visit us at www.st.com