74HC/HCT02 Quad 2 Input NOR Gate 74HC T02

User Manual: 74HC/HCT02 Quad 2-input NOR gate La Biblioteca de los 8 bits

Open the PDF directly: View PDF PDF.
Page Count: 5

Download74HC/HCT02 Quad 2-input NOR Gate 74HC T02
Open PDF In BrowserView PDF
INTEGRATED CIRCUITS

DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT02
Quad 2-input NOR gate
Product specification
File under Integrated Circuits, IC06

December 1990

Philips Semiconductors

Product specification

Quad 2-input NOR gate

74HC/HCT02

FEATURES
• Output capability: standard
• ICC category: SSI
GENERAL DESCRIPTION
The 74HC/HCT02 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).
They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT02 provide the 2-input NOR function.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
TYPICAL
SYMBOL

PARAMETER

CONDITIONS

UNIT
HC

CL = 15 pF; VCC = 5 V

HCT

tPHL/ tPLH

propagation delay nA, nB to nY

7

9

ns

CI

input capacitance

3.5

3.5

pF

CPD

power dissipation capacitance per gate notes 1 and 2

22

24

pF

Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fO) where:
fi = input frequency in MHz
fo = output frequency in MHz
CL = output load capacitance in pF
VCC = supply voltage in V
∑ (CL × VCC2 × fo) = sum of outputs
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.

December 1990

2

Philips Semiconductors

Product specification

Quad 2-input NOR gate

74HC/HCT02

PIN DESCRIPTION
PIN NO.

SYMBOL

NAME AND FUNCTION

1, 4, 10, 13

1Y to 4Y

data outputs

2, 5, 8, 11

1A to 4A

data inputs

3, 6, 9, 12

1B to 4B

data inputs

7

GND

ground (0 V)

14

VCC

positive supply voltage

Fig.1 Pin configuration.

Fig.2 Logic symbol.

Fig.3 IEC logic symbol.

FUNCTION TABLE
INPUTS

OUTPUT

nA

nB

nY

L
L
H
H

L
H
L
H

H
L
L
L

Notes
1. H = HIGH voltage level
L = LOW voltage level

Fig.4 Functional diagram.

December 1990

Fig.5 Logic diagram (one gate).

3

Philips Semiconductors

Product specification

Quad 2-input NOR gate

74HC/HCT02

DC CHARACTERISTICS FOR 74HC
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: SSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)

TEST CONDITIONS

74HC
SYMBOL PARAMETER

−40 to +85

+25
min. typ.

max.

min. max.

−40 to +125

UNIT

VCC
(V)

WAVEFORMS

min. max.

tPHL/ tPLH

propagation delay
nA, nB to nY

25
9
7

90
18
15

115
23
20

135
27
23

ns

2.0
4.5
6.0

Fig.6

tTHL/ tTLH

output transition time

19
7
6

75
15
13

95
19
16

110
22
19

ns

2.0
4.5
6.0

Fig.6

December 1990

4

Philips Semiconductors

Product specification

Quad 2-input NOR gate

74HC/HCT02

DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: SSI
Notes to HCT types
The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications.
To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.

INPUT

UNIT LOADCOEFFICIENT

nA, nB

1.50

AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)

TEST CONDITIONS

74HCT
SYMBOL PARAMETER

−40 to+85

+25
min.

typ.

max.

min.

max.

−40 to+125
min.

UNIT

VCC
(V)

WAVEFORMS

max.

tPHL/ tPLH

propagation delay
nA, nB to nY

11

19

24

29

ns

4.5

Fig.6

tTHL/ tTLH

output transition time

7

15

19

22

ns

4.5

Fig.6

AC WAVEFORMS

HC: VM = 50%; VI = GND to VCC
HCT: VM = 1.3 V; VI = GND to 3 V.

Fig.6

Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

PACKAGE OUTLINES
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.

December 1990

5



Source Exif Data:
File Type                       : PDF
File Type Extension             : pdf
MIME Type                       : application/pdf
PDF Version                     : 1.2
Linearized                      : No
Page Count                      : 5
Create Date                     : 1997:09:03 12:15:37
Producer                        : Acrobat Distiller Command 3.0 for HP-UX A.09.01 and later (HPPA)
Creator                         : Frame 4.0
EXIF Metadata provided by EXIF.tools

Navigation menu