68330 EL_3200_68330_May96 EL 3200 May96

User Manual: EL_3200_68330_May96

Open the PDF directly: View PDF PDF.
Page Count: 6

Download68330 EL_3200_68330_May96 EL 3200 May96
Open PDF In BrowserView PDF
EL 3200 Emulator

for Motorola 68330 and 68340 Microcontrollers
Highlights
• Full-featured in-circuit emulator supporting all 5-volt
family members to 25 MHz
• Powerful , multi-windowed debugger with C and
C++ support on Sun4, HP9000 and PC hosts
• Compiler support for MRI, DIAB Data, GNU,
Intermetrics and Greenhills
• RTOS Kernel support with system visibility and taskqualified breakpoints
• Register-tracking trace disassembler provides code
execution history including register state and
data accesses
• Non-intrusive, crash-proof emulation:
– Complete electrical and logical isolation for
debugging dysfunctional targets
– Uses no target memory space
– Automatic recovery from hung
bus-cycle conditions
– Runs in-target at up to 25 MHz without
wait states
• Sophisticated breakpoint and event systems provide
precise debugging control and make it possible to
trap time-sensitive, deeply nested and elusive bugs

Companion Products

• CodeTAP®-BDM provides a robust BDM-style tool
supported by the same user interface as the
EL 3200 68330/340
• CodeTEST™ Software Verification Tools for 68330/340
provide a suite of tools for software developers and
testers, including memory allocation analysis, performance analysis, code coverage analysis and trace
analysis
• NetROM™ accelerates embedded development by
providing network connectivity to the target system,
fast Ethernet transfers, ROM emulation, and JTAG run
control

Ÿ
Applied
Microsystems
Corporation

Technical advances tailored to the
68330/340 family of microcontrollers.

Transparent 68330/340 Emulation

The EL 3200 emulator offers embedded systems developers a
powerful, complete set of real-time emulation and debugging
tools for both the 68330/340 family of processors. Engineers
designing these processors into their products can take full
advantage of all chip features and do so without burden or
modification to the target hardware or software design. The
emulator provides complete electrical and logical isolation,
runs in-target at full speed, and consumes no target
resources.
The emulator probe tip physically replaces the target
system’s microprocessor, and communicates with the
advanced C/C++ source-level debugger through a highspeed serial, parallel or Ethernet link to Sun SPARCstations
or PCs. From the windowed interface, EL 3200 users can
control the entire debugging process: downloading
software, controlling target operations, modifying memory
and registers, and acquiring execution trace history. Optional
language tools include an ANSI C/C++ optimizing compiler,
assembler, and an instruction set simulator. This fully
integrated development system boosts productivity and
reduces time-to-market by getting your target running sooner
and more reliably.

We also offer tools to support these Motorola products:
68000, 68EC/HC000, 68020/EC020, 68030/EC030, 68040/EC/
LC040, 68040V, 68060/EC/LC060, ColdFire MCF5102, 68331/332

Advanced Features
Mean Faster Debugging

For efficient and accurate debugging,
the EL 3200 for the 68330/340
incorporates advanced features
including a powerful debugger,
automatic pin tracking, an extremely
capable event system, an intelligent
trace disassembler, and high-speed
communications.
The windowed source-level
debugger provides multiple ways to
view your code and data. Pin tracking
automatically reconfigures the
emulator to follow your definition of
processor pins. The ground-breaking
intelligent trace disassembler
increases debugging efficiency by
displaying instructions correlated
with register values and data
accesses. Event and breakpoint
systems help find deeply nested bugs
more quickly. The event system
supports up to eight event
statements in each of four groups.
The breakpoint system includes
ample hardware access, hardware
execution, and software execution

breakpoints. For maximum
productivity, the EL 3200 leads the
industry with very high speed
downloading. Combined with up to
4 MB of optional overlay memory,
this eliminates the need to reprogram
EPROMs and makes debugging boot
code faster and easier. And the
Ethernet communication capability
provides shared network access to the
emulator for increased costeffectiveness and efficiency.

Source-Level Debugger
Combines Power and Ease of Use

A function-rich Sun 4, HP9000 or PChosted C/C++ source- and assemblylevel symbolic debugger supports the
EL 3200. It provides access to highlevel data structures and dynamic
variables. The windowed interface
smoothly implements complete
control over all emulator functions.
Users can: selectively start and stop
execution; display and modify CPU
registers, stacks and memory; and
collect and display program execution

trace history. In addition, the
debugger makes it easy to control
the event system, set breakpoints,
and create macros that can execute
automatically when a breakpoint is
encountered. Supported tool chains
include MRI, DIAB, Green Hills, and
GNU. A built-in assembler permits the
user to assemble code in target
memory using Motorola mnemonics.
Symbolic debugging is an integral
part of the debugger. Symbols
include arrays, structures, static
variables, and register- and stack-based
variables. Symbols can be displayed
or changed by name, as declared in
the program. The type and scope of
each symbol, and its value in binary,
hex, ASCII, or decimal format, can be
displayed. Users can reference
structure members, de-reference
pointers, and apply type overrides.
Memory contents with absolute
references or register-relative
references can also be displayed.

MWX-ICE multiwindowed
debugger for Sun
and HP 9000
platforms offers
many ways to
view code and
data.

The same array of
MWX-ICE features is also
available in a native
Windows® debugger.

Trace History
Shows Problem Causes

Trace history allows users to capture
and record processor execution
history, in real-time, while the
emulator executes the target program.
With trace history, users can verify
software operation and find errors
that may occur during execution of
the program. Intelligent trace
disassembly—an industry first—
dramatically increases productivity by
displaying instructions correlated with
register values and bus cycles. And
because IPIPE and IFETCH signals are
monitored, trace disassembly is
extremely accurate. By combining
event system conditions with trace
control actions, a “qualified” trace
captures only bus cycles of interest
and eliminates unwanted information.

The EL 3200’s trace buffer is 32K bus
cycles deep by 144 bits wide. Trace
history can be displayed in raw bus
cycles, C/C++ source-level, assemblylevel, or mixed C/C++ source and
assembly. Trace history can also be
stored in a file for later analysis, along
with comments to aid in documenting
failure conditions and other items of
interest. Trace commands permit
paging backward or forward through
trace history, displaying a particular line
or range of trace history, and searching
trace for a particular bus cycle.

Full Breakpoint System
Offers Choices

With a generous selection of
breakpoints, debugging is easier and
less intrusive. The EL 3200 emulator

Probe Tip dimensions of the EL 3200 Emulator
for Motorola 68330/340.

provides three types of breakpoints to
best serve your needs:
– hardware execution breakpoints
– software execution breakpoints
– external asynchronous breakpoints
Hardware breakpoints can be
qualified with bus cycle status, and can
be set over target RAM or ROM. For
precise control without code
modification or RAM usage, hardware
breakpoints allow breaking from
emulation before instruction
execution.
Software execution breakpoints are
useful for code held in RAM. The EL
3200 provides 1024 software execution
breakpoints which are managed so as to
be transparent to the user. The display
of code is not affected by breakpoints
set in target memory.
The EL 3200 also supports
asynchronous breakpoints from the
keyboard or another instrument such as
a logic analyzer.

Event System Monitors
Complex Conditions

The advanced event system is
particularly well-suited to debugging
nested or sequential problems. With
it, users can set up complex
conditional events that trigger various
emulator actions. Such actions include
break emulation, switch between
event system groups, turn trace on or
off, control a counter, force special
interrupt or trigger another
instrument. The EL 3200 supports four
independent groups of address, data,
status, and logic state comparators.
The comparators monitor program
events, a timer, two counter values,
logic state information, and the CPU
bus state.
The EL 3200 also provides both
BNC input and output to cross-trigger
laboratory instruments. When the EL
3200 event system receives an
external trigger-in signal from the
target or from a piece of test
equipment, such as a logic analyzer,
it can cause the EL 3200 to break
emulation or initiate any function
available to the event system.

RTOS-Link gives you
information about
RTOS structures
and tasks.

Overlay Memory
Saves Time and Effort While
Developing Boot Code

The EL 3200 contains overlay memory
that can replace target RAM, ROM or
EPROM memory or be used where
target memory resources do not exist.
Using overlay memory eliminates the
need to burn PROMs and makes
immediate code patches possible.
Up to 4 MB of high-speed overlay
can be mapped in 4K segments
anywhere in memory, including ROM
addresses (except space used by
68330/340 SIM registers). Because the
overlay supports the processor's
dynamic bus resizing capability,
memory can be mapped using either
addresses or chip selects and can be
either 8-, 16-, or 32-bit based. Each
segment of overlay memory can be
mapped as read-only or read/write.
During emulation, if a write cycle
attempts to use a read-only segment,
the EL 3200 can be set to issue a
violation message. Overlay memory
operates to 20 MHz with zero wait
states during three-clock bus cycles
with no performance impact on the
target; one wait state is required
between 20.1 and 25 MHz.

Rich Macro Language Provides
Custom Features

Users can construct complex macros
containing ANSI C statements,
expressions, and debugger commands
for regression testing, code patching,
and hardware simulation. Macros can
be invoked from the keyboard, buttons
on the user interface or some system
event. For convenience and for
documenting procedures, debugging
sessions can be recorded and played
back.

Pin Tracking Lets You
Debug Your Software
Instead of Your Debug Tool

A hallmark and highly useful feature
of the 68330/340 is the ability to
reprogram pins on-the-fly to perform
different functions. While this chip
feature offers developers valuable
flexibility, it can create obstacles to
accurate emulation. An emulator that
doesn’t account for reprogramming can
miss critical signal information. A
cumbersome work-around is to
program the emulator for a single
assumed state of the processor, then
stop execution and re-configure the
emulator whenever the processor
state changes.
The EL 3200 conveniently solves
the problem with unique pin tracking
circuitry. Pin tracking transparently
responds to changes in pin functions.
This allows trace memory, trace
disassembly, overlay address
mapping, event system operations,
and breakpoints to function
accurately at all times—even while
pin functions are being
reprogrammed—all without user
intervention.

Companion CodeTAP-BDM
Provides Low-Cost, Crash-Proof
Replacement For ROM Monitor

The CodeTAP-BDM exploits the
background debug mode of the 330/
340 to offer a low-cost, crash-proof
emulation tool for the software
developer. This particularly robust
BDM tool helps the developer
accelerate the debugging process with
an Ethernet connection for
downloading code to RAM or Flash,
controlling target operation and
perusing memory and register
information. The CodeTAP-BDM
employs the same MWX-ICE interface
as the EL 3200 to provide symbolic
debugging on Sun4, HP9000 and PCWindows. It also provides a simple
target connection for rack mounted
systems and offers a viable mobile
debugging tool when attached to a
portable PC and the Windows version
of MWX-ICE.

CodeTEST Companion Tools
Test, Analyze and Measure
Code Performance

Software development is made from
equal parts of debugging and testing
code. The EL 3200 provides an
exceptional set of tools to debug code;
CodeTEST offers the same for testing
code. In fact, CodeTEST is the first
software verification tool suite crafted
specifically for embedded software. It
offers memory allocation analysis to

help you locate memory leaks and
detect improper uses of malloc() and
free(). Performance analysis provides
real-time module duration and call-pair
linkages for up to 32,000 functions.
The coverage analysis package clarifies
the effectiveness of your test suite to
help you develop higher quality code.
Finally, the trace analysis package
offers multiple ways to view the
execution history of your program and,
thereby, see the “big picture” about
the operation of your software.

CodeTEST is a new family of tools for embedded software developers and testers.

CodeTAP-BDM offers a superior
low-cost debugging option for
68330/340 designs.

NetROM Companion Tool

NetROM accelerates embedded
development by providing network
connectivity to the target system
without requiring additional hardware.
Target debugging can take place on
any network host, and slow serial code
downloads are replaced with fast
Ethernet transfers. NetROM also offers
ROM emulation and JTAG run control,
and eliminates the need to program
EPROMs.
NetROM provides a full TCP/IP
protocol stack and multi-tasking

NetROM expands your 68330/340
debugging options.
operating system which cleanly
integrate your target to the Ethernet
via its ROM sockets.
NetROM accomplishes code
downloads using Trivial File Transfer
Protocol (tftp) or Transmission Control
Protocol (TCP), which are present on
all UNIX workstations and most
Personal Computers connected to IP
networks.

You can debug code resident on
your target system using NetROM’s
debug communication path. This path
utilizes a feature unique to
NetROM—a Virtual UART. Operating
at memory speeds, the Virtual UART
provides a high speed link for
communication between your source
level debugger and your target-based
monitor. This frees your target’s
physical UART for other purposes. The
Virtual UART has been integrated into
many existing debug monitors.
For complete target control from
any network host, NetROM provides
progammable command lines for tasks
including driving the target’s reset,
NMI and ABORT pins. Status lines are
also available for monitoring specific
events on the target.

EL 3200 Emulator for Motorola 68330/340
Microprocessors Supported
68330/340 5-volt to 25 MHz

Packages Supported

144-pin PGA; 240-pin PQFP (via solderdown or clip-over adaptor) (68340)
132-pin PQFP, TQFP (via solder-down
adaptor) (68330)

Minimum Host Requirements

PC386, Microsoft Windows 3.0 or
higher, 16 MB RAM, ISA or EISA slot
Sun SPARC, Sun OS 4.1, 20 MB swap
Solaris 2.2 or above
HP 9000, HP-UX 9.0 or above, 20 MB swap

Communications

PC Environment
IEEE 802.3 10base2, 10base5, 10baseT
(effective download speed 4.0 MB/min)
High-speed parallel (ISA or EISA bus
required, effective download speed
5.0 MB/min)
Sun and HP9000 Environments
IEEE 802.3 10base2, 10base5, 10baseT
(effective download speed 4.0 MB/min)

Optional Code Generation Tools
ANSI C / C++ cross-compiler
Cross-assembler
Embedded linking loader
Object module librarian

Optional Instruction
Set Simulator

Interprets user programs and processes
code identically to the microprocessor
View code execution in high-level or
assembly-level

Ÿ
Applied
Microsystems
Corporation

Source-Level Debugger

Integrated source level debugger
Window-oriented interface (X-Window
support on SUN)
Support for C, C++ and assembler
Access to source code variables
Disassembled source view for
machine-level debug and patch
Access to all global, local, stack-based
and register-based symbols
Full C-typing features
Execution control and full access
to the emulator
Soft switches provide interactive
instrument control
Execution breakpoints can be set on
line numbers, C statements,
program labels and memory addresses
Display trace in raw, assembly, and
high-level formats or disassembled
Monitor real and simulated I/O
High-level control of event system
setup and operation
Perform emulator operations while
the target is running
In-line assembler/memory functions
Assemble code in target memory
using Motorola mnemonics
Display and modify memory
Performance analysis
Display relative time spent in
functions or groups of functions
Advanced testing and setup capabilities
Construct complex macros containing
C-like statements and debugger
commands
Record and play back debugging sessions
File format compatibility
IEEE 695, A.OUT, COFF, S-record

Record DMA cycles
Record external 16-bit logic state
inputs (with optional Logic State
Analysis Probe)
Event System:
4 independent groups (address, data, bus
status, and logic state comparators)
Up to 8 conditional statements per group
Multiple address, data and status
conditions per statement
1 BNC trigger in/out
20 MHz timestamp timer; 2 event counters
8 Event Actions

Intelligent Trace Disassembler
Displays instructions and register
contents correlated to data

Target Diagnostics

Built-in diagnostic routines to debug
target hardware before running code

Breakpoint System

1024 software execution breakpoints
16 hardware execution breakpoints
16 single access breakpoints or 8
range access breakpoints
1 asynchronous breakpoint via keyboard
1 BNC input and one BNC output
support external breakpoints

Overlay memory

1 MB or 4 MB
Zero wait state during three clock bus
cycles to 20 MHz; one wait state 20–
25 MHz
Supports pin reprogramming and
dynamic bus sizing
Set read/write protection including
read-only during run
Map anywhere, with minimum
resolution of 4K bytes
Map as 8- or 16-bit port or as chip select

U.S. and Canada
Applied Microsystems Corporation
5020 148th Avenue N.E.
View RTOS data structures and qualify
P.O. Box 97002
Redmond, WA 98073-9702
breakpoints by task
Tel: 206-882-2000
Toll-Free: 1-800-426-3925
TRT Telex 185196
Fax: 206-883-3049
Basic Breakpoint, Overlay, and Trace
Europe
and Event Systems transparently
Trace System:
Applied Microsystems Corporation Ltd.
AMC House, South Street
track the processor’s dynamic
8K deep x 144 bit wide trace buffer
Wendover, Buckinghamshire, HP22 6EF
reprogramming of pin assignments
records data in real time
United Kingdom
Tel: +44 (0)1296-625462
and chip select registers
Display CPU bus cycle information,
Fax: +44 (0)1296-623460
including
address,
data
and
control
France
Applied Microsystems SARL
lines with symbols
ZA1 de Courtaboeuf
Display
and save disassembled code
Decodes IPIPE/IFETCH pins for trace
7, Avenue des Andes
execution, assembly- and C sourcedisassembly
F-91952 Les Ulis Cedex
France
level, with symbols
Tel: +33-1-64-463000
Search for trace frames containing any
Fax: +33-1-64-460760
Germany
combination of address, data, and
Emulator, AC: 250 W, 115Vac, 47–63
Applied Microsystems GmbH
status information
Hz, or 230Vac, 47–63 Hz
Stahlgruberring 11a, 81829 Muenchen
Germany
Record timestamp information (50 ns to
Probe tip, from target: 5mA from
Tel: +49 (0)89-427-4030
10 ms resolution)
CPU socket
Fax: +49 (0)89-427-40333
Japan
Applied Microsystems Japan, Ltd.
Arco Tower 13 F
1-8-1 Shimomeguro, Meguro-ku
Tokyo 153
Japan
Tel: +81-3-3493-0770
Fax: +81-3-3493-7270
CodeTAP is a registered trademark and CodeICE and CodeTEST are trademarks of Applied Microsystems Corporation. All other brand names, product names or trademarks cited herein belong to
their respective holders.
This document may contain preliminary information and is subject to change without notice. Applied Microsystems Corporation assumes no responsibility or liability for any use of the information
contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of Applied Microsystems Corporation or third parties. NO
WARRANTIES OF ANY KIND, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.
© Applied Microsystems Corporation 1996. Printed in the United States of America, 1996. All rights reserved.

RTOS-Link/KA

Advanced Trace and
Event System

Pin Tracking

IPIPE/IFETCH Decoder
Power Requirements

For more information, call 1-800-426-3925,
e-mail info@amc.com, or browse http://www.amc.com

921-00108-04
05.96



Source Exif Data:
File Type                       : PDF
File Type Extension             : pdf
MIME Type                       : application/pdf
PDF Version                     : 1.1
Linearized                      : No
Page Count                      : 6
Create Date                     : 1996:05:29 11:51:23
Producer                        : Acrobat Distiller 2.1 PE for Windows
Creator                         : Adobe PageMaker 6.0
Subject                         : 
Author                          : SST
Title                           : 68330
EXIF Metadata provided by EXIF.tools

Navigation menu