Compal LA 5891P Schematic. Www.s Manuals.com. R1.0 Schematics

User Manual: Notebook Gateway NV59C - Service manuals and Schematics, Disassembly / Assembly. Free.

Open the PDF directly: View PDF PDF.
Page Count: 60

A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Cover Page
Custom
1 59Friday, January 08, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Cover Page
Custom
1 59Friday, January 08, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Cover Page
Custom
1 59Friday, January 08, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Intel Arrandale Processor with DDRIII + Ibex Peak-M
NEW50/70/80/90 M/B Schematics Document
REV:1.0
Compal Confidential
2010-01-07
ATI Madision/Park
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Block Diagrams
B
2 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Block Diagrams
B
2 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Block Diagrams
B
2 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
TI TPS6017
USB port 8USB port 11 USB port 9
USB port 12,13
page 5
CPU XDP
page 21
PCH XDP
PCI-E 2.0x16 5GT/s PER LANE100MHz
100MHz
133/120/100/96/14.318MHZ to PCH
33MHz
100MHz
133MHz
LS-5891P
LS-5893P
100MHz
1GB/s x4
DMI x4
100MHz
FDI x8
page 41
port 2 port 1
LVDS Conn.
page 29
CRT Conn.
page 30
HDMI(UMA)
LVDS(DIS)
HDMI(DIS)
Madision/Park
page
22,23,24,25,26,27,28
PEG(DIS)
CRT(DIS)
Sub-board
page 38
page 36
page 13
SPI
SATA x 6 (GEN1 1.5GT/S ,GEN2 3GT/S)
Model Name : NEW50/70/80/90
RTC CKT.
page 15
3.3V 24MHz
LAN(GbE)
BCM57780
page 33
MINI Card x2
CMOS Camera
WLAN, WWAN
PCI-Express x 8 (ARD PCIE2.0 2.5GT/s)
Dual Channel
2.7GT/s
Power On/Off CKT.
File Name : LA5891P
Touch Pad
LPC BUS
page 40
Processor
Compal Confidential
page 41
Int.KBD
page 38
BANK 0, 1, 2, 3
USB conn x3
ALC272X
(UMA)
DC/DC Interface CKT.
Arrandale (UMA/DIS)
3.3V 48MHz
RJ45
Clock Generator
IDT: 9LVS3199AKLFT
Realtek: RTM890N-631-VB-GRT
page 37
Fan Control
Power Circuit DC/DC
page 34
204pin DDRIII-SO-DIMM X2
page 38
Intel
BIOS ROM
1.5V DDRIII 800/1066
page 38
HDA Codec
page 12
Memory BUS(DDRIII)
PCH
HD Audio
page 38
page 4,5,6,7,8,9
Ibex Peak-M
page 10,11
page 38
ENE KB926
Audio AMP
page 34
page 35
USB port 1
page 36page 36 page 29
rPGA988A
Intel
page 31
HDMI Conn.
Bluetooth
Conn
port 1
SATA CDROM
Conn.
page 32
SPI ROM x1
page 41
page 40~48
CRT(UMA)
LVDS(UMA)
TMDS(UMA)
USBx14
page 13,14,15,16
17,18,19,20,21
HDMI
Level Shift
page 31
Card Reader
RTS5160
page 36
port 0
page 32
SATA HDD
Conn.
LS-5892P
Power/B
page 36
Card Reader
USB Port9
USB/B 2Port
USB Port0,2
Int. Speaker Phone Jack x 2
USB port 0, 2 on
USB/B
LS-5895P
3G
USB Port10,13
page 35
LS-5894P
LID_SW/B
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Notes List
B
3 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Notes List
B
3 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Notes List
B
3 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
USB 2.0 USB 1.1 Port 3 External
USB Port
USB Port (Left Side)
Camera
USB/B (Right Side)
Blue Tooth
0
1
2
3
4
5
6
7
8
9
10
11
12
13
UHCI0
UHCI1
UHCI2
UHCI3
UHCI4
UHCI5
UHCI6
EHCI1
EHCI2
USB Port Table
HDMI@
1101 0010b
ON OFF OFF
Board ID / SKU ID Table for AD channel
+0.75VS +0.75VP to +0.75VS switched power rail for DDR terminator
+RTCVCC RTC power
+1.5VS
+1.8VS (+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU
+3VS
+5VALW
+3VALW +3VALW always on power rail
+VSB +VSBP to +VSB always on power rail for sequence control ON ON*
ONON
ON
ON
BOARD ID Table
EC SM Bus1 address
Device
OFF
DDR DIMM0
1001 000Xb
DDR DIMM2
1001 010Xb
+1.5V to +1.5VS switched power rail
+CPU_CORE
STATE SIGNAL
Full ON
S1(Power On Suspend)
S3 (Suspend to RAM)
S4 (Suspend to Disk)
S5 (Soft OFF)
SLP_S1# SLP_S3# SLP_S4# SLP_S5# +VALW +V +VS Clock
Vcc 3.3V +/- 5%
100K +/- 5%Ra/Rc/Re
Board ID
Rb / Rd / Rf V min
0
1
2
3
0
8.2K +/- 5%
0 V
0.216 V 0.250 V 0.289 V
0.436 V
0.712 V
0.503 V
0.819 V
0.538 V
0.875 V
AD_BID
V typ
AD_BID
V
AD_BID
max
18K +/- 5%
33K +/- 5%
56K +/- 5%
100K +/- 5%
200K +/- 5%
3.300 V
0 V 0 V
4
5
6
7NC
1.036 V
1.453 V 1.650 V 1.759 V
1.935 V
2.500 V
2.200 V
3.300 V
2.341 V
1.185 V 1.264 V
Board ID
0
1
2
3
4
5
6
7
PCB Revision
0.1
PCH SM Bus address
Device
Clock Generator (9LVS3199AKLFT,
RTM890N-631-VB-GRT)
Address
Address Address
Voltage Rails
VIN
B+
+1.05VS_VTT
Adapter power supply (19V)
AC or battery power rail for power circuit.
Core voltage for CPU
+1.05VS_VTTP to +1.05VS_VTT switched power rail for ARD CPU
ON
OFF
ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
ON
ON
ON ON*
OFF
OFF
0.2
BTO Option Table
Unpop
BTO Item BOM Structure
ON
ON
ON
ON
ON
ON
ON ON
ON
ON
ON
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
LOW
LOW LOW LOW LOW
LOWLOWLOW
LOW
LOW
LOW
HIGH HIGH HIGH HIGH
HIGHHIGHHIGH
HIGH
HIGH
HIGH
ON ON*
ON OFF OFF
+3V
+3V_LAN
+3VALW to +3V power rail for PCH (Short Jumper)
+3VALW to +3V_LAN power rail for LAN
ON ON
ON ON
S1
+5V
S3 S5
ON
ON
ON ON
OFF
N/A N/A N/A
N/AN/AN/A
Power Plane Description
EC SM Bus2 address
Device
Smart Battery
OFF
OFF
+1.5VP to +1.5V power rail for DDRIII ON ON OFF
0.3
1.0
0001 011X b
VRAM
UMA & DIS POP HDMI
ON*
OFF
UMA@UMA
DIS@Discrete
Blue Tooth BT@
Connector CONN@
Discrete HDMI VGAHD@
3G@3G
@
BOM Config
Discrete W/ HDMI SKU:
UMA W/ HDMI SKU:
UMA W/O HDMI SKU:
USB/B (Right Side)
Card Reader
Mini Card(WLAN)
Mini Card(GPS)
+1.5V
+1.0VSDGPU +1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU
ON OFF OFF
+1.05VS_PCH +1.05VS_VTT to +1.05VS_PCH power for PCH
ON OFF OFF
UMA HDMI UMAHD@
BT@/3G@/UMA@/UMAO@/HDMI@/UMAHD@
BT@/3G@/DIS@/DISO@/VGA@/HDMI@/VGAHD@
BT@/3G@/UMA@/UMAO@
+VGA_CORE
ON OFF OFF
Core voltage for GPU
+VGFX_CORE Core voltage for Arrandale GPU (only for arrandaleCPU) ON OFF OFF
BATT+ Battery power supply (12.6V) N/A N/A N/A
+1.5VSDGPU +1.5VS to +1.5VSDGPU switched power rail for GPU ON OFF OFF
+3VALW_EC +3VALW always to KBC ON ON ON*
ON*
+3VALW to +3VS power rail
+5VALWP to +5VALW power rail
+5VALW to +5V switched power rail for PCH (Short resister)
+5VS +5VALW to +5VS switched power rail OFFON OFF
ON*
Switchable W HDMI SKU:
BT@/3G@/DIS@/UMA@/VGA@/SG@/HDMI@/VGAHD@
Discrete W/O HDMI SKU:
BT@/3G@/DIS@/DISO@/VGA@
Discrete Only
UMAO@UMA Only
DISO@
Switchable SG@
X761@:
X762@:
X76@
VRAM P/N :
Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)
Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V )
AMD: SA00003PF20 (S IC D3 23EY2387MB-12)
VRAM
Samsung 0
Location VRAM_ID3
HYNIX 1
VRAM BOM Config
R492
R491
X763@:
X764@:
Park Samsung 512MB
Park Hynix 512MB
Madision Samsung 1024MB
Madision Hynix 1024MB
GPU Madision
GPU Park
MADI@
PARK@
GPU BOM Config
Madision SKU:
Park SKU:
MADI@
PARK@
X76198BOL01
X76198BOL02
X76198BOL03
X76198BOL04
R482
R483
VRAM
8PCS 0
Location VRAM_ID2
4PCS 1
ID3 , ID1 : VRAM Vender ID2: VRAM Size
64Mx16
64Mx16
VRAM_ID1
0
0
R474
R473
R474
11 R491AMD
SIM Card
X765@:
Park AMD 512MBX76198BOL05
X766@:
Madision AMD 1024MBX76198BOL06
X X X X X
UMA
VGA
V V X
X
X
VVX
UMAHD@ VGAHD@ HDMI@ @Option SG@
X
X
VSG V V XX
NO HDMI
3G & BT Config
3G SKU:
3G@
BT SKU:
BT@
BT@/3G@/DIS@/UMA@/VGA@/SG@
Switchable W/O HDMI SKU:
LED BOM config
NEW70,80 SKU:
7080@
NEW50,90 SKU:
5090@
X76@
VGA@GPU ALL Components
NEW70,80 LED
NEW50,90 LED
7080@
5090@
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PEG_IRCOMP
EXP_RBIAS
DMI_PTX_HRX_N0
H_FDI_TXP0
H_FDI_TXP1
H_FDI_TXP2
H_FDI_TXP3
H_FDI_TXP4
H_FDI_TXP5
H_FDI_TXP6
H_FDI_TXP7
H_FDI_TXN0
H_FDI_TXN1
H_FDI_TXN2
H_FDI_TXN3
H_FDI_TXN4
H_FDI_TXN5
H_FDI_TXN6
H_FDI_TXN7
DMI_PTX_HRX_N1
DMI_PTX_HRX_N2
DMI_PTX_HRX_N3
DMI_PTX_HRX_P0
DMI_PTX_HRX_P1
DMI_PTX_HRX_P3
DMI_PTX_HRX_P2
DMI_HTX_PRX_N0
DMI_HTX_PRX_N1
DMI_HTX_PRX_N3
DMI_HTX_PRX_N2
DMI_HTX_PRX_P0
DMI_HTX_PRX_P1
DMI_HTX_PRX_P3
DMI_HTX_PRX_P2
PEG_GTX_C_HRX_N10
PEG_GTX_C_HRX_N9
PEG_GTX_C_HRX_N8
PEG_GTX_C_HRX_N7
PEG_GTX_C_HRX_N6
PEG_GTX_C_HRX_N5
PEG_GTX_C_HRX_N4
PEG_GTX_C_HRX_N3
PEG_GTX_C_HRX_N2
PEG_GTX_C_HRX_N1
PEG_GTX_C_HRX_N0
PEG_GTX_C_HRX_P15
PEG_GTX_C_HRX_P14
PEG_GTX_C_HRX_P13
PEG_GTX_C_HRX_P12
PEG_GTX_C_HRX_P11
PEG_GTX_C_HRX_P10
PEG_GTX_C_HRX_P9
PEG_GTX_C_HRX_P8
PEG_GTX_C_HRX_P7
PEG_GTX_C_HRX_P6
PEG_GTX_C_HRX_P5
PEG_GTX_C_HRX_P4
PEG_GTX_C_HRX_P3
PEG_GTX_C_HRX_P2
PEG_GTX_C_HRX_P1
PEG_GTX_C_HRX_P0
PEG_HTX_GRX_N15
PEG_HTX_GRX_N13
PEG_HTX_GRX_N11
PEG_HTX_GRX_N12
PEG_HTX_GRX_N14
PEG_HTX_GRX_N10
PEG_HTX_GRX_N9
PEG_HTX_GRX_N7
PEG_HTX_GRX_N8
PEG_HTX_GRX_N6
PEG_HTX_GRX_N5
PEG_HTX_GRX_N3
PEG_HTX_GRX_N4
PEG_HTX_GRX_N2
PEG_HTX_GRX_N1
PEG_HTX_GRX_N0
PEG_HTX_GRX_P15
PEG_HTX_GRX_P13
PEG_HTX_GRX_P11
PEG_HTX_GRX_P14
PEG_HTX_GRX_P12
PEG_HTX_GRX_P9
PEG_HTX_GRX_P7
PEG_HTX_GRX_P10
PEG_HTX_GRX_P8
PEG_HTX_GRX_P5
PEG_HTX_GRX_P3
PEG_HTX_GRX_P6
PEG_HTX_GRX_P4
PEG_HTX_GRX_P1
PEG_HTX_GRX_P2
PEG_HTX_GRX_P0
PEG_HTX_C_GRX_N14
PEG_HTX_C_GRX_N15
PEG_HTX_C_GRX_N12
PEG_HTX_C_GRX_N13
PEG_HTX_C_GRX_N10
PEG_HTX_C_GRX_N11
PEG_HTX_C_GRX_N8
PEG_HTX_C_GRX_N9
PEG_HTX_C_GRX_N6
PEG_HTX_C_GRX_N7
PEG_HTX_C_GRX_N4
PEG_HTX_C_GRX_N5
PEG_HTX_C_GRX_N2
PEG_HTX_C_GRX_N3
PEG_HTX_C_GRX_N0
PEG_HTX_C_GRX_N1
PEG_HTX_C_GRX_P2
PEG_HTX_C_GRX_P3
PEG_HTX_C_GRX_P0
PEG_HTX_C_GRX_P1
PEG_HTX_C_GRX_P6
PEG_HTX_C_GRX_P7
PEG_HTX_C_GRX_P4
PEG_HTX_C_GRX_P5
PEG_HTX_C_GRX_P10
PEG_HTX_C_GRX_P11
PEG_HTX_C_GRX_P8
PEG_HTX_C_GRX_P9
PEG_HTX_C_GRX_P14
PEG_HTX_C_GRX_P15
PEG_HTX_C_GRX_P12
PEG_HTX_C_GRX_P13
PEG_GTX_C_HRX_N15
PEG_GTX_C_HRX_N14
PEG_GTX_C_HRX_N13
PEG_GTX_C_HRX_N11
PEG_GTX_C_HRX_N12
CFG3
CFG6
CFG5
CFG4
CFG7
CFG10
CFG9
CFG8
CFG11
CFG15
CFG14
CFG13
CFG12
CFG18
CFG17
CFG16
H_RSVD17_R
H_RSVD18_R
CFG0
CFG1
CFG2
PEG_GTX_HRX_P0
PEG_GTX_HRX_P1
PEG_GTX_HRX_P2
PEG_GTX_HRX_P3
PEG_GTX_HRX_P4
PEG_GTX_HRX_P5
PEG_GTX_HRX_P7
PEG_GTX_HRX_P6
PEG_GTX_HRX_P8
PEG_GTX_HRX_P9
PEG_GTX_HRX_P10
PEG_GTX_HRX_P11
PEG_GTX_HRX_P12
PEG_GTX_HRX_P13
PEG_GTX_HRX_P15
PEG_GTX_HRX_P14
PEG_GTX_HRX_N8
PEG_GTX_HRX_N9
PEG_GTX_HRX_N10
PEG_GTX_HRX_N11
PEG_GTX_HRX_N12
PEG_GTX_HRX_N13
PEG_GTX_HRX_N15
PEG_GTX_HRX_N14
PEG_GTX_HRX_N0
PEG_GTX_HRX_N1
PEG_GTX_HRX_N2
PEG_GTX_HRX_N3
PEG_GTX_HRX_N4
PEG_GTX_HRX_N5
PEG_GTX_HRX_N7
PEG_GTX_HRX_N6
H_FDI_FSYNC0
H_FDI_LSYNC1
H_FDI_FSYNC1
H_FDI_INT
H_FDI_LSYNC0
RSVD65_R
RSVD64_R
H_FDI_FSYNC015
H_FDI_FSYNC115
H_FDI_INT15
H_FDI_LSYNC015
H_FDI_LSYNC115
PEG_GTX_HRX_N[0..15] 22
PEG_HTX_C_GRX_P[0..15] 22
PEG_HTX_C_GRX_N[0..15] 22
PEG_GTX_HRX_P[0..15] 22
DMI_HTX_PRX_N[0..3] 15
DMI_HTX_PRX_P[0..3] 15
DMI_PTX_HRX_N[0..3] 15
DMI_PTX_HRX_P[0..3] 15
H_FDI_TXN[0..7] 15
H_FDI_TXP[0..7] 15
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (1/6) DMI,FDI,PEG
B
4 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (1/6) DMI,FDI,PEG
B
4 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (1/6) DMI,FDI,PEG
B
4 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
WW41 Recommend not pull down
PCIE2.0 Jitter is over on ES1
*1:Disabled; No Physical Display Port
attached to Embedded Display Port
0:Enabled; An external Display Port
device is connected to the Embedded
Display Port
*:Default
CFG4 - Display Port Presence
*1 :Normal Operation
0 :Lane Numbers Reversed
15 -> 0, 14 -> 1, ...
CFG0 - PCI-Express Configuration Select
CFG3 - PCI-Express Static Lane Reversal
*1:Single PEG
0:Bifurcation enabled
eDP Signals Mapping
PEG_HTX_C_GRX_N1
PEG_GTX_C_HRX_N2
PEG_HTX_C_GRX_P2
PEG_HTX_C_GRX_P0
PEG_HTX_C_GRX_N2
PEG_HTX_C_GRX_P3
PEG_GTX_C_HRX_P3
PEG_HTX_C_GRX_N0
PEG_HTX_C_GRX_N3
PEG_HTX_C_GRX_P1
PEG_GTX_C_HRX_P2
eDP_TX2
PEG_HTX_C_GRX_N14
PEG Singals
PEG_GTX_C_HRX_N13
eDP_HPD#
eDP_TX3
PEG_HTX_C_GRX_P13
Lane Reversal
PEG_GTX_C_HRX_P12
PEG_HTX_C_GRX_N13
PEG_HTX_C_GRX_P15
eDP_TX#1
PEG_HTX_C_GRX_P12
eDP Singal
eDP_TX0
eDP_TX#0 PEG_HTX_C_GRX_N15
eDP_TX#2
PEG_HTX_C_GRX_N12
eDP_AUX
eDP_TX1 PEG_HTX_C_GRX_P14
eDP_TX#3
PEG_GTX_C_HRX_P13
eDP_AUX#
(CFD Only)
(CFD Only)
CheckList0.8 1.22
Auburndale Graphics Disable
15mil
10mil
C174 0.1U_0402_16V7KDIS@C174 0.1U_0402_16V7KDIS@
1 2
C75 0.1U_0402_16V7KDIS@C75 0.1U_0402_16V7KDIS@
1 2
C547 0.1U_0402_16V7KDIS@C547 0.1U_0402_16V7KDIS@
1 2
C557 0.1U_0402_16V7KDIS@C557 0.1U_0402_16V7KDIS@
1 2
C129 0.1U_0402_16V7KDIS@C129 0.1U_0402_16V7KDIS@
1 2
C76 0.1U_0402_16V7KDIS@C76 0.1U_0402_16V7KDIS@
1 2
C106 0.1U_0402_16V7KDIS@C106 0.1U_0402_16V7KDIS@
1 2
R493
750_0402_1%
R493
750_0402_1%
1 2
C99 0.1U_0402_16V7KDIS@C99 0.1U_0402_16V7KDIS@
1 2
C167 0.1U_0402_16V7KDIS@C167 0.1U_0402_16V7KDIS@
1 2
C571 0.1U_0402_16V7KDIS@C571 0.1U_0402_16V7KDIS@
1 2
C558 0.1U_0402_16V7KDIS@C558 0.1U_0402_16V7KDIS@
1 2
C580 0.1U_0402_16V7KDIS@C580 0.1U_0402_16V7KDIS@
1 2
C81 0.1U_0402_16V7KDIS@C81 0.1U_0402_16V7KDIS@
1 2
C98 0.1U_0402_16V7KDIS@C98 0.1U_0402_16V7KDIS@
1 2
R515 1K_0402_5%DISO@R515 1K_0402_5%DISO@
1 2
C579 0.1U_0402_16V7KDIS@C579 0.1U_0402_16V7KDIS@
1 2
C559 0.1U_0402_16V7KDIS@C559 0.1U_0402_16V7KDIS@
1 2
C161 0.1U_0402_16V7KDIS@C161 0.1U_0402_16V7KDIS@
1 2
C585 0.1U_0402_16V7KDIS@C585 0.1U_0402_16V7KDIS@
1 2
C572 0.1U_0402_16V7KDIS@C572 0.1U_0402_16V7KDIS@
1 2
C113 0.1U_0402_16V7KDIS@C113 0.1U_0402_16V7KDIS@
1 2
C548 0.1U_0402_16V7KDIS@C548 0.1U_0402_16V7KDIS@
1 2
PCI EXPRESS -- GRAPHICS
DMI Intel(R) FDI
JCPU1A
IC,AUB_CFD_rPGA,R1P0
CONN@
PCI EXPRESS -- GRAPHICS
DMI Intel(R) FDI
JCPU1A
IC,AUB_CFD_rPGA,R1P0
CONN@
DMI_RX#[0]
A24
DMI_RX#[1]
C23
DMI_RX#[2]
B22
DMI_RX#[3]
A21
DMI_RX[0]
B24
DMI_RX[1]
D23
DMI_RX[2]
B23
DMI_RX[3]
A22
DMI_TX#[0]
D24
DMI_TX#[1]
G24
DMI_TX#[2]
F23
DMI_TX#[3]
H23
DMI_TX[0]
D25
DMI_TX[1]
F24
DMI_TX[3]
G23 DMI_TX[2]
E23
FDI_TX#[0]
E22
FDI_TX#[1]
D21
FDI_TX#[2]
D19
FDI_TX#[3]
D18
FDI_TX#[4]
G21
FDI_TX#[5]
E19
FDI_TX#[6]
F21
FDI_TX#[7]
G18
FDI_TX[0]
D22
FDI_TX[1]
C21
FDI_TX[2]
D20
FDI_TX[3]
C18
FDI_TX[4]
G22
FDI_TX[5]
E20
FDI_TX[6]
F20
FDI_TX[7]
G19
FDI_FSYNC[0]
F17
FDI_FSYNC[1]
E17
FDI_INT
C17
FDI_LSYNC[0]
F18
FDI_LSYNC[1]
D17
PEG_ICOMPI B26
PEG_ICOMPO A26
PEG_RBIAS A25
PEG_RCOMPO B27
PEG_RX#[0] K35
PEG_RX#[1] J34
PEG_RX#[2] J33
PEG_RX#[3] G35
PEG_RX#[4] G32
PEG_RX#[5] F34
PEG_RX#[6] F31
PEG_RX#[7] D35
PEG_RX#[8] E33
PEG_RX#[9] C33
PEG_RX#[10] D32
PEG_RX#[11] B32
PEG_RX#[12] C31
PEG_RX#[13] B28
PEG_RX#[14] B30
PEG_RX#[15] A31
PEG_RX[0] J35
PEG_RX[1] H34
PEG_RX[2] H33
PEG_RX[3] F35
PEG_RX[4] G33
PEG_RX[5] E34
PEG_RX[6] F32
PEG_RX[7] D34
PEG_RX[8] F33
PEG_RX[9] B33
PEG_RX[10] D31
PEG_RX[11] A32
PEG_RX[12] C30
PEG_RX[13] A28
PEG_RX[14] B29
PEG_RX[15] A30
PEG_TX#[0] L33
PEG_TX#[1] M35
PEG_TX#[2] M33
PEG_TX#[3] M30
PEG_TX#[4] L31
PEG_TX#[5] K32
PEG_TX#[6] M29
PEG_TX#[7] J31
PEG_TX#[8] K29
PEG_TX#[9] H30
PEG_TX#[10] H29
PEG_TX#[11] F29
PEG_TX#[12] E28
PEG_TX#[13] D29
PEG_TX#[14] D27
PEG_TX#[15] C26
PEG_TX[0] L34
PEG_TX[1] M34
PEG_TX[2] M32
PEG_TX[3] L30
PEG_TX[4] M31
PEG_TX[5] K31
PEG_TX[6] M28
PEG_TX[7] H31
PEG_TX[8] K28
PEG_TX[9] G30
PEG_TX[10] G29
PEG_TX[11] F28
PEG_TX[12] E27
PEG_TX[13] D28
PEG_TX[14] C27
PEG_TX[15] C25
R485
49.9_0402_1%
R485
49.9_0402_1%
1 2
C584 0.1U_0402_16V7KDIS@C584 0.1U_0402_16V7KDIS@
1 2
C141 0.1U_0402_16V7KDIS@C141 0.1U_0402_16V7KDIS@
1 2
R59
3.01K_0402_1%
@R59
3.01K_0402_1%
@
1 2
C72 0.1U_0402_16V7KDIS@C72 0.1U_0402_16V7KDIS@
1 2
C555 0.1U_0402_16V7KDIS@C555 0.1U_0402_16V7KDIS@
1 2
R501
0_0402_5%
@
R501
0_0402_5%
@
1 2
C581 0.1U_0402_16V7KDIS@C581 0.1U_0402_16V7KDIS@
1 2
R517 1K_0402_5%DISO@R517 1K_0402_5%DISO@
1 2
C86 0.1U_0402_16V7KDIS@C86 0.1U_0402_16V7KDIS@
1 2
C573 0.1U_0402_16V7KDIS@C573 0.1U_0402_16V7KDIS@
1 2
C165 0.1U_0402_16V7KDIS@C165 0.1U_0402_16V7KDIS@
1 2
R61
3.01K_0402_1% DIS@
R61
3.01K_0402_1% DIS@
1 2
C121 0.1U_0402_16V7KDIS@C121 0.1U_0402_16V7KDIS@
1 2
C123 0.1U_0402_16V7KDIS@C123 0.1U_0402_16V7KDIS@
1 2
C575 0.1U_0402_16V7KDIS@C575 0.1U_0402_16V7KDIS@
1 2
R58
3.01K_0402_1% @
R58
3.01K_0402_1% @
1 2
C153 0.1U_0402_16V7KDIS@C153 0.1U_0402_16V7KDIS@
1 2
C583 0.1U_0402_16V7KDIS@C583 0.1U_0402_16V7KDIS@
1 2
C160 0.1U_0402_16V7KDIS@C160 0.1U_0402_16V7KDIS@
1 2
C553 0.1U_0402_16V7KDIS@C553 0.1U_0402_16V7KDIS@
1 2
C560 0.1U_0402_16V7KDIS@C560 0.1U_0402_16V7KDIS@
1 2
C105 0.1U_0402_16V7KDIS@C105 0.1U_0402_16V7KDIS@
1 2
RESERVED
JCPU1E
IC,AUB_CFD_rPGA,R1P0
CONN@
RESERVED
JCPU1E
IC,AUB_CFD_rPGA,R1P0
CONN@
CFG[0]
AM30
CFG[1]
AM28
CFG[2]
AP31
CFG[3]
AL32
CFG[4]
AL30
CFG[5]
AM31
CFG[6]
AN29
CFG[7]
AM32
CFG[8]
AK32
CFG[9]
AK31
CFG[10]
AK28
CFG[11]
AJ28
CFG[12]
AN30
CFG[13]
AN32
CFG[14]
AJ32
CFG[15]
AJ29
CFG[16]
AJ30
CFG[17]
AK30
RSVD34 AH25
RSVD35 AK26
RSVD38 AJ26
RSVD_NCTF_42 AT3
RSVD39 AJ27
RSVD_NCTF_40 AP1
RSVD_NCTF_41 AT2
RSVD_NCTF_43 AR1
RSVD_TP_86
H16
RSVD45 AL28
RSVD46 AL29
RSVD47 AP30
RSVD48 AP32
RSVD49 AL27
RSVD50 AT31
RSVD51 AT32
RSVD52 AP33
RSVD53 AR33
RSVD_NCTF_54 AT33
RSVD_NCTF_55 AT34
RSVD_NCTF_56 AP35
RSVD_NCTF_57 AR35
RSVD58 AR32
RSVD_NCTF_30
C35
RSVD_NCTF_31
B35
RSVD_NCTF_28
A34
RSVD_NCTF_29
A33
RSVD27
J28 RSVD26
J29
RSVD16
A19 RSVD15
B19
RSVD17
A20
RSVD18
B20
RSVD20
T9 RSVD19
U9
RSVD22
AB9 RSVD21
AC9
RSVD_NCTF_23
C1
RSVD_NCTF_24
A3
RSVD_TP_66 AA5
RSVD_TP_67 AA4
RSVD_TP_68 R8
RSVD_TP_71 AA2
RSVD_TP_72 AA1
RSVD_TP_73 R9
RSVD_TP_69 AD3
RSVD_TP_74 AG7
RSVD_TP_70 AD2
RSVD_TP_75 AE3
RSVD_TP_76 V4
RSVD_TP_77 V5
RSVD_TP_78 N2
RSVD_TP_81 W3
RSVD_TP_82 W2
RSVD_TP_83 N3
RSVD_TP_79 AD5
RSVD_TP_84 AE5
RSVD_TP_80 AD7
RSVD_TP_85 AD9
RSVD36 AL26
RSVD_NCTF_37 AR2
RSVD1
AP25
RSVD2
AL25
RSVD3
AL24
RSVD4
AL22
RSVD5
AJ33
RSVD6
AG9
RSVD7
M27
RSVD8
L28
SA_DIMM_VREF
J17
SB_DIMM_VREF
H17
RSVD11
G25
RSVD12
G17
RSVD13
E31
RSVD14
E30
RSVD32 AJ13
RSVD33 AJ12
RSVD_TP_59 E15
RSVD_TP_60 F15
KEY A2
RSVD62 D15
RSVD63 C15
RSVD64 AJ15
RSVD65 AH15
VSS AP34
C586 0.1U_0402_16V7KDIS@C586 0.1U_0402_16V7KDIS@
1 2
R513 1K_0402_5%DISO@R513 1K_0402_5%DISO@
1 2
C549 0.1U_0402_16V7KDIS@C549 0.1U_0402_16V7KDIS@
1 2
C96 0.1U_0402_16V7KDIS@C96 0.1U_0402_16V7KDIS@
1 2
R497
0_0402_5%
@
R497
0_0402_5%
@
1 2
C151 0.1U_0402_16V7KDIS@C151 0.1U_0402_16V7KDIS@
1 2
C574 0.1U_0402_16V7KDIS@C574 0.1U_0402_16V7KDIS@
1 2
C115 0.1U_0402_16V7KDIS@C115 0.1U_0402_16V7KDIS@
1 2
R519 1K_0402_5%DISO@R519 1K_0402_5%DISO@
1 2
C128 0.1U_0402_16V7KDIS@C128 0.1U_0402_16V7KDIS@
1 2
C142 0.1U_0402_16V7KDIS@C142 0.1U_0402_16V7KDIS@
1 2
C551 0.1U_0402_16V7KDIS@C551 0.1U_0402_16V7KDIS@
1 2
R60
3.01K_0402_1%
@R60
3.01K_0402_1%
@
1 2
C149 0.1U_0402_16V7KDIS@C149 0.1U_0402_16V7KDIS@
1 2
R146
0_0402_5%
@
R146
0_0402_5%
@
12
C546 0.1U_0402_16V7KDIS@C546 0.1U_0402_16V7KDIS@
1 2
C576 0.1U_0402_16V7KDIS@C576 0.1U_0402_16V7KDIS@
1 2
C578 0.1U_0402_16V7KDIS@C578 0.1U_0402_16V7KDIS@
1 2
C582 0.1U_0402_16V7KDIS@C582 0.1U_0402_16V7KDIS@
1 2
C87 0.1U_0402_16V7KDIS@C87 0.1U_0402_16V7KDIS@
1 2
C550 0.1U_0402_16V7KDIS@C550 0.1U_0402_16V7KDIS@
1 2
R147
0_0402_5%
@
R147
0_0402_5%
@
12
R520 1K_0402_5%DISO@R520 1K_0402_5%DISO@
1 2
C577 0.1U_0402_16V7KDIS@C577 0.1U_0402_16V7KDIS@
1 2
C556 0.1U_0402_16V7KDIS@C556 0.1U_0402_16V7KDIS@
1 2
C561 0.1U_0402_16V7KDIS@C561 0.1U_0402_16V7KDIS@
1 2
C552 0.1U_0402_16V7KDIS@C552 0.1U_0402_16V7KDIS@
1 2
C140 0.1U_0402_16V7KDIS@C140 0.1U_0402_16V7KDIS@
1 2
C71 0.1U_0402_16V7KDIS@C71 0.1U_0402_16V7KDIS@
1 2
C554 0.1U_0402_16V7KDIS@C554 0.1U_0402_16V7KDIS@
1 2
C69 0.1U_0402_16V7KDIS@C69 0.1U_0402_16V7KDIS@
1 2
C95 0.1U_0402_16V7KDIS@C95 0.1U_0402_16V7KDIS@
1 2
C84 0.1U_0402_16V7KDIS@C84 0.1U_0402_16V7KDIS@
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_PWRGOOD_R
PBTN_OUT#_XDP
XDP_TDI
XDP_TMS
XDP_TRST#
XDP_TCLK
XDP_DBRESET#
CLK_CPU_XDP#
CLK_CPU_XDP
H_RESET#_R
XDP_TDO
H_CPUPW RGD
XDP_PREQ#
XDP_PRDY#
XDP_OBS0
XDP_OBS1
XDP_OBS2
XDP_OBS3
XDP_OBS5
XDP_OBS4
XDP_OBS7
XDP_OBS6
H_PWRGD_XDP
XDP_TMS
XDP_TRST#
XDP_TDI_R
XDP_PREQ#
XDP_TCLK
XDP_TDI_R XDP_TDI
XDP_TDOXDP_TDO_M
XDP_TDI_M
XDP_TDO_R
H_CPURST#
PLT_RST#H_RESET#_R
SM_RCOMP_2
H_VTTPW RGD
H_COMP3
H_COMP1
H_PWRGD_XDP H_PW RGD_XDP_R
H_COMP0
H_COMP2
SKTOCC#_R
XDP_DBRESET#
PLT_RST#_R
H_CATERR#
H_PECI_R
PM_EXTTS#1_R
H_PROCHOT#
H_THERMTRIP#_R
H_CPURST#
XDP_PRDY#
H_PM_SYNC_R
XDP_PREQ#
XDP_TCLK
XDP_TMS
CLK_CPU_DP#_R
XDP_TRST#
PM_DRAM_PW RGD_R
XDP_TDI_R
XDP_TDO_R
XDP_TDO_M
XDP_TDI_M
XDP_DBR#_R
H_CPUPW RGD_1
H_CPUPW RGD_0
XDP_PRDY#
CLK_CPU_DP#_R
CLK_CPU_DP_R
XDP_OBS0
XDP_OBS1
XDP_OBS2
XDP_OBS3
XDP_OBS4
XDP_OBS5
XDP_OBS6
XDP_OBS7
CLK_CPU_XDP
CLK_CPU_XDP#
H_VTTPW RGD
PM_DRAM_PW RGD_R
H_VTTPW RGD_R
H_VTTPW RGD
SM_RCOMP_1
SM_RCOMP_2
SM_RCOMP_0
H_CATERR#
H_PROCHOT#
H_CPURST#
H_VTTPW RGD_R
PM_EXTTS#0
SM_RCOMP_0
SM_RCOMP_1
CLK_CPU_DP_R
PBTN_OUT#15,21,37
SMB_CLK_S321
SMB_DATA_S321
PLT_RST#17,21,33,37
H_PECI18
H_THERMTRIP#18
PM_EXTTS#0_1 10,11
H_PM_SYNC15
H_CPUPW RGD18
SM_DRAMRST# 10
PM_DRAM_PW RGD15
XDP_DBRESET# 15,21
H_PROCHOT#54
CLK_CPU_DMI# 14
CLK_CPU_DMI 14
CLK_CPU_BCLK# 18
CLK_CPU_BCLK 18
H_VTTPW RGD52
+1.05VS_VTT
+1.05VS_VTT
+3VS
+1.05VS_VTT
+1.05VS_VTT
+1.05VS_VTT
+3VALW
+1.5V_1
+3VALW
+1.05VS_VTT
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (2/6) CLK,JTAG
B
5 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (2/6) CLK,JTAG
B
5 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (2/6) CLK,JTAG
B
5 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
XDP Connector
Scan Chain
(Default)
CPU Only
GMCH Only
STUFF -> R488 , R480 , R476
NO STUFF -> R475 , R481
STUFF -> R488 ,R475
NO STUFF -> R480 , R481 , R476
NO STUFF -> R488, R475 , R480
STUFF -> R481,R476
JTAG MAPPING 2009/09/16 update
Delete dampling resistor for
power noise and Layout space
issue
2009/2/4
2009/2/4
#414044 DG
Update Rev1.11
2009/08/14 #425302
CP_S3PowerReduction
WhitePaper_Rev1.0
#425302
CP_S3PowerReduction
WhitePaper_Rev0.7
2009/04/23
Intel CRB 1.55 Update
Change R68 to 1.1K_1%, R71 to 3.01K_1%
Need to check Voltage Level
2009/08/14
remove DP REF SSCLK
2009/8/14
change back to 2K
U38
MC74VHC1G08DFT2G_SC70-5
U38
MC74VHC1G08DFT2G_SC70-5
B
2
A
1Y4
P5
G
3
R496 51_0402_5%@R496 51_0402_5%@
1 2
R62 51_0402_5%@R62 51_0402_5%@
1 2
R81
1K_0402_5%
R81
1K_0402_5%
1 2
R540 0_0402_5%
@
R540 0_0402_5%
@
1 2
R495 51_0402_5%@R495 51_0402_5%@
1 2
R85
0_0402_5%
@
R85
0_0402_5%
@
1 2
R481 0_0402_5%
@
R481 0_0402_5%
@
1 2
R539 10K_0402_5% R539 10K_0402_5%
1 2
R122
0_0402_5%
R122
0_0402_5%
1 2
R504 0_0402_5% R504 0_0402_5%
1 2
R538 10K_0402_5% R538 10K_0402_5%
1 2
R124
0_0402_5%
R124
0_0402_5%
1 2
R150
0_0402_5%
R150
0_0402_5%
1 2
R510 0_0402_5% R510 0_0402_5%
1 2
U11
MC74VHC1G08DFT2G_SC70-5
<BOM Structure>
U11
MC74VHC1G08DFT2G_SC70-5
<BOM Structure>
B2
A1
Y
4
P5
G
3
R121
0_0402_5%
R121
0_0402_5%
1 2
R87 0_0402_5% R87 0_0402_5%
1 2
R503 49.9_0402_1% R503 49.9_0402_1%
12
R197
1K_0402_5%
R197
1K_0402_5%
1 2
R499 51_0402_5% R499 51_0402_5%
1 2
R125
750_0402_1%
R125
750_0402_1%
12
R576 24.9_0402_1% R576 24.9_0402_1%
1 2
R476 0_0402_5%
R476 0_0402_5%
1 2
R123
0_0402_5%
R123
0_0402_5%
1 2
R521 49.9_0402_1% R521 49.9_0402_1%
12
R90 51_0402_5%@R90 51_0402_5%@
1 2
R480
0_0402_5%
R480
0_0402_5%
12
CLOCKS
MISC THERMAL PWR MANAGEMENT
DDR3
MISC
JTAG & BPM
JCPU1B
IC,AUB_CFD_rPGA,R1P0
CONN@
CLOCKS
MISC THERMAL PWR MANAGEMENT
DDR3
MISC
JTAG & BPM
JCPU1B
IC,AUB_CFD_rPGA,R1P0
CONN@
SM_RCOMP[1] AM1
SM_RCOMP[2] AN1
SM_DRAMRST# F6
SM_RCOMP[0] AL1
BCLK# B16
BCLK A16
BCLK_ITP# AT30
BCLK_ITP AR30
PEG_CLK# D16
PEG_CLK E16
DPLL_REF_SSCLK# A17
DPLL_REF_SSCLK A18
CATERR#
AK14
COMP3
AT23
PECI
AT15
PROCHOT#
AN26
THERMTRIP#
AK15
RESET_OBS#
AP26
VCCPWRGOOD_1
AN14
VCCPWRGOOD_0
AN27
SM_DRAMPWROK
AK13
VTTPWRGOOD
AM15
RSTIN#
AL14
PM_EXT_TS#[0] AN15
PM_EXT_TS#[1] AP15
PRDY# AT28
PREQ# AP27
TCK AN28
TMS AP28
TRST# AT27
TDI AT29
TDO AR27
TDI_M AR29
TDO_M AP29
DBR# AN25
BPM#[0] AJ22
BPM#[1] AK22
BPM#[2] AK24
BPM#[3] AJ24
BPM#[4] AJ25
BPM#[5] AH22
BPM#[6] AK23
BPM#[7] AH23
COMP2
AT24
PM_SYNC
AL15
TAPPWRGOOD
AM26
COMP1
G16
COMP0
AT26
SKTOCC#
AH24
R573 130_0402_1% R573 130_0402_1%
1 2
R547
0_0402_5%
R547
0_0402_5%
1 2
R567 100K_0402_5%
R567 100K_0402_5%
1 2
R152
1.1K_0402_1%
@
R152
1.1K_0402_1%
@
12
R475 0_0402_5%@R475 0_0402_5%@
1 2
R79
51_0402_5%
R79
51_0402_5%
1 2
R578 100_0402_1% R578 100_0402_1%
1 2
C211
0.1U_0402_16V4Z
@
C211
0.1U_0402_16V4Z
@
1
2
R507 20_0402_1% R507 20_0402_1%
12
R148
3.01K_0402_1%
@
R148
3.01K_0402_1%
@
12
R542
1K_0402_1%
R542
1K_0402_1%
12
R84
0_0402_5%
R84
0_0402_5%
1 2
R512 20_0402_1% R512 20_0402_1%
12
R126
1.5K_0402_1%
R126
1.5K_0402_1%
1 2
R127 49.9_0402_1% R127 49.9_0402_1%
12
R489
0_0402_5%
R489
0_0402_5%
1 2
R151
1.5K_0402_1%
R151
1.5K_0402_1%
12
R550
2K_0402_1%
R550
2K_0402_1%
1 2
R89 51_0402_5%@R89 51_0402_5%@
1 2
R548 0_0402_5% R548 0_0402_5%
1 2
R91 68_0402_5%@R91 68_0402_5%@
12
R488 0_0402_5% R488 0_0402_5%
1 2
R149
750_0402_1%
R149
750_0402_1%
12
JP2
SAMTE_BSH-030-01-L-D-ACONN@
JP2
SAMTE_BSH-030-01-L-D-ACONN@
GND0
1
OBSFN_A0
3
OBSFN_A1
5
GND2
7
OBSDATA_A0
9
OBSDATA_A1
11
GND4
13
OBSDATA_A2
15
OBSDATA_A3
17
GND6
19
OBSFN_B0
21
OBSFN_B1
23
GND8
25
OBSDATA_B0
27
OBSDATA_B1
29
GND10
31
OBSDATA_B2
33
OBSDATA_B3
35
GND12
37
PWRGOOD/HOOK0
39
HOOK1
41
VCC_OBS_AB
43
HOOK2
45
HOOK3
47
GND14
49
SDA
51
SCL
53
TCK1
55
TCK0
57
GND16
59
GND1 2
OBSFN_C0 4
OBSFN_C1 6
GND3 8
OBSDATA_C0 10
OBSDATA_C1 12
GND5 14
OBSDATA_C2 16
OBSDATA_C3 18
GND7 20
OBSFN_D0 22
OBSFN_D1 24
GND9 26
OBSDATA_D0 28
OBSDATA_D1 30
GND11 32
OBSDATA_D2 34
OBSDATA_D3 36
GND13 38
ITPCLK/HOOK4 40
ITPCLK#/HOOK5 42
VCC_OBS_CD 44
RESET#/HOOK6 46
DBR#/HOOK7 48
GND15 50
TD0 52
TRST# 54
TDI 56
TMS 58
GND17 60
T7 PAD @
T7 PAD @
R83
1K_0402_5%
R83
1K_0402_5%
1 2
R88 68_0402_5% R88 68_0402_5%
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_D63
DDR_A_D62
DDR_A_D8
DDR_A_D5
DDR_A_D4
DDR_A_D3
DDR_A_D7
DDR_A_D6
DDR_A_D59
DDR_A_D58
DDR_A_D57
DDR_A_D56
DDR_A_D47
DDR_A_D46
DDR_A_D43
DDR_A_D42
DDR_A_D41
DDR_A_D40
DDR_A_D45
DDR_A_D44
DDR_A_D39
DDR_A_D38
DDR_A_D35
DDR_A_D34
DDR_A_D33
DDR_A_D32
DDR_A_D37
DDR_A_D36
DDR_A_D61
DDR_A_D60
DDR_A_D2
DDR_A_D1
DDR_A_D0
DDR_A_D55
DDR_A_D54
DDR_A_D51
DDR_A_D50
DDR_A_D49
DDR_A_D48
DDR_A_D53
DDR_A_D52
DDR_A_D31
DDR_A_D30
DDR_A_D27
DDR_A_D26
DDR_A_D25
DDR_A_D24
DDR_A_D15
DDR_A_D14
DDR_A_D11
DDR_A_D10
DDR_A_D9
DDR_A_D13
DDR_A_D12
DDR_A_D29
DDR_A_D28
DDR_A_D23
DDR_A_D22
DDR_A_D19
DDR_A_D18
DDR_A_D17
DDR_A_D16
DDR_A_D21
DDR_A_D20
DDR_A_BS2
DDR_A_BS1
DDR_A_BS0
DDR_A_W E#
DDR_A_RAS#
DDR_A_CAS#
DDR_A_MA14
DDR_A_MA0
DDR_A_MA1
DDR_A_MA4
DDR_A_MA2
DDR_A_MA3
DDR_A_MA5
DDR_A_MA6
DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA12
DDR_A_MA13
DDR_A_MA11
DDR_A_MA10
DDR_A_MA15
DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#3
DDR_A_DQS#2
DDR_A_DQS#5
DDR_A_DQS#4
DDR_A_DQS#6
DDR_A_DQS#7
DDR_A_DQS0
DDR_A_DQS2
DDR_A_DQS3
DDR_A_DQS1
DDR_A_DQS4
DDR_A_DQS5
DDR_A_DQS6
DDR_A_DQS7
DDR_A_DM7
DDR_A_DM5
DDR_A_DM2
DDR_A_DM1
DDR_A_DM6
DDR_A_DM4
DDR_A_DM0
DDR_A_DM3
DDR_B_D32
DDR_B_D33
DDR_B_D36
DDR_B_D37
DDR_B_D38
DDR_B_D39
DDR_B_D48
DDR_B_D49
DDR_B_D52
DDR_B_D53
DDR_B_D54
DDR_B_D55
DDR_B_D50
DDR_B_D51
DDR_B_D56
DDR_B_D57
DDR_B_D60
DDR_B_D61
DDR_B_D62
DDR_B_D63
DDR_B_D58
DDR_B_D59
DDR_B_D34
DDR_B_D35
DDR_B_D40
DDR_B_D41
DDR_B_D44
DDR_B_D45
DDR_B_D46
DDR_B_D47
DDR_B_D42
DDR_B_D43
DDR_B_D0
DDR_B_D1
DDR_B_D4
DDR_B_D5
DDR_B_D6
DDR_B_D7
DDR_B_D16
DDR_B_D17
DDR_B_D20
DDR_B_D21
DDR_B_D22
DDR_B_D23
DDR_B_D18
DDR_B_D19
DDR_B_D24
DDR_B_D25
DDR_B_D28
DDR_B_D29
DDR_B_D30
DDR_B_D31
DDR_B_D26
DDR_B_D27
DDR_B_D2
DDR_B_D3
DDR_B_D8
DDR_B_D9
DDR_B_D12
DDR_B_D13
DDR_B_D14
DDR_B_D15
DDR_B_D10
DDR_B_D11
DDR_B_MA2
DDR_B_MA3
DDR_B_MA10
DDR_B_MA11
DDR_B_MA8
DDR_B_MA9
DDR_B_MA0
DDR_B_MA6
DDR_B_MA7
DDR_B_MA1
DDR_B_MA4
DDR_B_MA5
DDR_B_MA14
DDR_B_MA12
DDR_B_MA13
DDR_B_MA15
DDR_B_DQS#5
DDR_B_DQS#7
DDR_B_DQS#3
DDR_B_DQS#4
DDR_B_DQS#1
DDR_B_DQS#0
DDR_B_DQS#6
DDR_B_DQS#2
DDR_B_DQS7
DDR_B_DQS0
DDR_B_DQS5
DDR_B_DQS4
DDR_B_DQS3
DDR_B_DQS6
DDR_B_DQS2
DDR_B_DQS1
DDR_B_DM3
DDR_B_DM0
DDR_B_DM1
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7
DDR_B_DM2
DDR_B_DM4
DDR_B_BS2
DDR_B_BS1
DDR_B_BS0
DDR_B_CAS#
DDR_B_W E#
DDR_B_RAS#
DDR_A_BS010
DDR_A_BS110
DDR_A_BS210
DDR_A_CAS#10
DDR_A_RAS#10
DDR_A_W E#10
DDR_B_BS011
DDR_B_BS111
DDR_B_BS211
DDR_B_CAS#11
DDR_B_RAS#11 DDR_B_W E#11
DDR_A_CLK0 10
DDR_A_CLK1 10
DDR_B_CLK0 11
DDR_B_CLK1 11
DDR_A_CLK0# 10
DDR_A_CLK1# 10
DDR_B_CLK0# 11
DDR_B_CLK1# 11
DDR_A_CKE0 10
DDR_A_CKE1 10
DDR_B_CKE0 11
DDR_B_CKE1 11
DDR_A_CS0# 10
DDR_A_CS1# 10
DDR_B_CS0# 11
DDR_B_CS1# 11
DDR_A_ODT0 10
DDR_A_ODT1 10
DDR_B_ODT0 11
DDR_B_ODT1 11
DDR_B_MA[0..15]11 DDR_B_DQS[0..7]11
DDR_B_DQS#[0..7]11
DDR_B_DM[0..7]11
DDR_B_D[0..63]11
DDR_A_D[0..63]10
DDR_A_DM[0..7]10
DDR_A_DQS#[0..7]10
DDR_A_DQS[0..7]10
DDR_A_MA[0..15]10
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (3/6) DDRIII
B
6 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (3/6) DDRIII
B
6 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (3/6) DDRIII
B
6 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
DDR SYSTEM MEMORY A
JCPU1C
IC,AUB_CFD_rPGA,R1P0
CONN@
DDR SYSTEM MEMORY A
JCPU1C
IC,AUB_CFD_rPGA,R1P0
CONN@
SA_BS[0]
AC3
SA_BS[1]
AB2
SA_BS[2]
U7
SA_CAS#
AE1
SA_RAS#
AB3
SA_WE#
AE9
SA_CK[0] AA6
SA_CK[1] Y6
SA_CK#[0] AA7
SA_CK#[1] Y5
SA_CKE[0] P7
SA_CKE[1] P6
SA_CS#[0] AE2
SA_CS#[1] AE8
SA_ODT[0] AD8
SA_ODT[1] AF9
SA_DM[0] B9
SA_DM[1] D7
SA_DM[2] H7
SA_DM[3] M7
SA_DM[4] AG6
SA_DM[5] AM7
SA_DM[6] AN10
SA_DM[7] AN13
SA_DQS[0] C8
SA_DQS#[0] C9
SA_DQS[1] F9
SA_DQS#[1] F8
SA_DQS[2] H9
SA_DQS#[2] J9
SA_DQS[3] M9
SA_DQS#[3] N9
SA_DQS[4] AH8
SA_DQS#[4] AH7
SA_DQS[5] AK10
SA_DQS#[5] AK9
SA_DQS[6] AN11
SA_DQS#[6] AP11
SA_DQS[7] AR13
SA_DQS#[7] AT13
SA_MA[0] Y3
SA_MA[1] W1
SA_MA[2] AA8
SA_MA[3] AA3
SA_MA[4] V1
SA_MA[5] AA9
SA_MA[6] V8
SA_MA[7] T1
SA_MA[8] Y9
SA_MA[9] U6
SA_MA[10] AD4
SA_MA[11] T2
SA_MA[12] U3
SA_MA[13] AG8
SA_MA[14] T3
SA_MA[15] V9
SA_DQ[0]
A10
SA_DQ[1]
C10
SA_DQ[2]
C7
SA_DQ[3]
A7
SA_DQ[4]
B10
SA_DQ[5]
D10
SA_DQ[6]
E10
SA_DQ[7]
A8
SA_DQ[8]
D8
SA_DQ[9]
F10
SA_DQ[10]
E6
SA_DQ[11]
F7
SA_DQ[12]
E9
SA_DQ[13]
B7
SA_DQ[14]
E7
SA_DQ[15]
C6
SA_DQ[16]
H10
SA_DQ[17]
G8
SA_DQ[18]
K7
SA_DQ[19]
J8
SA_DQ[20]
G7
SA_DQ[21]
G10
SA_DQ[22]
J7
SA_DQ[23]
J10
SA_DQ[24]
L7
SA_DQ[25]
M6
SA_DQ[26]
M8
SA_DQ[27]
L9
SA_DQ[28]
L6
SA_DQ[29]
K8
SA_DQ[30]
N8
SA_DQ[31]
P9
SA_DQ[32]
AH5
SA_DQ[33]
AF5
SA_DQ[34]
AK6
SA_DQ[35]
AK7
SA_DQ[36]
AF6
SA_DQ[37]
AG5
SA_DQ[38]
AJ7
SA_DQ[39]
AJ6
SA_DQ[40]
AJ10
SA_DQ[41]
AJ9
SA_DQ[42]
AL10
SA_DQ[43]
AK12
SA_DQ[44]
AK8
SA_DQ[45]
AL7
SA_DQ[46]
AK11
SA_DQ[47]
AL8
SA_DQ[48]
AN8
SA_DQ[49]
AM10
SA_DQ[50]
AR11
SA_DQ[51]
AL11
SA_DQ[52]
AM9
SA_DQ[53]
AN9
SA_DQ[54]
AT11
SA_DQ[55]
AP12
SA_DQ[56]
AM12
SA_DQ[57]
AN12
SA_DQ[58]
AM13
SA_DQ[59]
AT14
SA_DQ[60]
AT12
SA_DQ[61]
AL13
SA_DQ[62]
AR14
SA_DQ[63]
AP14
DDR SYSTEM MEMORY - B
JCPU1D
IC,AUB_CFD_rPGA,R1P0
CONN@
DDR SYSTEM MEMORY - B
JCPU1D
IC,AUB_CFD_rPGA,R1P0
CONN@
SB_BS[0]
AB1
SB_BS[1]
W5
SB_BS[2]
R7
SB_CAS#
AC5
SB_RAS#
Y7
SB_WE#
AC6
SB_CK[0] W8
SB_CK[1] V7
SB_CK#[0] W9
SB_CK#[1] V6
SB_CKE[0] M3
SB_CKE[1] M2
SB_CS#[0] AB8
SB_CS#[1] AD6
SB_ODT[0] AC7
SB_ODT[1] AD1
SB_DM[0] D4
SB_DM[1] E1
SB_DM[2] H3
SB_DM[3] K1
SB_DM[4] AH1
SB_DM[5] AL2
SB_DM[6] AR4
SB_DM[7] AT8
SB_DQS[4] AG2
SB_DQS#[4] AH2
SB_DQS[5] AL5
SB_DQS#[5] AL4
SB_DQS[6] AP5
SB_DQS#[6] AR5
SB_DQS[7] AR7
SB_DQS#[7] AR8
SB_DQS[0] C5
SB_DQS#[0] D5
SB_DQS[1] E3
SB_DQS#[1] F4
SB_DQS[2] H4
SB_DQS#[2] J4
SB_DQS[3] M5
SB_DQS#[3] L4
SB_MA[0] U5
SB_MA[1] V2
SB_MA[2] T5
SB_MA[3] V3
SB_MA[4] R1
SB_MA[5] T8
SB_MA[6] R2
SB_MA[7] R6
SB_MA[8] R4
SB_MA[9] R5
SB_MA[10] AB5
SB_MA[11] P3
SB_MA[12] R3
SB_MA[13] AF7
SB_MA[14] P5
SB_MA[15] N1
SB_DQ[0]
B5
SB_DQ[1]
A5
SB_DQ[2]
C3
SB_DQ[3]
B3
SB_DQ[4]
E4
SB_DQ[5]
A6
SB_DQ[6]
A4
SB_DQ[7]
C4
SB_DQ[8]
D1
SB_DQ[9]
D2
SB_DQ[10]
F2
SB_DQ[11]
F1
SB_DQ[12]
C2
SB_DQ[13]
F5
SB_DQ[14]
F3
SB_DQ[15]
G4
SB_DQ[16]
H6
SB_DQ[17]
G2
SB_DQ[18]
J6
SB_DQ[19]
J3
SB_DQ[20]
G1
SB_DQ[21]
G5
SB_DQ[22]
J2
SB_DQ[23]
J1
SB_DQ[24]
J5
SB_DQ[25]
K2
SB_DQ[26]
L3
SB_DQ[27]
M1
SB_DQ[28]
K5
SB_DQ[29]
K4
SB_DQ[30]
M4
SB_DQ[31]
N5
SB_DQ[32]
AF3
SB_DQ[33]
AG1
SB_DQ[34]
AJ3
SB_DQ[35]
AK1
SB_DQ[36]
AG4
SB_DQ[37]
AG3
SB_DQ[38]
AJ4
SB_DQ[39]
AH4
SB_DQ[40]
AK3
SB_DQ[41]
AK4
SB_DQ[42]
AM6
SB_DQ[43]
AN2
SB_DQ[44]
AK5
SB_DQ[45]
AK2
SB_DQ[46]
AM4
SB_DQ[47]
AM3
SB_DQ[48]
AP3
SB_DQ[49]
AN5
SB_DQ[50]
AT4
SB_DQ[51]
AN6
SB_DQ[52]
AN4
SB_DQ[53]
AN3
SB_DQ[54]
AT5
SB_DQ[55]
AT6
SB_DQ[56]
AN7
SB_DQ[57]
AP6
SB_DQ[58]
AP8
SB_DQ[59]
AT9
SB_DQ[60]
AT7
SB_DQ[61]
AP9
SB_DQ[62]
AR10
SB_DQ[63]
AT10
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_VTTVID1
VCCSENSE_R
VSSSENSE_R
VCCSENSE
VSSSENSE
VSS_SENSE_VTT
CPU_VID0
CPU_VID1
CPU_VID2
CPU_VID3
CPU_VID6
H_DPRSLPVR
CPU_VID4
CPU_VID5
H_PSI#
H_PSI# 54
CPU_VID0 54
CPU_VID1 54
CPU_VID2 54
CPU_VID3 54
CPU_VID4 54
CPU_VID5 54
CPU_VID6 54
H_DPRSLPVR 54
VCCSENSE 54
VSSSENSE 54
VTT_SENSE 52
IMVP_IMON 54
+CPU_CORE
+CPU_CORE
+CPU_CORE
+CPU_CORE
+CPU_CORE
+CPU_CORE
+1.05VS_VTT
+1.05VS_VTT
+CPU_CORE
+1.05VS_VTT
+1.05VS_VTT
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (4/6) PWR,Bypass
Custom
7 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (4/6) PWR,Bypass
Custom
7 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (4/6) PWR,Bypass
Custom
7 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
(Place these capacitors between inductor and socket on Bottom)
(Place these capacitors on CPU cavity, Bottom Layer)
TOP side (under inductor)
4 x 470uF(4.5mohm@100kHz; 4.0mohm@SRF)
(Place these capacitors on CPU cavity, Bottom Layer)
16X10uF 3m ohm/16
4X470uF 4m ohm/4
3m ohm/12
C,uF
MLCC 0805 X5R
+CPU-CORE
Decoupling
16X22uF
ESR, mohm
SPCAP,Polymer
Stuffing Option
2X470uF
H_VTTVID1 = low, 1.1V
H_VTTVID1 = high, 1.05V
48A Continuous 18A
(Place these capacitors under CPU socket, top layer)
CSC (Current Sense Configuration)
8/25
VTT Rail
Auburndale +1.1VS_VTT=1.05V
Clarksfield +1.1VS_VTT=1.1V
Peak 21A
WW15 MOW
R459 1K_0402_1% R459 1K_0402_1%
1 2
+
C268
330U_X_2VM_R6M
+
C268
330U_X_2VM_R6M
1
2
C270
22U_0805_6.3V6M
C270
22U_0805_6.3V6M
1
2
C155
10U_0805_6.3V6M
C155
10U_0805_6.3V6M
1
2
C262
10U_0805_6.3V6M
C262
10U_0805_6.3V6M
1
2
C222
22U_0805_6.3V6M
C222
22U_0805_6.3V6M
1
2
+
C134
330U_X_2VM_R6M
+
C134
330U_X_2VM_R6M
1
2
C652
10U_0805_6.3V6M
C652
10U_0805_6.3V6M
1
2
C679
10U_0805_6.3V6M
C679
10U_0805_6.3V6M
1
2
C223
10U_0805_6.3V6M
C223
10U_0805_6.3V6M
1
2
C286
10U_0805_6.3V6M
C286
10U_0805_6.3V6M
1
2
C157
22U_0805_6.3V6M
C157
22U_0805_6.3V6M
1
2
C677
10U_0805_6.3V6M
C677
10U_0805_6.3V6M
1
2
C676
10U_0805_6.3V6M
C676
10U_0805_6.3V6M
1
2
R441 1K_0402_1% R441 1K_0402_1%
1 2
R458 1K_0402_1%@R458 1K_0402_1%@
1 2
R440 1K_0402_1%@R440 1K_0402_1%@
1 2
C651
22U_0805_6.3V6M
C651
22U_0805_6.3V6M
1
2
C261
10U_0805_6.3V6M
C261
10U_0805_6.3V6M
1
2
R436 1K_0402_1% R436 1K_0402_1%
1 2
C666
22U_0805_6.3V6M
C666
22U_0805_6.3V6M
1
2
C284
10U_0805_6.3V6M
C284
10U_0805_6.3V6M
1
2C232
10U_0805_6.3V6M
C232
10U_0805_6.3V6M
1
2
C665
22U_0805_6.3V6M
C665
22U_0805_6.3V6M
1
2
R442 1K_0402_1%@R442 1K_0402_1%@
1 2
R456 1K_0402_1%@R456 1K_0402_1%@
1 2
R455 1K_0402_1% R455 1K_0402_1%
1 2
R450 0_0402_5% R450 0_0402_5%
1 2
C281
10U_0805_6.3V6M
C281
10U_0805_6.3V6M
1
2
C282
10U_0805_6.3V6M
C282
10U_0805_6.3V6M
1
2
R453 1K_0402_1%@R453 1K_0402_1%@
1 2
C668
22U_0805_6.3V6M
C668
22U_0805_6.3V6M
1
2
R523 0_0402_5% R523 0_0402_5%
1 2
C658
22U_0805_6.3V6M
C658
22U_0805_6.3V6M
1
2
C278
22U_0805_6.3V6M
C278
22U_0805_6.3V6M
1
2
R452 1K_0402_1%@R452 1K_0402_1%@
1 2
R448 100_0402_1%
R448 100_0402_1%
1 2
+
C667
330U_X_2VM_R6M
+
C667
330U_X_2VM_R6M
1
2
C275
10U_0805_6.3V6M
C275
10U_0805_6.3V6M
1
2
R449 0_0402_5% R449 0_0402_5%
1 2
R454 1K_0402_1% R454 1K_0402_1%
1 2
R451 1K_0402_1%@R451 1K_0402_1%@
1 2
T8
PAD
@T8
PAD
@
C274
10U_0805_6.3V6M
C274
10U_0805_6.3V6M
1
2
C231
22U_0805_6.3V6M
C231
22U_0805_6.3V6M
1
2
C257
10U_0805_6.3V6M
C257
10U_0805_6.3V6M
1
2
C288
10U_0805_6.3V6M
C288
10U_0805_6.3V6M
1
2
+
C97
330U_X_2VM_R6M
@
+
C97
330U_X_2VM_R6M
@
1
2
POWER
CPU CORE SUPPLY
1.1V RAIL POWER
SENSE LINES
CPU VIDS
JCPU1F
IC,AUB_CFD_rPGA,R1P0
CONN@
POWER
CPU CORE SUPPLY
1.1V RAIL POWER
SENSE LINES
CPU VIDS
JCPU1F
IC,AUB_CFD_rPGA,R1P0
CONN@
ISENSE AN35
VTT_SENSE B15
PSI# AN33
VID[0] AK35
VID[1] AK33
VID[2] AK34
VID[3] AL35
VID[4] AL33
VID[5] AM33
VID[6] AM35
PROC_DPRSLPVR AM34
VTT_SELECT G15
VCC_SENSE AJ34
VSS_SENSE_VTT A15
VCC1
AG35
VCC2
AG34
VCC3
AG33
VCC4
AG32
VCC5
AG31
VCC6
AG30
VCC7
AG29
VCC8
AG28
VCC9
AG27
VCC10
AG26
VCC11
AF35
VCC12
AF34
VCC13
AF33
VCC14
AF32
VCC15
AF31
VCC16
AF30
VCC17
AF29
VCC18
AF28
VCC19
AF27
VCC20
AF26
VCC21
AD35
VCC22
AD34
VCC23
AD33
VCC24
AD32
VCC25
AD31
VCC26
AD30
VCC27
AD29
VCC28
AD28
VCC29
AD27
VCC30
AD26
VCC31
AC35
VCC32
AC34
VCC33
AC33
VCC34
AC32
VCC35
AC31
VCC36
AC30
VCC37
AC29
VCC38
AC28
VCC39
AC27
VCC40
AC26
VCC41
AA35
VCC42
AA34
VCC43
AA33
VCC44
AA32
VCC45
AA31
VCC46
AA30
VCC47
AA29
VCC48
AA28
VCC49
AA27
VCC50
AA26
VCC51
Y35
VCC52
Y34
VCC53
Y33
VCC54
Y32
VCC55
Y31
VCC56
Y30
VCC57
Y29
VCC58
Y28
VCC59
Y27
VCC60
Y26
VCC61
V35
VCC62
V34
VCC63
V33
VCC64
V32
VCC65
V31
VCC66
V30
VCC67
V29
VCC68
V28
VCC69
V27
VCC70
V26
VCC71
U35
VCC72
U34
VCC73
U33
VCC74
U32
VCC75
U31
VCC76
U30
VCC77
U29
VCC78
U28
VCC79
U27
VCC80
U26
VCC81
R35
VCC82
R34
VCC83
R33
VCC84
R32
VCC85
R31
VCC86
R30
VCC87
R29
VCC88
R28
VCC89
R27
VCC90
R26
VCC91
P35
VCC92
P34
VCC93
P33
VCC94
P32
VCC95
P31
VCC96
P30
VCC97
P29
VCC98
P28
VCC99
P27
VCC100
P26
VTT0_33 AF10
VTT0_34 AE10
VTT0_35 AC10
VTT0_36 AB10
VTT0_37 Y10
VTT0_38 W10
VTT0_39 U10
VTT0_40 T10
VTT0_41 J12
VTT0_42 J11
VTT0_1 AH14
VTT0_2 AH12
VTT0_3 AH11
VTT0_4 AH10
VTT0_5 J14
VTT0_6 J13
VTT0_7 H14
VTT0_8 H12
VTT0_9 G14
VTT0_10 G13
VTT0_11 G12
VTT0_12 G11
VTT0_13 F14
VTT0_14 F13
VTT0_15 F12
VTT0_16 F11
VTT0_17 E14
VTT0_18 E12
VTT0_19 D14
VTT0_20 D13
VTT0_21 D12
VTT0_22 D11
VTT0_23 C14
VTT0_24 C13
VTT0_25 C12
VTT0_26 C11
VTT0_27 B14
VTT0_28 B12
VTT0_29 A14
VTT0_30 A13
VTT0_31 A12
VTT0_32 A11
VSS_SENSE AJ35
VTT0_43 J16
VTT0_44 J15
C258
10U_0805_6.3V6M
C258
10U_0805_6.3V6M
1
2
C276
22U_0805_6.3V6M
C276
22U_0805_6.3V6M
1
2
R444 1K_0402_1%@R444 1K_0402_1%@
1 2
R457 1K_0402_1% R457 1K_0402_1%
1 2
R438 1K_0402_1% R438 1K_0402_1%
1 2
C674
10U_0805_6.3V6M
C674
10U_0805_6.3V6M
1
2
+
C541
330U_X_2VM_R6M
+
C541
330U_X_2VM_R6M
1
2
R437 1K_0402_1% R437 1K_0402_1%
1 2
R439 1K_0402_1%@R439 1K_0402_1%@
1 2
C277
22U_0805_6.3V6M
C277
22U_0805_6.3V6M
1
2
C241
22U_0805_6.3V6M
C241
22U_0805_6.3V6M
1
2
C242
10U_0805_6.3V6M
C242
10U_0805_6.3V6M
1
2
+
C136
330U_X_2VM_R6M
+
C136
330U_X_2VM_R6M
1
2
R435 100_0402_1%
R435 100_0402_1%
1 2
C669
10U_0805_6.3V6M
C669
10U_0805_6.3V6M
1
2
C657
10U_0805_6.3V6M
C657
10U_0805_6.3V6M
1
2
R443 1K_0402_1% R443 1K_0402_1%
1 2
C256
22U_0805_6.3V6M
C256
22U_0805_6.3V6M
1
2
C269
10U_0805_6.3V6M
C269
10U_0805_6.3V6M
1
2
+
C251
330U_X_2VM_R6M
+
C251
330U_X_2VM_R6M
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
GFXVR_DPRSLPVR_R
+1.8VS_VCCSFR
GFXVR_EN
GFXVR_EN
VCC_AXG_SENSE 53
VSS_AXG_SENSE 53
GFXVR_VID_0 53
GFXVR_VID_1 53
GFXVR_VID_2 53
GFXVR_VID_3 53
GFXVR_VID_4 53
GFXVR_VID_5 53
GFXVR_VID_6 53
GFXVR_EN 53
GFXVR_DPRSLPVR 53
GFXVR_IMON 53
+VGFX_CORE
+1.05VS_VTT
+1.8VS
+1.05VS_VTT
+1.05VS_VTT
+1.05VS_VTT
+1.5V+1.5V_1
+1.5VS
+1.5V_1 +1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (5/6) PWR
Custom
8 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (5/6) PWR
Custom
8 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (5/6) PWR
Custom
8 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
15A
3A
0.6A
Short for +1.5VS to +1.5V_1
Reserved for +1.5V to +1.5V_1
40mil
11/03 add four 0.1u 0402
Intel suggest for S3 reduse
091211 EMI ADD 0.1U
C285
22U_0805_6.3V6M
C285
22U_0805_6.3V6M
1
2
J4
JUMP_43X118@
J4
JUMP_43X118@
11
2
2
C797
0.1U_0402_16V4Z
C797
0.1U_0402_16V4Z
1 2
C307
1U_0402_6.3V4Z
C307
1U_0402_6.3V4Z
1
2
C224
1U_0402_6.3V4Z
C224
1U_0402_6.3V4Z
1
2
C315
22U_0805_6.3V6M
C315
22U_0805_6.3V6M
1
2
R98 470_0402_5%
R98 470_0402_5%
1 2
C308
1U_0402_6.3V4Z
C308
1U_0402_6.3V4Z
1
2
C798
0.1U_0402_16V4Z
C798
0.1U_0402_16V4Z
1 2
C283
22U_0805_6.3V6M
C283
22U_0805_6.3V6M
1
2
R99 1K_0402_5%DISO@R99 1K_0402_5%DISO@
1 2
C799
0.1U_0402_16V4Z
C799
0.1U_0402_16V4Z
1 2
C610
0.1U_0402_16V4Z
C610
0.1U_0402_16V4Z
1
2
C310
1U_0402_6.3V4Z
C310
1U_0402_6.3V4Z
1
2
C233
22U_0805_6.3V6M
C233
22U_0805_6.3V6M
1
2
C800
0.1U_0402_16V4Z
C800
0.1U_0402_16V4Z
1 2
C253
22U_0805_6.3V6M
C253
22U_0805_6.3V6M
1
2
C267
10U_0805_6.3V6M
C267
10U_0805_6.3V6M
1
2
POWER
GRAPHICS VIDs
GRAPHICS
DDR3 - 1.5V RAILS
FDI PEG & DMI
SENSE
LINES
1.1V1.8V
JCPU1G
IC,AUB_CFD_rPGA,R1P0
CONN@
POWER
GRAPHICS VIDs
GRAPHICS
DDR3 - 1.5V RAILS
FDI PEG & DMI
SENSE
LINES
1.1V1.8V
JCPU1G
IC,AUB_CFD_rPGA,R1P0
CONN@
GFX_VID[0] AM22
GFX_VID[1] AP22
GFX_VID[2] AN22
GFX_VID[3] AP23
GFX_VID[4] AM23
GFX_VID[5] AP24
GFX_VID[6] AN24
GFX_VR_EN AR25
GFX_DPRSLPVR AT25
GFX_IMON AM24
VAXG_SENSE AR22
VSSAXG_SENSE AT22
VAXG1
AT21
VAXG2
AT19
VAXG3
AT18
VAXG4
AT16
VAXG5
AR21
VAXG6
AR19
VAXG7
AR18
VAXG8
AR16
VAXG9
AP21
VAXG10
AP19
VAXG11
AP18
VAXG12
AP16
VAXG13
AN21
VAXG14
AN19
VAXG15
AN18
VAXG16
AN16
VAXG17
AM21
VAXG18
AM19
VAXG19
AM18
VAXG20
AM16
VAXG21
AL21
VAXG22
AL19
VAXG23
AL18
VAXG24
AL16
VAXG25
AK21
VAXG26
AK19
VAXG27
AK18
VAXG28
AK16
VAXG29
AJ21
VAXG30
AJ19
VAXG31
AJ18
VAXG32
AJ16
VAXG33
AH21
VAXG34
AH19
VAXG35
AH18
VAXG36
AH16
VTT1_45
J24
VTT1_46
J23
VTT1_47
H25
VTT1_48
K26
VTT1_49
J27
VTT1_50
J26
VTT1_51
J25
VTT1_52
H27
VTT1_53
G28
VTT1_54
G27
VTT1_55
G26
VTT1_56
F26
VTT1_57
E26
VTT1_58
E25
VDDQ1 AJ1
VDDQ2 AF1
VDDQ3 AE7
VDDQ4 AE4
VDDQ5 AC1
VDDQ6 AB7
VDDQ7 AB4
VDDQ8 Y1
VDDQ9 W7
VDDQ10 W4
VDDQ11 U1
VDDQ12 T7
VDDQ13 T4
VDDQ14 P1
VDDQ15 N7
VDDQ16 N4
VDDQ17 L1
VDDQ18 H1
VTT0_59 P10
VTT0_60 N10
VTT0_61 L10
VTT0_62 K10
VCCPLL1 L26
VCCPLL2 L27
VCCPLL3 M26
VTT1_63 J22
VTT1_64 J20
VTT1_65 J18
VTT1_66 H21
VTT1_67 H20
VTT1_68 H19
C306
1U_0402_6.3V4Z
C306
1U_0402_6.3V4Z
1
2
C230
1U_0402_6.3V4Z
C230
1U_0402_6.3V4Z
1
2
C260
22U_0805_6.3V6M
C260
22U_0805_6.3V6M
1
2
+
C326
330U_D2_2V_Y
+
C326
330U_D2_2V_Y
1
2
C287
22U_0805_6.3V6M
C287
22U_0805_6.3V6M
1
2
C272
22U_0805_6.3V6M
UMA@
C272
22U_0805_6.3V6M
UMA@
1
2
C235
2.2U_0603_6.3V4Z
C235
2.2U_0603_6.3V4Z
1
2
R514
0_0402_5%
DISO@
R514
0_0402_5%
DISO@
12
+
C675
330U_X_2VM_R6M
UMA@
+
C675
330U_X_2VM_R6M
UMA@
1
2
R97
0_0805_5%
R97
0_0805_5%
1 2
C672
10U_0805_6.3V6M
UMA@
C672
10U_0805_6.3V6M
UMA@
1
2
J2
JUMP_43X118@
J2
JUMP_43X118@
11
2
2
J3
JUMP_43X118@
J3
JUMP_43X118@
11
2
2
C309
1U_0402_6.3V4Z
C309
1U_0402_6.3V4Z
1
2
C673
10U_0805_6.3V6M
UMA@
C673
10U_0805_6.3V6M
UMA@
1
2
C234
4.7U_0805_10V4Z
C234
4.7U_0805_10V4Z
1
2
C303
22U_0805_6.3V6M
C303
22U_0805_6.3V6M
1
2
R92 0_0402_5% R92 0_0402_5%
1 2
C250
22U_0805_6.3V6M
UMA@
C250
22U_0805_6.3V6M
UMA@
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_NCTF1
H_NCTF2
H_NCTF6
H_NCTF7
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (6/6) VSS
Custom
9 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (6/6) VSS
Custom
9 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PROCESSOR (6/6) VSS
Custom
9 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
T14
PAD
@T14
PAD
@
VSS
JCPU1H
IC,AUB_CFD_rPGA,R1P0
CONN@
VSS
JCPU1H
IC,AUB_CFD_rPGA,R1P0
CONN@
VSS1
AT20
VSS2
AT17
VSS3
AR31
VSS4
AR28
VSS5
AR26
VSS6
AR24
VSS7
AR23
VSS8
AR20
VSS9
AR17
VSS10
AR15
VSS11
AR12
VSS12
AR9
VSS13
AR6
VSS14
AR3
VSS15
AP20
VSS16
AP17
VSS17
AP13
VSS18
AP10
VSS19
AP7
VSS20
AP4
VSS21
AP2
VSS22
AN34
VSS23
AN31
VSS24
AN23
VSS25
AN20
VSS26
AN17
VSS27
AM29
VSS28
AM27
VSS29
AM25
VSS30
AM20
VSS31
AM17
VSS32
AM14
VSS33
AM11
VSS34
AM8
VSS35
AM5
VSS36
AM2
VSS37
AL34
VSS38
AL31
VSS39
AL23
VSS40
AL20
VSS41
AL17
VSS42
AL12
VSS43
AL9
VSS44
AL6
VSS45
AL3
VSS46
AK29
VSS47
AK27
VSS48
AK25
VSS49
AK20
VSS50
AK17
VSS51
AJ31
VSS52
AJ23
VSS53
AJ20
VSS54
AJ17
VSS55
AJ14
VSS56
AJ11
VSS57
AJ8
VSS58
AJ5
VSS59
AJ2
VSS60
AH35
VSS61
AH34
VSS62
AH33
VSS63
AH32
VSS64
AH31
VSS65
AH30
VSS66
AH29
VSS67
AH28
VSS68
AH27
VSS69
AH26
VSS70
AH20
VSS71
AH17
VSS72
AH13
VSS73
AH9
VSS74
AH6
VSS75
AH3
VSS76
AG10
VSS77
AF8
VSS78
AF4
VSS79
AF2
VSS80
AE35
VSS81 AE34
VSS82 AE33
VSS83 AE32
VSS84 AE31
VSS85 AE30
VSS86 AE29
VSS87 AE28
VSS88 AE27
VSS89 AE26
VSS90 AE6
VSS91 AD10
VSS92 AC8
VSS93 AC4
VSS94 AC2
VSS95 AB35
VSS96 AB34
VSS97 AB33
VSS98 AB32
VSS99 AB31
VSS100 AB30
VSS101 AB29
VSS102 AB28
VSS103 AB27
VSS104 AB26
VSS105 AB6
VSS106 AA10
VSS107 Y8
VSS108 Y4
VSS109 Y2
VSS110 W35
VSS111 W34
VSS112 W33
VSS113 W32
VSS114 W31
VSS115 W30
VSS116 W29
VSS117 W28
VSS118 W27
VSS119 W26
VSS120 W6
VSS121 V10
VSS122 U8
VSS123 U4
VSS124 U2
VSS125 T35
VSS126 T34
VSS127 T33
VSS128 T32
VSS129 T31
VSS130 T30
VSS131 T29
VSS132 T28
VSS133 T27
VSS134 T26
VSS135 T6
VSS136 R10
VSS137 P8
VSS138 P4
VSS139 P2
VSS140 N35
VSS141 N34
VSS142 N33
VSS143 N32
VSS144 N31
VSS145 N30
VSS146 N29
VSS147 N28
VSS148 N27
VSS149 N26
VSS150 N6
VSS151 M10
VSS152 L35
VSS153 L32
VSS154 L29
VSS155 L8
VSS156 L5
VSS157 L2
VSS158 K34
VSS159 K33
VSS160 K30
T15
PAD
@T15
PAD
@
T19
PAD
@T19
PAD
@
T18
PAD
@T18
PAD
@
VSS
NCTF
JCPU1I
IC,AUB_CFD_rPGA,R1P0
CONN@
VSS
NCTF
JCPU1I
IC,AUB_CFD_rPGA,R1P0
CONN@
VSS161
K27
VSS162
K9
VSS163
K6
VSS164
K3
VSS165
J32
VSS166
J30
VSS167
J21
VSS168
J19
VSS169
H35
VSS170
H32
VSS171
H28
VSS172
H26
VSS173
H24
VSS174
H22
VSS175
H18
VSS176
H15
VSS177
H13
VSS178
H11
VSS179
H8
VSS180
H5
VSS181
H2
VSS182
G34
VSS183
G31
VSS184
G20
VSS185
G9
VSS186
G6
VSS187
G3
VSS188
F30
VSS189
F27
VSS190
F25
VSS191
F22
VSS192
F19
VSS193
F16
VSS194
E35
VSS195
E32
VSS196
E29
VSS197
E24
VSS198
E21
VSS199
E18
VSS200
E13
VSS201
E11
VSS202
E8
VSS203
E5
VSS204
E2
VSS205
D33
VSS206
D30
VSS207
D26
VSS208
D9
VSS209
D6
VSS210
D3
VSS211
C34
VSS212
C32
VSS213
C29
VSS214
C28
VSS215
C24
VSS216
C22
VSS217
C20
VSS218
C19
VSS219
C16
VSS220
B31
VSS221
B25
VSS222
B21
VSS223
B18
VSS224
B17
VSS225
B13
VSS226
B11
VSS227
B8
VSS228
B6
VSS229
B4
VSS230
A29
VSS_NCTF1 AT35
VSS_NCTF2 AT1
VSS_NCTF3 AR34
VSS_NCTF4 B34
VSS_NCTF5 B2
VSS_NCTF6 B1
VSS_NCTF7 A35
VSS231
A27
VSS232
A23
VSS233
A9
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_CKE0
DDR_A_D59
DDR_A_MA3
D_CK_SCLK
DDR_A_CS1#
DDR_A_D39
DDR_A_BS1
DDR_A_WE#
DDR_A_MA7
DDR_A_MA0
DDR_A_DQS7
DDR_A_D57
DDR_A_D46
DDR_A_DQS#5
DDR_A_D51
DDR_A_DM4
DDR_A_D44DDR_A_D44
DDR_A_RAS#
DDR_A_D33
DDR_A_D58
DDR_A_DM5
DDR_A_MA8
DDR_A_CS0#
DDR_A_MA6
DDR_A_MA10
DDR_A_DQS#7
DDR_A_DQS#6
DDR_A_D40
DDR_A_MA9
DDR_A_DQS#4
DDR_A_D52
DDR_A_DQS5
DDR_A_D54
DDR_A_D49
DDR_A_BS2
DDR_A_D45
DDR_A_DM7
DDR_A_MA1
DDR_A_D60
DDR_A_BS0
DDR_A_CAS# DDR_A_ODT0
DDR_A_D37
DDR_A_MA5
DDR_A_MA14
DDR_A_D55
DDR_A_MA4
DDR_A_D62
DDR_A_D56
DDR_A_D53
DDR_A_D47
DDR_A_ODT1
DDR_A_D43
DDR_A_D34
DDR_A_CLK1
DDR_A_CLK1#
DDR_A_D48
D_CK_SDATA
DDR_A_D38
DDR_A_CLK0
DDR_A_CLK0#
DDR_A_D32
DDR_A_MA13
DDR_A_MA11
DDR_A_D50
DDR_A_D61
DDR_A_MA2
DDR_A_D41
DDR_A_D36
DDR_A_D63
DDR_A_DQS6
DDR_A_D35
DDR_A_MA12
DDR_A_DQS4
DDR_A_DM6
DDR_A_D42
DDR_A_CKE1
PM_EXTTS#0_1
DDR_A_MA15
DIMM_DRAMRST#
RST_GATE
DDR_VREF_CA_DIMMA
DDR_A_D5
DDR_A_D22
DDR_A_D14
DDR_A_DQS#0
DDR_A_D31
DDR_A_D12
DDR_A_D6
DDR_A_DQS0
DDR_A_DM2
DDR_A_DM1
DDR_A_D28
DDR_A_D4
DDR_A_D30
DDR_A_DQS3
DIMM_DRAMRST#
DDR_A_D29
DDR_A_D7
DDR_A_D13
DDR_A_D20
DDR_A_D21
DDR_A_D15
DDR_A_D23
DDR_A_DQS#3
DDR_A_D26
DDR_A_D2
DDR_A_D25
DDR_A_D27
DDR_A_D0
DDR_A_DM0
DDR_A_D19
DDR_A_DQS2
DDR_A_D10
DDR_A_D3
DDR_A_D1
DDR_A_D16
DDR_A_DM3
DDR_A_D9
DDR_A_DQS#1
DDR_A_D24
DDR_A_D18
DDR_A_DQS#2
DDR_A_D11
DDR_A_D8
DDR_A_DQS1
DDR_A_D17
DDR_A_CKE06
DDR_A_CS1#6
DDR_A_BS1 6
DDR_A_WE#6
DDR_A_RAS# 6
DDR_A_CS0# 6
DDR_A_BS26
DDR_A_BS06
DDR_A_CAS#6 DDR_A_ODT0 6
DDR_A_ODT1 6
DDR_A_CLK1# 6
DDR_A_CLK1 6
DDR_A_CLK06
DDR_A_CLK0#6
DDR_A_CKE1 6
PM_EXTTS#0_1 5,11
D_CK_SDATA 11,12
D_CK_SCLK 11,12
DDR_A_DQS#[0..7]6
DDR_A_DQS[0..7]6
DDR_A_D[0..63]6
DDR_A_DM[0..7]6
DDR_A_MA[0..15]6
SM_DRAMRST#5
RST_GATE18
DIMM_DRAMRST# 11
+0.75VS
+1.5V +1.5V
+DIMM_VREFCA
+3VS
+1.5V
+0.75VS
+DIMM_VREFDQA
+1.5V
+DIMM_VREFCA
+1.5V
+1.5V
+DIMM_VREFDQA
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
DDRIII-SODIMM SLOT1
Custom
10 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
DDRIII-SODIMM SLOT1
Custom
10 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
DDRIII-SODIMM SLOT1
Custom
10 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
DDR3 SO-DIMM A
Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA
Layout Note:
Place near JDIMM1.203 & JDIMM1.204
Layout Note:
Place near JDIMM1
DIMMA VREFDQ M1 Circuit
DIMMA & DIMMB VREFCA circuit
#425302
CP_S3PowerReduction
WhitePaper_Rev1.0
H=8mm
20mil
20mil
20mil
R217
10K_0402_5%
R217
10K_0402_5%
12
R203
1K_0402_1%
R203
1K_0402_1%
12
G
D
S
Q17
BSS138LT1G_SOT23-3
G
D
S
Q17
BSS138LT1G_SOT23-3
2
13
R274
1K_0402_1%
R274
1K_0402_1%
12
C401
0.1U_0402_16V4Z
C401
0.1U_0402_16V4Z
1
2
R218 10K_0402_5% R218 10K_0402_5%
1 2
C388
1U_0402_6.3V4Z
C388
1U_0402_6.3V4Z
1
2
C358
2.2U_0603_6.3V4Z
C358
2.2U_0603_6.3V4Z
1
2
C406
10U_0805_6.3V6M
C406
10U_0805_6.3V6M
1
2
C403
2.2U_0603_6.3V4Z
C403
2.2U_0603_6.3V4Z
1
2
C397
1U_0402_6.3V4Z
C397
1U_0402_6.3V4Z
1
2
R222
1K_0402_1%
R222
1K_0402_1%
12
R227
1K_0402_1%
R227
1K_0402_1%
12
+
C425
330U_2.5V_M_R15
@
+
C425
330U_2.5V_M_R15
@
12
C361
0.1U_0402_16V4Z
C361
0.1U_0402_16V4Z
1
2
C396
1U_0402_6.3V4Z
C396
1U_0402_6.3V4Z
1
2
C394
10U_0805_6.3V6M
C394
10U_0805_6.3V6M
1
2
C400
0.1U_0402_16V4Z
C400
0.1U_0402_16V4Z
1
2
C398
0.1U_0402_16V4Z
C398
0.1U_0402_16V4Z
1
2
C404
10U_0805_6.3V6M
C404
10U_0805_6.3V6M
1
2
JDIMM1
FOX_AS0A626-U8RN-7F
JDIMM1
FOX_AS0A626-U8RN-7F
VREF_DQ
1VSS1 2
VSS2
3DQ4 4
DQ0
5DQ5 6
DQ1
7VSS3 8
VSS4
9DQS#0 10
DM0
11 DQS0 12
VSS5
13 VSS6 14
DQ2
15 DQ6 16
DQ3
17 DQ7 18
VSS7
19 VSS8 20
DQ8
21 DQ12 22
DQ9
23 DQ13 24
VSS9
25 VSS10 26
DQS#1
27 DM1 28
DQS1
29 RESET# 30
VSS11
31 VSS12 32
DQ10
33 DQ14 34
DQ11
35 DQ15 36
VSS13
37 VSS14 38
DQ16
39 DQ20 40
DQ17
41 DQ21 42
VSS15
43 VSS16 44
DQS#2
45 DM2 46
DQS2
47 VSS17 48
VSS18
49 DQ22 50
DQ18
51 DQ23 52
DQ19
53 VSS19 54
VSS20
55 DQ28 56
DQ24
57 DQ29 58
DQ25
59 VSS21 60
VSS22
61 DQS#3 62
DM3
63 DQS3 64
VSS23
65 VSS24 66
DQ26
67 DQ30 68
DQ27
69 DQ31 70
VSS25
71 VSS26 72
A12/BC#
83 A11 84
A9
85 A7 86
VDD5
87 VDD6 88
A8
89 A6 90
CKE0
73 CKE1 74
VDD1
75 VDD2 76
NC1
77 A15 78
BA2
79 A14 80
VDD3
81 VDD4 82
A5
91 A4 92
VDD7
93 VDD8 94
A3
95 A2 96
A1
97 A0 98
VDD9
99 VDD10 100
CK0
101 CK1 102
CK0#
103 CK1# 104
VDD11
105 VDD12 106
A10/AP
107 BA1 108
BA0
109 RAS# 110
VDD13
111 VDD14 112
WE#
113 S0# 114
CAS#
115 ODT0 116
VDD15
117 VDD16 118
A13
119 ODT1 120
S1#
121 NC2 122
VDD17
123 VDD18 124
NCTEST
125 VREF_CA 126
VSS27
127 VSS28 128
DQ32
129 DQ36 130
DQ33
131 DQ37 132
VSS29
133 VSS30 134
DQS#4
135 DM4 136
DQS4
137 VSS31 138
VSS32
139 DQ38 140
DQ34
141 DQ39 142
DQ35
143 VSS33 144
VSS34
145 DQ44 146
DQ40
147 DQ45 148
DQ41
149 VSS35 150
VSS36
151 DQS#5 152
DM5
153 DQS5 154
VSS37
155 VSS38 156
DQ42
157 DQ46 158
DQ43
159 DQ47 160
VSS39
161 VSS40 162
DQ48
163 DQ52 164
DQ49
165 DQ53 166
VSS41
167 VSS42 168
DQS#6
169 DM6 170
DQS6
171 VSS43 172
VSS44
173 DQ54 174
DQ50
175 DQ55 176
DQ51
177 VSS45 178
VSS46
179 DQ60 180
DQ56
181 DQ61 182
DQ57
183 VSS47 184
VSS48
185 DQS#7 186
DM7
187 DQS7 188
VSS49
189 VSS50 190
DQ58
191 DQ62 192
DQ59
193 DQ63 194
VSS51
195 VSS52 196
SA0
197 EVENT# 198
VDDSPD
199 SDA 200
SA1
201 SCL 202
VTT1
203 VTT2 204
G1
205 G2 206
R202 0_0402_5% R202 0_0402_5% 1 2
C355
10U_0805_6.3V6M
C355
10U_0805_6.3V6M
1
2
R254
0_0402_5%
@
R254
0_0402_5%
@
1 2
C362
0.1U_0402_16V4Z
C362
0.1U_0402_16V4Z
1
2
C356
10U_0805_6.3V6M
C356
10U_0805_6.3V6M
1
2
C391
1U_0402_6.3V4Z
C391
1U_0402_6.3V4Z
1
2
C405
10U_0805_6.3V6M
C405
10U_0805_6.3V6M
1
2
C402
2.2U_0603_6.3V4Z
C402
2.2U_0603_6.3V4Z
1
2
R201
1K_0402_1%
R201
1K_0402_1%
12
C399
0.1U_0402_16V4Z
C399
0.1U_0402_16V4Z
1
2
C422
0.047U_0402_16V7K
C422
0.047U_0402_16V7K
1 2
C354
10U_0805_6.3V6M
C354
10U_0805_6.3V6M
1
2
C363
0.1U_0402_16V4Z
C363
0.1U_0402_16V4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_B_D26
DDR_B_D2
DDR_B_D5
DDR_B_D22
DDR_B_D25
DDR_B_D14
DDR_B_DQS#0
DDR_B_D31
DDR_B_D12
DDR_B_D6
DDR_B_DQS0
DDR_B_DM2
DDR_B_DM1
DDR_B_D0
DDR_B_D28
DDR_B_DM0
DDR_B_D19
DDR_B_D4
DDR_B_D30
DDR_B_DQS2
DDR_B_DQS3
DDR_B_D10
DDR_B_D27
DDR_B_D3
DIMM_DRAMRST#
DDR_B_D1
DDR_B_D16
DDR_B_D29
DDR_B_DM3
DDR_B_D9
DDR_B_D7
DDR_B_D13
DDR_B_D20
DDR_B_DQS#1
DDR_B_D21
DDR_B_D24
DDR_B_D15
DDR_B_D23DDR_B_D18
DDR_B_DQS#2
DDR_B_D11
DDR_B_DQS#3
DDR_B_D8
DDR_B_DQS1
DDR_B_D17
DDR_B_MA12
DDR_B_CKE0
DDR_B_MA3
DDR_B_CS1#
DDR_B_WE#
DDR_B_MA8
DDR_B_MA10
DDR_B_MA9
DDR_B_BS2
DDR_B_MA1
DDR_B_BS0
DDR_B_CAS#
DDR_B_MA5
DDR_B_CLK0
DDR_B_CLK0#
DDR_B_MA13
DDR_B_DQS6
DDR_B_D35
DDR_B_DQS4
DDR_B_D42
DDR_B_D59
DDR_B_D57
DDR_B_D51
DDR_B_D33
DDR_B_D58
DDR_B_DM5
DDR_B_DQS#6
DDR_B_D40
DDR_B_DQS#4
DDR_B_D49
DDR_B_DM7
DDR_B_D56
DDR_B_D43
DDR_B_D34
DDR_B_D48
DDR_B_D32
DDR_B_D50
DDR_B_D41
DDR_B_CKE1
DDR_B_BS1
DDR_B_MA7
DDR_B_MA0
DDR_B_RAS#
DDR_B_CS0#
DDR_B_MA6
DDR_B_ODT0
DDR_B_MA14
DDR_B_MA4
DDR_B_ODT1
DDR_B_CLK1
DDR_B_CLK1#
DDR_B_MA11
DDR_B_MA2
DDR_B_MA15
DDR_B_D62
DDR_B_D36
DDR_B_DM6
DDR_B_D39
DDR_B_DQS7
DDR_B_D46
DDR_B_DQS#5
DDR_B_DM4
DDR_B_D44
DDR_B_DQS#7
DDR_B_D52
DDR_B_DQS5
DDR_B_D54
DDR_B_D45
DDR_B_D60
DDR_B_D37
DDR_B_D55
DDR_B_D63
DDR_B_D53
DDR_B_D47
DDR_B_D38
DDR_B_D61
D_CK_SCLK
D_CK_SDATA
PM_EXTTS#0_1
DDR_VREF_CA_DIMMB
DDR_B_DQS#[0..7]6
DDR_B_DQS[0..7]6
DDR_B_D[0..63]6
DDR_B_MA[0..15]6
DDR_B_DM[0..7]6
DIMM_DRAMRST# 10
DDR_B_CKE06
DDR_B_CS1#6
DDR_B_WE#6
DDR_B_BS26
DDR_B_BS06
DDR_B_CAS#6
DDR_B_CLK06
DDR_B_CLK0#6
DDR_B_CKE1 6
DDR_B_BS1 6
DDR_B_RAS# 6
DDR_B_CS0# 6
DDR_B_ODT0 6
DDR_B_ODT1 6
DDR_B_CLK1# 6
DDR_B_CLK1 6
PM_EXTTS#0_1 5,10
D_CK_SDATA 10,12
D_CK_SCLK 10,12
+1.5V
+1.5V
+1.5V
+0.75VS
+DIMM_VREFDQB
+1.5V
+0.75VS
+3VS
+DIMM_VREFCA
+DIMM_VREFDQB
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
DDRIII-SODIMM SLOT2
Custom
11 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
DDRIII-SODIMM SLOT2
Custom
11 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
DDRIII-SODIMM SLOT2
Custom
11 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
DDR3 SO-DIMM B
2008/9/8 #400755
Calpella Clarksfield
DDR3 SO-DIMM
VREFDQ Platform
Design Guide Change Details
Layout Note:
Place near JDIMM2
Layout Note:
Place near JDIMM2.203 & JDIMM2.204
Layout Note: Place these 4 Caps near Command
and Control signals of DIMMB
DIMMB VREFDQ M1 Circuit
H=4mm
20mil
20mil
C427
1U_0402_6.3V4Z
C427
1U_0402_6.3V4Z
1
2
R279 10K_0402_5% R279 10K_0402_5%
1 2
C429
0.1U_0402_16V4Z
C429
0.1U_0402_16V4Z
1
2
R270 0_0402_5% R270 0_0402_5% 1 2
JDIMM2
FOX_AS0A626-U4RN-7F
CONN@
JDIMM2
FOX_AS0A626-U4RN-7F
CONN@
VREF_DQ
1VSS1 2
VSS2
3DQ4 4
DQ0
5DQ5 6
DQ1
7VSS3 8
VSS4
9DQS#0 10
DM0
11 DQS0 12
VSS5
13 VSS6 14
DQ2
15 DQ6 16
DQ3
17 DQ7 18
VSS7
19 VSS8 20
DQ8
21 DQ12 22
DQ9
23 DQ13 24
VSS9
25 VSS10 26
DQS#1
27 DM1 28
DQS1
29 RESET# 30
VSS11
31 VSS12 32
DQ10
33 DQ14 34
DQ11
35 DQ15 36
VSS13
37 VSS14 38
DQ16
39 DQ20 40
DQ17
41 DQ21 42
VSS15
43 VSS16 44
DQS#2
45 DM2 46
DQS2
47 VSS17 48
VSS18
49 DQ22 50
DQ18
51 DQ23 52
DQ19
53 VSS19 54
VSS20
55 DQ28 56
DQ24
57 DQ29 58
DQ25
59 VSS21 60
VSS22
61 DQS#3 62
DM3
63 DQS3 64
VSS23
65 VSS24 66
DQ26
67 DQ30 68
DQ27
69 DQ31 70
VSS25
71 VSS26 72
A12/BC#
83 A11 84
A9
85 A7 86
VDD5
87 VDD6 88
A8
89 A6 90
CKE0
73 CKE1 74
VDD1
75 VDD2 76
NC1
77 A15 78
BA2
79 A14 80
VDD3
81 VDD4 82
A5
91 A4 92
VDD7
93 VDD8 94
A3
95 A2 96
A1
97 A0 98
VDD9
99 VDD10 100
CK0
101 CK1 102
CK0#
103 CK1# 104
VDD11
105 VDD12 106
A10/AP
107 BA1 108
BA0
109 RAS# 110
VDD13
111 VDD14 112
WE#
113 S0# 114
CAS#
115 ODT0 116
VDD15
117 VDD16 118
A13
119 ODT1 120
S1#
121 NC2 122
VDD17
123 VDD18 124
NCTEST
125 VREF_CA 126
VSS27
127 VSS28 128
DQ32
129 DQ36 130
DQ33
131 DQ37 132
VSS29
133 VSS30 134
DQS#4
135 DM4 136
DQS4
137 VSS31 138
VSS32
139 DQ38 140
DQ34
141 DQ39 142
DQ35
143 VSS33 144
VSS34
145 DQ44 146
DQ40
147 DQ45 148
DQ41
149 VSS35 150
VSS36
151 DQS#5 152
DM5
153 DQS5 154
VSS37
155 VSS38 156
DQ42
157 DQ46 158
DQ43
159 DQ47 160
VSS39
161 VSS40 162
DQ48
163 DQ52 164
DQ49
165 DQ53 166
VSS41
167 VSS42 168
DQS#6
169 DM6 170
DQS6
171 VSS43 172
VSS44
173 DQ54 174
DQ50
175 DQ55 176
DQ51
177 VSS45 178
VSS46
179 DQ60 180
DQ56
181 DQ61 182
DQ57
183 VSS47 184
VSS48
185 DQS#7 186
DM7
187 DQS7 188
VSS49
189 VSS50 190
DQ58
191 DQ62 192
DQ59
193 DQ63 194
VSS51
195 VSS52 196
SA0
197 EVENT# 198
VDDSPD
199 SDA 200
SA1
201 SCL 202
VTT1
203 VTT2 204
G1
205 G2 206
R281
1K_0402_1%
R281
1K_0402_1%
12
C411
10U_0805_6.3V6M
C411
10U_0805_6.3V6M
1
2
C432
2.2U_0603_6.3V4Z
C432
2.2U_0603_6.3V4Z
1
2
C415
0.1U_0402_16V4Z
C415
0.1U_0402_16V4Z
1
2
C433
2.2U_0603_6.3V4Z
C433
2.2U_0603_6.3V4Z
1
2
+
C395
330U_2.5V_M_R15
+
C395
330U_2.5V_M_R15
12
R282
1K_0402_1%
R282
1K_0402_1%
12
C413
1U_0402_6.3V4Z
C413
1U_0402_6.3V4Z
1
2
C437
10U_0805_6.3V6M
C437
10U_0805_6.3V6M
1
2
C428
0.1U_0402_16V4Z
C428
0.1U_0402_16V4Z
1
2
C426
1U_0402_6.3V4Z
C426
1U_0402_6.3V4Z
1
2
C417
0.1U_0402_16V4Z
C417
0.1U_0402_16V4Z
1
2
C418
10U_0805_6.3V6M
C418
10U_0805_6.3V6M
1
2
C431
0.1U_0402_16V4Z
C431
0.1U_0402_16V4Z
1
2
C430
0.1U_0402_16V4Z
C430
0.1U_0402_16V4Z
1
2
C420
10U_0805_6.3V6M
C420
10U_0805_6.3V6M
1
2
C416
10U_0805_6.3V6M
C416
10U_0805_6.3V6M
1
2
C412
1U_0402_6.3V4Z
C412
1U_0402_6.3V4Z
1
2
C419
0.1U_0402_16V4Z
C419
0.1U_0402_16V4Z
1
2
C435
10U_0805_6.3V6M
C435
10U_0805_6.3V6M
1
2
C436
10U_0805_6.3V6M
C436
10U_0805_6.3V6M
1
2
R278 10K_0402_5%
R278 10K_0402_5%
1 2
C414
2.2U_0603_6.3V4Z
C414
2.2U_0603_6.3V4Z
1
2
A
A
B
B
C
C
D
D
E
E
F
F
G
G
H
H
1 1
2 2
3 3
4 4
H_STP_CPU#
CLK_XTAL_OUT
CLK_XTAL_IN
CK505_PW RGD
D_CK_SCLK
D_CK_SDATA
REF_0/CPU_SEL
H_STP_CPU#
REF_0/CPU_SEL
D_CK_SCLK
D_CK_SDATA
CLK_XTAL_OUT
CLK_XTAL_IN
CK505_PW RGD
CLK_BUF_DREF_96M
CLK_BUF_DREF_96M#
CLK_BUF_CPU_DMI#
CLK_BUF_CPU_DMI
CLK_BUF_PCIE_SATA
CLK_BUF_PCIE_SATA#
CLK_BUF_CPU_BCLK
CLK_BUF_CPU_BCLK#
27M_CLK
27M_CLK_SS
PCH_SMBDATA14,21,35
PCH_SMBCLK14,21,35
D_CK_SCLK 10,11
D_CK_SDATA 10,11
CLK_ENABLE# 54
VGATE 15,54
CLK_BUF_ICH_14M 14CLK_BUF_DREF_96M14
CLK_BUF_DREF_96M#14
CLK_BUF_PCIE_SATA#14
CLK_BUF_PCIE_SATA14
CLK_BUF_CPU_DMI14
CLK_BUF_CPU_DMI#14
CLK_BUF_CPU_BCLK 14
CLK_BUF_CPU_BCLK# 14
VGA_CLK_27M23
+3VS
+CLK_1.05VS
+1.05VS_VTT
+3VS
+3VS
+3VS
+3VS
+CLK_1.05VS
+CLK_3VS
+3VS
+CLK_3VS
+3VS
+CLK_1.5VS
+1.5VS
+CLK_1.5VS
+CLK_3VS
+CLK_1.5VS
+CLK_1.05VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Clock Generator (CK505)
Custom
12 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Clock Generator (CK505)
Custom
12 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Clock Generator (CK505)
Custom
12 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
1
CPU_1PIN 30 CPU_0
0 133MHz
(Default) 133MHz
100MHz 100MHz
Clock Generator
Silego Have Internal Pull-Up
IDT: 9LRS3199AKLFT, SA000030P00
SILEGO: SLG8SP587V(WF), SA00002XY10
IDT Have Internal Pull-Down
IDT SA00003HR00
Change to 5x3.2
IDT: 9LVS3199AKLFT, SA00003HR00
Realtek: RTM890N-631-VB-GRT, SA00003HQ10
Low Power:
40mil 40mil
40mil
IDT 9LVS3199AKLFT NC
FOR Realtek
SM010014520 3000ma 220ohm@100mhz DCR 0.04
SM010014520 3000ma 220ohm@100mhz DCR 0.04
SM010014520 3000ma 220ohm@100mhz DCR 0.04
R693
10K_0402_5%
R693
10K_0402_5%
1 2
C774
10U_0805_10V4Z
C774
10U_0805_10V4Z
1
2
R682 33_0402_5% R682 33_0402_5%
1 2
R677
4.7K_0402_5%
R677
4.7K_0402_5%
1 2
G
D
S
Q45
2N7002E-T1-GE3_SOT23-3
G
D
S
Q45
2N7002E-T1-GE3_SOT23-3
2
1 3
L76
FBMA-L11-201209-221LMA30T_0805
L76
FBMA-L11-201209-221LMA30T_0805
12
C750
0.1U_0402_16V4Z
C750
0.1U_0402_16V4Z
1
2
Y4
14.31818MHZ 20PF 7A14300003
Y4
14.31818MHZ 20PF 7A14300003
12
R678
4.7K_0402_5%
R678
4.7K_0402_5%
1 2
C742
0.1U_0402_16V4Z
C742
0.1U_0402_16V4Z
1
2
C755
27P_0402_50V8J
C755
27P_0402_50V8J
12
U47
SLG8SP587VTR_QFN32_5X5
U47
SLG8SP587VTR_QFN32_5X5
CPU_1# 19
SATA
10
CKPWRGD/PD# 25
DOT_96#
4
CPU_0# 22
XTAL_OUT 27
VSS_REF 26
VDD_CPU 24
CPU_0 23
27MHZ_SS
7
XTAL_IN 28
27MHZ
6
USB_48
8
CPU_1 20
VSS_CPU 21
VDD_CPU_IO 18
VDD_USB_48
1
VSS_48M
2
REF_0/CPU_SEL 30
SDA 31
SCL 32
VDD_27
5
VSS_27M
9
SATA#
11
VSS_SRC
12
SRC_1
13
SRC_1#
14
VDD_SRC_IO
15
VDD_SRC 17
VDD_REF 29
DOT_96
3
CPU_STOP#
16
TGND
33
C781
10U_0805_10V4Z
C781
10U_0805_10V4Z
1
2
G
D
S
Q46
2N7002E-T1-GE3_SOT23-3
G
D
S
Q46
2N7002E-T1-GE3_SOT23-3
2
1 3
C741
0.1U_0402_16V4Z
C741
0.1U_0402_16V4Z
1
2
C782
10U_0805_10V4Z
C782
10U_0805_10V4Z
1
2
L75
FBMA-L11-201209-221LMA30T_0805
L75
FBMA-L11-201209-221LMA30T_0805
12
R691
0_0402_5%
@
R691
0_0402_5%
@
1 2
C757
0.1U_0402_16V4Z
C757
0.1U_0402_16V4Z
1
2
C768
10U_0805_10V4Z
C768
10U_0805_10V4Z
1
2
R719 33_0402_5%@R719 33_0402_5%@
1 2
C771
0.1U_0402_16V4Z
C771
0.1U_0402_16V4Z
1
2
R683 10K_0402_5% R683 10K_0402_5%
1 2
R679 33_0402_5%@R679 33_0402_5%@
1 2
C769
0.1U_0402_16V4Z
C769
0.1U_0402_16V4Z
1
2
L74
FBMA-L11-201209-221LMA30T_0805
@
L74
FBMA-L11-201209-221LMA30T_0805
@
12
R690 10K_0402_5% R690 10K_0402_5%
1 2
C740
10U_0805_10V4Z
C740
10U_0805_10V4Z
1
2
C762
27P_0402_50V8J
C762
27P_0402_50V8J
12
C737
10U_0805_10V4Z
C737
10U_0805_10V4Z
1
2
G
D
S
Q48
2N7002E-T1-GE3_SOT23-3
G
D
S
Q48
2N7002E-T1-GE3_SOT23-3
2
13
C770
0.1U_0402_16V4Z
C770
0.1U_0402_16V4Z
1
2
L69
FBMA-L11-201209-221LMA30T_0805
L69
FBMA-L11-201209-221LMA30T_0805
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCH_RTCX1
PCH_RTCRST#
PCH_SRTCRST#
PCH_INTVRMEN
SM_INTRUDER#
PCH_RTCRST#
PCH_SRTCRST#
HDA_BITCLK_PCH
HDA_SYNC_PCH
HDA_RST_PCH#
HDA_SDOUT_PCH
PCH_JTAG_TCK
LPC_AD0
LPC_FRAME#
LPC_AD3
LPC_AD2
LPC_AD1
SERIRQ
SATA_PTX_DRX_N0
SATA_DTX_C_PRX_P0
SATA_DTX_C_PRX_N0
SATA_PTX_DRX_P0
SATA_PTX_DRX_N1
SATA_PTX_DRX_P1
SATA_DTX_C_PRX_P1
SATA_DTX_C_PRX_N1
SATA_COMP
PCH_SATALED#PCH_SPI_CS0#_R
PCH_SPKR
PCH_SPKR
SERIRQ
PCH_SPI_MOSI
PCH_SPI_CS1#
PCH_SPI_CS0#
PCH_SPI_MISO_1 PCH_SPI_MISO
PCH_SPI_CLK_1
PCH_SPI_MOSIPCH_SPI_MOSI_1
PCH_SPI_CLK
PCH_JTAG_TCK
PCH_GPIO33#
SPI_W P1#
PCH_SPI_MISO_1
PCH_SPI_CS0#
SPI_HOLD1#
PCH_SPI_CLK_1
PCH_SPI_MOSI_1
PCH_GPIO33#
+RTCBATT_R
PCH_SPI_CLK_1
PCH_RTCX2
PCH_JTAG_RST#
PCH_JTAG_TMS
PCH_JTAG_TDO
PCH_JTAG_TDI
HDA_SDIN040
PCH_JTAG_RST#21
PCH_JTAG_TDO21
PCH_JTAG_TDI21
PCH_JTAG_TMS21
LPC_FRAME# 37
LPC_AD0 37
LPC_AD1 37
LPC_AD2 37
LPC_AD3 37
SERIRQ 37
SATA_DTX_C_PRX_N0 32
SATA_DTX_C_PRX_P0 32
SATA_DTX_C_PRX_N1 32
SATA_DTX_C_PRX_P1 32
PCH_SPKR40
PCH_GPIO21 21
PCH_GPIO19 21
SATA_PTX_DRX_P0 32
SATA_PTX_DRX_N0 32
SATA_PTX_DRX_P1 32
SATA_PTX_DRX_N1 32
PCH_JTAG_TCK21
PCH_SATALED# 38
ME_OVERRIDE37
HDA_BITCLK_AUDIO40
HDA_SYNC_AUDIO40
HDA_RST_AUDIO#40
HDA_SDOUT_AUDIO40
+RTCVCC
+RTCVCC
+RTCVCC
+3VS
+3VS
+3VS
+3VS
+1.05VS_PCH
+3VS
+3VS
+CHGRTC
+RTCBATT
+RTCVCC
+1.05VS_PCH +3V
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (1/9) SATA,HDA,SPI, LPC
Custom
13 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (1/9) SATA,HDA,SPI, LPC
Custom
13 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (1/9) SATA,HDA,SPI, LPC
Custom
13 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
INTVRMEN - Integrated SUS 1.05V VRM Enable High - Enable Internal VRs
close to RAM door
close to RAM door
SATA for ODD
SATA for HDD1
enable iTPM: SPI_MOSI High
HDA for AUDIO
GPIO33 can not pull down
(manufacturing environments)
2009/08/23
Debug Port DG1.7 P27.28
RC Delay 18~25mS
RC Delay 18~25mS
S3 CRB 1.1 Change to 4.7K
TDO,TDI,TMS
Pull Up for Production Units
unpop TDO,TDI,TMS resister
Have internal PD
SPI ROM Footprint 200mil
2/10 SATA2, SATA3 not support on HM55
If GPIO33 pull down, ME will not working.
For factory update ME, pull down resistor pull
under door.
modify to 330K
(SPKR Have internal Pull-Down)
GPIO33 has a weak internal pull-up
NOTE: Asserting the GPIO33 low on the rising
edge of PWROK will also halt Intel Management
Engine after chipset bringup and disable
runtime Intel Management Engine features.
This is a debug mode and must not be
asserted after manfacturing/ debug.
MOSI This signal has a weak internal pull-down
resistor. This signal must be sampled low.
HDA_SDO ,This signal has a weak internal pull-down
resistor. Should not be Pull High
20mil
20mil
20mil
(HDA_SYNC Have internal Pull-Down)
HDA_SYNC
On Die PLL VR is supplied by
1.5V when sampled High,
1.8V when sampled Low.
2008 Intel MOW36/MOW50
MP mount R646, R644,
R645, R643 and remove
others
TDO:
Reserved on ES1 Sample
Mount R724, R722 on ES2 Sample
GPIO21 Project ID2
GPIO19 GPIO37
0 0
1
1
X
0
SG
dGPU
iGPU
VGA_PRSNT_L#PCH_GPIO19
*
GPIO21
0*
NEW71/91
NEW50/70/80/90
PCH_GPIO21
1
Project ID
R72120K_0402_5% R72120K_0402_5%
12
R665 0_0402_5% R665 0_0402_5%
1 2
R336
1K_0402_5%
R336
1K_0402_5%
1 2
R64551_0402_5% @R64551_0402_5% @
12
R722100_0402_5% R722100_0402_5%
12
T24 PAD @
T24 PAD @
R271 3.3K_0402_5% R271 3.3K_0402_5%
1 2
R268
10K_0402_5%
R268
10K_0402_5%
12
R328 33_0402_5%
R328 33_0402_5%
1 2
R72310K_0402_5% R72310K_0402_5%
12
R259
10K_0402_5%
DISO@
R259
10K_0402_5%
DISO@
12
C366
1U_0603_10V6K
C366
1U_0603_10V6K
1 2
R724200_0402_5% R724200_0402_5%
12
R64351_0402_5% @R64351_0402_5% @
12
R215
20K_0402_1%
R215
20K_0402_1%
1 2
R661 33_0402_5% R661 33_0402_5%
1 2
R6631K_0402_5% @R6631K_0402_5% @
12
R324 33_0402_5%
R324 33_0402_5%
1 2
R664 15_0402_5% R664 15_0402_5%
1 2
R725100_0402_5% R725100_0402_5%
12
R237
10K_0402_5%
R237
10K_0402_5%
1 2
R726200_0402_5% R726200_0402_5%
12
R214
20K_0402_1%
R214
20K_0402_1%
1 2
R671
10K_0603_5%
@R671
10K_0603_5%
@
1 2
R662 15_0402_5% R662 15_0402_5%
1 2
R205 37.4_0402_1% R205 37.4_0402_1%
1 2
R330 33_0402_5%
R330 33_0402_5%
1 2
R727100_0402_5% R727100_0402_5%
12
C729 10P_0402_50V8J
@
C729 10P_0402_50V8J
@
1 2
C722
18P_0402_50V8J
C722
18P_0402_50V8J
12
R212 330K_0402_1% R212 330K_0402_1%
1 2
R728200_0402_5% R728200_0402_5%
12
R6474.7K_0402_5% R6474.7K_0402_5%
12
RTCIHDA
SATA LPC
SPI JTAG
REV1.0
U41A
IBEXPEAK-M_FCBGA107
RTCIHDA
SATA LPC
SPI JTAG
REV1.0
U41A
IBEXPEAK-M_FCBGA107
RTCX1
B13
RTCX2
D13
INTVRMEN
A14
INTRUDER#
A16
HDA_BCLK
A30
HDA_SYNC
D29
HDA_RST#
C30
HDA_SDIN0
G30
HDA_SDIN1
F30
HDA_SDIN2
E32
HDA_SDO
B29
SATALED# T3
FWH0 / LAD0 D33
FWH1 / LAD1 B33
FWH2 / LAD2 C32
FWH3 / LAD3 A32
LDRQ1# / GPIO23 F34
FWH4 / LFRAME# C34
LDRQ0# A34
RTCRST#
C14
HDA_SDIN3
F32
HDA_DOCK_EN# / GPIO33
H32
HDA_DOCK_RST# / GPIO13
J30
SRTCRST#
D17
SATA0RXN AK7
SATA0RXP AK6
SATA0TXN AK11
SATA0TXP AK9
SATA1RXN AH6
SATA1RXP AH5
SATA1TXN AH9
SATA1TXP AH8
SATA2RXN AF11
SATA2RXP AF9
SATA2TXN AF7
SATA2TXP AF6
SATA3RXN AH3
SATA3RXP AH1
SATA3TXN AF3
SATA3TXP AF1
SATA4RXN AD9
SATA4RXP AD8
SATA4TXN AD6
SATA4TXP AD5
SATA5RXN AD3
SATA5RXP AD1
SATA5TXN AB3
SATA5TXP AB1
SATAICOMPI AF15
SPI_CLK
BA2
SPI_CS0#
AV3
SPI_CS1#
AY3
SPI_MOSI
AY1
SPI_MISO
AV1
SATA0GP / GPIO21 Y9
SATA1GP / GPIO19 V1
JTAG_TCK
M3
JTAG_TMS
K3
JTAG_TDI
K1
JTAG_TDO
J2
TRST#
J4
SERIRQ AB9
SPKR
P1
SATAICOMPO AF16
R301 3.3K_0402_5% R301 3.3K_0402_5%
1 2
C365
1U_0603_10V6K
C365
1U_0603_10V6K
1 2
R615
10M_0402_5%
R615
10M_0402_5%
12
R580
100K_0402_5%
R580
100K_0402_5%
12
C723
18P_0402_50V8J
C723
18P_0402_50V8J
12
X2
32.768KHZ_12.5PF_Q13MC14610002
X2
32.768KHZ_12.5PF_Q13MC14610002
OSC 4
OSC 1
NC
3
NC
2
R64451_0402_5% @R64451_0402_5% @
12
R260 10K_0402_5%SG@R260 10K_0402_5%SG@
1 2
D8
BAS40-04_SOT23-3
D8
BAS40-04_SOT23-3
1
2
3
G
D
S
Q39
2N7002E-T1-GE3_SOT23-3
G
D
S
Q39
2N7002E-T1-GE3_SOT23-3
2
13
R652 10K_0402_5% R652 10K_0402_5%
1 2
R675
10K_0603_5%
@R675
10K_0603_5%
@
1 2
R650
1K_0402_5%
@
R650
1K_0402_5%
@
1 2
R327 33_0402_5%
R327 33_0402_5%
1 2
R267 10K_0402_5%@R267 10K_0402_5%@
1 2
C724
0.1U_0402_16V4Z
C724
0.1U_0402_16V4Z
1
2
R213 1M_0402_5% R213 1M_0402_5%
1 2
R64651_0402_5% @R64651_0402_5% @
12
U18
MX25L3205DM2I-12G SOP 8P
SA000021A00
U18
MX25L3205DM2I-12G SOP 8P
SA000021A00
CS#
1
SO 2
WP#
3
GND
4SI 5
SCLK 6
HOLD#
7
VCC 8
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCIE_DTX_C_PRX_P1
PCIE_PTX_DRX_N1
PCIE_DTX_C_PRX_N1
PCIE_PTX_DRX_P1
PCIE_PTX_DRX_P2
PCIE_DTX_C_PRX_N2
PCIE_DTX_C_PRX_P2
PCIE_PTX_DRX_N2
PCH_SMBDATA
PCH_SMBCLK
EC_LID_OUT#
PCH_GPIO60
PCH_GPIO74
XTAL25_IN
XTAL25_OUT
XCLK_RCOMP
EC_LID_OUT#
PCH_SMBCLK
PCH_SMBDATA
PCH_GPIO60
PCH_GPIO74
PCH_GPIO25
PCH_GPIO44
PCH_GPIO56
PCH_GPIO44
PCH_GPIO56
PCH_GPIO20
PCH_GPIO18
PCH_GPIO73
PCH_GPIO73
PEG_CLKREQ#_R
PCH_GPIO25
PCH_GPIO20
MINI1_CLKREQ#
MINI2_CLKREQ#_1
PROJECT_ID0
PROJECT_ID1
PCH_SML1DAT
PCH_SML1CLK
PCH_SML1CLK
PCH_SML1DAT
MINI2_CLKREQ#_1
PCH_SML1CLK EC_SMB_CK2
PCH_SML1DAT EC_SMB_DA2
PCIE_DTX_C_PRX_N133
PCIE_PTX_C_DRX_N133
PCIE_PTX_C_DRX_P133
PCIE_DTX_C_PRX_P133
PCIE_DTX_C_PRX_N235
PCIE_PTX_C_DRX_N235
PCIE_PTX_C_DRX_P235
PCIE_DTX_C_PRX_P235
PCH_SMBDATA 12,21,35
PCH_SMBCLK 12,21,35
CLK_CPU_DMI 5
CLK_BUF_DREF_96M# 12
CLK_BUF_DREF_96M 12
CLK_BUF_CPU_BCLK# 12
CLK_BUF_CPU_BCLK 12
CLK_BUF_CPU_DMI# 12
CLK_BUF_CPU_DMI 12
CLK_BUF_PCIE_SATA# 12
CLK_BUF_PCIE_SATA 12
CLK_BUF_ICH_14M 12
CLK_PCI_FB 17
CLK_CPU_DMI# 5
EC_LID_OUT# 37
PCH_GPIO2021
PCH_GPIO1821
LAN_CLKREQ#33
CLK_PEG_VGA 22
CLK_PEG_VGA# 22
MINI1_CLKREQ#35
PEG_CLKREQ# 23
CLK_PCIE_LAN#33
CLK_PCIE_LAN33
CLK_PCIE_MINI135
CLK_PCIE_MINI1#35
EC_SMB_DA2 23,37
EC_SMB_CK2 23,37
DGPU_PW R_EN 18,21,39,43
+3V
+3VS
+3V
+1.05VS_PCH
+3V
+3VS
+3VSDGPU
+3V
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (2/9) PCIE, SMBUS, CLK
Custom
14 59Friday, January 08, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (2/9) PCIE, SMBUS, CLK
Custom
14 59Friday, January 08, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (2/9) PCIE, SMBUS, CLK
Custom
14 59Friday, January 08, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
For Wireless LAN
For Mini2
For PCIE LAN
For Wireless LAN
For PCIE LAN
2. Level Shift1, Pull-Up to +3VS
CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS
LAN
4. Level Shift3, Pull-Up to +3VS
CPU & PCH XDP
1. Connect Directly
EXPRESS CARD, MINI1, MINI2
9/1: Change to +3VS
6/9 MOW23 Request add 25MHz crystal
supporting Integrated Graphics
Project Structure ID
Project Structure
1
00
0
Structure
2/10 PCIE7, PCIE8 not support on HM55
Change to 5x3.2
Pull high +3VS at KB926 side
2009/08/13: Change back to +3V
01
2009/08/25: Change back to +3V
remove mini2
2009/08/25: remove mini2 clk
2009/08/25: remove PCIE5
GPIO21
ID2
GPIO65
ID1
GPIO66
ID0
0
*
0
0
1109 RF request
PVT
DVT
1216 GPIO65
PULL HIGH:PVT
PULL DOWN:DVT
1222 GPIO66
PULL HIGH:8L
PULL DOWN:6L
R247
2.2K_0402_5%
DISO@
R247
2.2K_0402_5%
DISO@
12
Y2
25MHZ_20PF_7A25000012
UMA@
Y2
25MHZ_20PF_7A25000012
UMA@
12
R249 2.2K_0402_5% R249 2.2K_0402_5%
1 2
R277
10K_0402_5%
@
R277
10K_0402_5%
@
12
R241
10K_0402_5%
R241
10K_0402_5%
12
C334 0.1U_0402_16V7K C334 0.1U_0402_16V7K
12
C339 0.1U_0402_16V7K C339 0.1U_0402_16V7K
12
C694
27P_0402_50V8J
UMA@
C694
27P_0402_50V8J
UMA@
1 2
C693
27P_0402_50V8J
UMA@C693
27P_0402_50V8J
UMA@
1 2
R206 10K_0402_5% R206 10K_0402_5%
1 2
R207 10K_0402_5% R207 10K_0402_5%
1 2
10K_0402_5%
@
R144 10K_0402_5%
@
R144
1 2
C319 10P_0402_50V8J
C319 10P_0402_50V8J
1 2
R244 10K_0402_5% R244 10K_0402_5%
1 2
R623 10K_0402_5%
R623 10K_0402_5%
1 2
R275
10K_0402_5%
SG@
R275
10K_0402_5%
SG@
12
C332 0.1U_0402_16V7K C332 0.1U_0402_16V7K
12
R157 10K_0402_5%
R157 10K_0402_5%
1 2
PCI-E*
SMBus
Controller
From CLK BUFFER PEG
Clock Flex
Link
REV1.0
U41B
IBEXPEAK-M_FCBGA107
PCI-E*
SMBus
Controller
From CLK BUFFER PEG
Clock Flex
Link
REV1.0
U41B
IBEXPEAK-M_FCBGA107
PERN1
BG30
PERP1
BJ30
PERN2
AW30
PERP2
BA30
PERN3
AU30
PERP3
AT30
PERN4
BA32
PERP4
BB32
PERN5
BF33
PERP5
BH33
PERN6
BA34
PERP6
AW34
PERN7
AT34
PERP7
AU34
PERN8
BG34
PERP8
BJ34
PETN1
BF29
PETP1
BH29
PETN2
BC30
PETP2
BD30
PETN3
AU32
PETP3
AV32
PETN4
BD32
PETP4
BE32
PETN5
BG32
PETP5
BJ32
PETN6
BC34
PETP6
BD34
PETN7
AU36
PETP7
AV36
PETN8
BG36
PETP8
BJ36
SMBALERT# / GPIO11 B9
SMBCLK H14
SMBDATA C8
SML0CLK C6
SML0DATA G8
CLKOUT_PCIE0N
AK48
CLKOUT_PCIE0P
AK47
CLKOUT_PCIE1N
AM43
CLKOUT_PCIE1P
AM45
CLKOUT_PCIE2N
AM47
CLKOUT_PCIE2P
AM48
CLKOUT_PCIE3N
AH42
CLKOUT_PCIE3P
AH41
CLKOUT_PCIE4N
AM51
CLKOUT_PCIE4P
AM53
CLKOUT_PCIE5N
AJ50
CLKOUT_PCIE5P
AJ52
SML0ALERT# / GPIO60 J14
CL_CLK1 T13
CL_DATA1 T11
CL_RST1# T9
CLKIN_BCLK_N AP3
CLKIN_BCLK_P AP1
CLKIN_DMI_N AW24
CLKIN_DMI_P BA24
CLKIN_DOT_96N F18
CLKIN_DOT_96P E18
CLKIN_SATA_N / CKSSCD_N AH13
CLKIN_SATA_P / CKSSCD_P AH12
XTAL25_IN AH51
XTAL25_OUT AH53
REFCLK14IN P41
CLKIN_PCILOOPBACK J42
CLKOUT_PEG_A_N AD43
CLKOUT_PEG_A_P AD45
PEG_A_CLKRQ# / GPIO47 H1
PCIECLKRQ0# / GPIO73
P9
PCIECLKRQ1# / GPIO18
U4
PCIECLKRQ2# / GPIO20
N4
PCIECLKRQ3# / GPIO25
A8
PCIECLKRQ4# / GPIO26
M9
PCIECLKRQ5# / GPIO44
H6
CLKOUTFLEX0 / GPIO64 T45
CLKOUTFLEX1 / GPIO65 P43
CLKOUTFLEX2 / GPIO66 T42
CLKOUTFLEX3 / GPIO67 N50
CLKOUT_DMI_N AN4
CLKOUT_DMI_P AN2
PEG_B_CLKRQ# / GPIO56
P13
CLKOUT_PEG_B_P
AK51 CLKOUT_PEG_B_N
AK53
SML1ALERT# / GPIO74 M14
SML1CLK / GPIO58 E10
SML1DATA / GPIO75 G12
XCLK_RCOMP AF38
CLKOUT_DP_P / CLKOUT_BCLK1_P AT3
CLKOUT_DP_N / CLKOUT_BCLK1_N AT1
R639 2.2K_0402_5%
R639 2.2K_0402_5%
1 2
R276
2.2K_0402_5%
SG@
R276
2.2K_0402_5%
SG@
12
R636
10K_0402_5%
UMA@
R636
10K_0402_5%
UMA@
12
R626 2.2K_0402_5% R626 2.2K_0402_5%
1 2
R624 10K_0402_5% R624 10K_0402_5%
1 2
R602 2.2K_0402_5%
R602 2.2K_0402_5%
1 2
Q19B
DMN66D0LDW -7_SOT363-6
Q19B
DMN66D0LDW -7_SOT363-6
3 4
5
R163 10_0402_5%
R163 10_0402_5%
1 2
R649 10K_0402_5% R649 10K_0402_5%
1 2
G
D
S
Q18
2N7002E-T1-GE3_SOT23-3
SG@
G
D
S
Q18
2N7002E-T1-GE3_SOT23-3
SG@
2
1 3
R170 90.9_0402_1% R170 90.9_0402_1%
1 2
R156 10K_0402_5%
R156 10K_0402_5%
1 2
C335 0.1U_0402_16V7K C335 0.1U_0402_16V7K
12
R208 10K_0402_5% R208 10K_0402_5%
1 2
R167 10K_0402_5%
@
R167 10K_0402_5%
@
1 2
Q19A
DMN66D0LDW -7_SOT363-6
Q19A
DMN66D0LDW -7_SOT363-6
6 1
2
R265 10K_0402_5% R265 10K_0402_5%
1 2
R266 0_0402_5% R266 0_0402_5%
1 2
R258 0_0402_5% R258 0_0402_5%
1 2
R563
0_0402_5%
DISO@
R563
0_0402_5%
DISO@
1 2
R564
1M_0402_5%
UMA@
R564
1M_0402_5%
UMA@
12
R257 10K_0402_5% R257 10K_0402_5%
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DMI_COMP
DMI_HTX_PRX_N0
DMI_HTX_PRX_N1
DMI_HTX_PRX_N3
DMI_HTX_PRX_N2
DMI_HTX_PRX_P0
DMI_HTX_PRX_P1
DMI_HTX_PRX_P3
DMI_HTX_PRX_P2
DMI_PTX_HRX_N0
DMI_PTX_HRX_N1
DMI_PTX_HRX_N2
DMI_PTX_HRX_N3
DMI_PTX_HRX_P0
DMI_PTX_HRX_P1
DMI_PTX_HRX_P3
DMI_PTX_HRX_P2
XDP_DBRESET#
SYS_PWROK_R
PCH_RSMRST#
LAN_RST#
SUS_PWR_DN_ACK
PBTN_OUT#
PCH_GPIO72
EC_SW I#
PM_SLP_DSW #
PM_SLP_LAN#
PCH_PCIE_W AKE#
PM_CLKRUN#
EC_PW ROK
SYS_PWROK
VGATE
LAN_RST#
SYS_PWROK
PCH_RSMRST#
SYS_PWROK
EC_PW ROK
PCH_ACIN
PCH_GPIO61
PM_SLP_M#
H_FDI_TXN[0..7]
H_FDI_TXP[0..7]
DMI_PTX_HRX_N[0..3]
DMI_PTX_HRX_P[0..3]
DMI_HTX_PRX_N[0..3]
DMI_HTX_PRX_P[0..3]
H_FDI_TXP0
H_FDI_TXP1
H_FDI_TXP2
H_FDI_TXP3
H_FDI_TXP4
H_FDI_TXP5
H_FDI_TXP6
H_FDI_TXP7
H_FDI_TXN0
H_FDI_TXN1
H_FDI_TXN2
H_FDI_TXN3
H_FDI_TXN4
H_FDI_TXN5
H_FDI_TXN6
H_FDI_TXN7
EC_SW I#
PCH_GPIO72
SUS_PWR_DN_ACK
PM_CLKRUN#
PM_SLP_LAN#
PCH_PCIE_W AKE#
VGATE
SYS_PWROK
SUSCLK
PM_DRAM_PW RGD5
PBTN_OUT#5,21,37
PM_SLP_S5# 37
PM_SLP_S4# 37
PM_SLP_S3# 37
PCH_PCIE_W AKE# 33,35
PM_CLKRUN# 37
H_PM_SYNC 5
XDP_DBRESET#5,21
EC_RSMRST# 37
EC_ACIN23,37
EC_SW I#37
H_FDI_TXN[0..7]4
H_FDI_TXP[0..7]4
DMI_HTX_PRX_N[0..3]4
DMI_HTX_PRX_P[0..3]4
DMI_PTX_HRX_N[0..3]4
DMI_PTX_HRX_P[0..3]4
VGATE 12,54
H_FDI_FSYNC1 4
H_FDI_INT 4
H_FDI_LSYNC0 4
H_FDI_LSYNC1 4
H_FDI_FSYNC0 4
SYS_PWROK21
SUS_PWR_DN_ACK37
EC_PW ROK 37,39
SUSCLK 37
+3VS
+3V
+3V
+3V
+3VS
+1.05VS_PCH
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (3/9) DMI, FDI, PM
Custom
15 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (3/9) DMI, FDI, PM
Custom
15 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (3/9) DMI, FDI, PM
Custom
15 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
No used Integrated LAN,
connecting LAN_RST# to GND
09/09/14 WW37 PCH WAKE# PU 10K
R657 8.2K_0402_5%
R657 8.2K_0402_5%
1 2
R600
49.9_0402_1%
R600
49.9_0402_1%
1 2
D20B
BAV99DW -7_SOT363
D20B
BAV99DW -7_SOT363
4
5
3
C
B
E
Q41
MMBT3906_SOT23-3
C
B
E
Q41
MMBT3906_SOT23-3
1
2
3
R641 10K_0402_5%
R641 10K_0402_5%
1 2
R631 0_0402_5%@R631 0_0402_5%@
12
R248 10K_0402_5%
@
R248 10K_0402_5%
@
1 2
T11
PAD
@T11
PAD
@
T10
PAD
@T10
PAD
@
T22
PAD
@T22
PAD
@
D20A
BAV99DW -7_SOT363
D20A
BAV99DW -7_SOT363
1
2
6
R628 8.2K_0402_5%
R628 8.2K_0402_5%
1 2
R240 10K_0402_5%
R240 10K_0402_5%
1 2
R591
2.2K_0402_5%
R591
2.2K_0402_5%
12
R605 0_0402_5%
@
R605 0_0402_5%
@
12
R620 0_0402_5% R620 0_0402_5%
12
R632 10K_0402_5%
R632 10K_0402_5%
1 2
DMI
FDI
System Power Management
REV1.0
U41C
IBEXPEAK-M_FCBGA107
DMI
FDI
System Power Management
REV1.0
U41C
IBEXPEAK-M_FCBGA107
DMI0RXN
BC24
DMI1RXN
BJ22
DMI2RXN
AW20
DMI3RXN
BJ20
DMI0RXP
BD24
DMI1RXP
BG22
DMI2RXP
BA20
DMI3RXP
BG20
DMI0TXN
BE22
DMI1TXN
BF21
DMI2TXN
BD20
DMI3TXN
BE18
DMI0TXP
BD22
DMI1TXP
BH21
DMI2TXP
BC20
DMI3TXP
BD18
DMI_ZCOMP
BH25
DMI_IRCOMP
BF25
FDI_RXN0 BA18
FDI_RXN1 BH17
FDI_RXN2 BD16
FDI_RXN3 BJ16
FDI_RXN4 BA16
FDI_RXN5 BE14
FDI_RXN6 BA14
FDI_RXN7 BC12
FDI_RXP0 BB18
FDI_RXP1 BF17
FDI_RXP2 BC16
FDI_RXP3 BG16
FDI_RXP4 AW16
FDI_RXP5 BD14
FDI_RXP6 BB14
FDI_RXP7 BD12
FDI_FSYNC0 BF13
FDI_FSYNC1 BH13
FDI_LSYNC0 BJ12
FDI_LSYNC1 BG14
FDI_INT BJ14
PMSYNCH BJ10
TP23 N2
SLP_M# K8
SLP_S3# P12
SLP_S4# H7
SLP_S5# / GPIO63 E4
SYS_RESET#
T6
SYS_PWROK
M6
PWRBTN#
P5
RI#
F14
WAKE# J12
SUS_STAT# / GPIO61 P8
SUSCLK / GPIO62 F3
ACPRESENT / GPIO31
P7
LAN_RST#
A10
MEPWROK
K5
BATLOW# / GPIO72
A6
PWROK
B17
CLKRUN# / GPIO32 Y1
SUS_PWR_DN_ACK / GPIO30
M1
RSMRST#
C16
DRAMPWROK
D9
SLP_LAN# / GPIO29 F6
R617 10K_0402_5%
R617 10K_0402_5%
1 2
U44
MC74VHC1G08DFT2G_SC70-5
U44
MC74VHC1G08DFT2G_SC70-5
B2
A1
Y
4
P5
G
3
R606 10K_0402_5%
R606 10K_0402_5%
1 2
R648 10K_0402_5%
R648 10K_0402_5%
1 2
R598 4.7K_0402_5%
R598 4.7K_0402_5%
1 2
D6
CH751H-40PT_SOD323-2
D6
CH751H-40PT_SOD323-2
21
R604
10K_0402_5%
R604
10K_0402_5%
12
R198 10K_0402_5%
R198 10K_0402_5%
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
IGPU_BKLT_EN
LCTLA_CLK
LCTLB_DATA
LVDS_IBG
CRT_IREF
PCH_CRT_R
PCH_CRT_G
PCH_CRT_B
PCH_LCD_CLK
PCH_LCD_DATA
PCH_CRT_DATA
PCH_CRT_CLK
PCH_CRT_B
PCH_CRT_R
PCH_CRT_G
PCH_TXOUT1-
PCH_TXOUT2-
PCH_TXOUT0+
PCH_TXOUT2+
PCH_TXOUT0-
PCH_TXOUT1+
PCH_TXCLK-
PCH_TXCLK+
PCH_LCD_CLK
PCH_LCD_DATA
LCTLA_CLK
LCTLB_DATA
PCH_CRT_CLK
PCH_CRT_DATA
PCH_DPB_N3
PCH_DPB_P0
PCH_DPB_P1
PCH_DPB_N2
PCH_DPB_P3
PCH_DPB_N0
PCH_DPB_N1
PCH_DPB_P2
PCH_DPB_HPD
LVD_VREF
IGPU_BKLT_ENENBKL
ENBKL
IGPU_BKLT_EN
PCH_ENVDD29
DPST_PW M29
PCH_LCD_DATA29
PCH_LCD_CLK29
PCH_CRT_CLK30
PCH_CRT_DATA30
PCH_CRT_R30
PCH_CRT_B30
PCH_CRT_G30
PCH_TXOUT1-29
PCH_TXOUT1+29
PCH_TXOUT2-29
PCH_TXOUT2+29
PCH_TXOUT0-29
PCH_TXOUT0+29
PCH_TXCLK+29
PCH_TXCLK-29
PCH_CRT_VSYNC30
PCH_CRT_HSYNC30
PCH_TMDS_D1# 31
PCH_TMDS_CK# 31
PCH_TMDS_D1 31
PCH_TMDS_CK 31
PCH_DPB_HPD 31
SDVO_SCLK 31
SDVO_SDATA 31
PCH_TMDS_D2# 31
PCH_TMDS_D2 31
PCH_TMDS_D0# 31
PCH_TMDS_D0 31
DGPU_SELECT#17,29,30
DGPU_BKL_EN23
IGPU_SELECT#29
ENBKL 23,37
+3VS
+5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (4/9) LVDS, CRT, DPI
Custom
16 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (4/9) LVDS, CRT, DPI
Custom
16 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (4/9) LVDS, CRT, DPI
Custom
16 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
HDMI D2
HDMI D1
HDMI D0
HDMI CLK
11/21 intel JIM suggest Pull high at LVDS Conn
2/3 Change to 1K_0402_0.5% from Intel
Suggestion. (EDS 1.0 is incorrect)
SDVO_CTRLDATA strap Pull High at Level Shift Page
08/20 add UMA@
UMA Only
R130 2.2K_0402_5%@R130 2.2K_0402_5%@
1 2
R166
2.37K_0402_1%
UMA@R166
2.37K_0402_1%
UMA@
1 2
C305 0.1U_0402_16V7KUMAHD@C305 0.1U_0402_16V7KUMAHD@
12
R134
100K_0402_5%
R134
100K_0402_5%
12
LVDS
Digital Display Interface
CRT
REV1.0
U41D
IBEXPEAK-M_FCBGA107
LVDS
Digital Display Interface
CRT
REV1.0
U41D
IBEXPEAK-M_FCBGA107
L_BKLTCTL
Y48
L_BKLTEN
T48
L_CTRL_CLK
AB46
L_CTRL_DATA
V48
L_DDC_CLK
AB48
L_DDC_DATA
Y45
L_VDD_EN
T47
LVDSA_CLK#
AV53
LVDSA_CLK
AV51
LVDSA_DATA#0
BB47
LVDSA_DATA#1
BA52
LVDSA_DATA#2
AY48
LVDSA_DATA#3
AV47
LVDSA_DATA0
BB48
LVDSA_DATA1
BA50
LVDSA_DATA2
AY49
LVDSA_DATA3
AV48
LVDSB_CLK#
AP48
LVDSB_CLK
AP47
LVDSB_DATA#0
AY53
LVDSB_DATA#1
AT49
LVDSB_DATA#2
AU52
LVDSB_DATA#3
AT53
LVDSB_DATA0
AY51
DDPB_0N BD42
DDPB_1N BJ42
LVD_VREFH
AT43
LVD_VREFL
AT42
DDPD_2N BF37
DDPD_3N BE36
DDPB_2N BB40
DDPB_3N AW38
DDPC_0N BE40
DDPC_1N BF41
DDPC_2N BD38
DDPC_3N BB36
DDPD_0N BJ40
DDPD_1N BJ38
DDPB_0P BC42
DDPB_1P BG42
DDPD_2P BH37
DDPD_3P BD36
DDPB_2P BA40
DDPB_3P BA38
LVDSB_DATA1
AT48
LVDSB_DATA2
AU50
LVDSB_DATA3
AT51
LVD_IBG
AP39
LVD_VBG
AP41
DDPC_1P BH41
DDPC_0P BD40
DDPC_2P BC38
DDPC_3P BA36
DDPD_0P BG40
DDPD_1P BG38
CRT_BLUE
AA52
CRT_DDC_CLK
V51
CRT_DDC_DATA
V53
CRT_GREEN
AB53
CRT_HSYNC
Y53
CRT_IRTN
AB51
CRT_RED
AD53
CRT_VSYNC
Y51
DAC_IREF
AD48
SDVO_CTRLCLK T51
SDVO_CTRLDATA T53
DDPC_CTRLCLK Y49
DDPC_CTRLDATA AB49
DDPD_CTRLCLK U50
DDPD_CTRLDATA U52
DDPB_AUXN BG44
DDPC_AUXN BE44
DDPD_AUXN BC46
DDPB_AUXP BJ44
DDPC_AUXP BD44
DDPD_AUXP BD46
DDPB_HPD AU38
DDPC_HPD AV40
DDPD_HPD AT38
SDVO_TVCLKINP BG46
SDVO_TVCLKINN BJ46
SDVO_STALLP BG48
SDVO_STALLN BJ48
SDVO_INTP BH45
SDVO_INTN BF45
C320 0.1U_0402_16V7KUMAHD@C320 0.1U_0402_16V7KUMAHD@
12
C472
0.1U_0402_16V4Z
SG@C472
0.1U_0402_16V4Z
SG@
1 2
R133 10K_0402_5% R133 10K_0402_5%
1 2
R551 150_0402_1%UMA@R551 150_0402_1%UMA@
1 2
R135 0_0402_5%UMAO@R135 0_0402_5%UMAO@
1 2
C314 0.1U_0402_16V7KUMAHD@C314 0.1U_0402_16V7KUMAHD@
12
R162
0_0402_5%
UMA@R162
0_0402_5%
UMA@
1 2
C327 0.1U_0402_16V7KUMAHD@C327 0.1U_0402_16V7KUMAHD@
12
R143
1K_0402_0.5%
R143
1K_0402_0.5%
12
C313 0.1U_0402_16V7KUMAHD@C313 0.1U_0402_16V7KUMAHD@
12
C325 0.1U_0402_16V7KUMAHD@C325 0.1U_0402_16V7KUMAHD@
12
C317 0.1U_0402_16V7KUMAHD@C317 0.1U_0402_16V7KUMAHD@
12
U25
SN74CBTD3306CPW R_TSSOP8
SG@
U25
SN74CBTD3306CPW R_TSSOP8
SG@
1OE#
1
GND 4
2OE#
7
2A
51B 3
1A
2
2B 6
VCC 8
R546 2.2K_0402_5% R546 2.2K_0402_5%
1 2
R132 10K_0402_5% R132 10K_0402_5%
1 2
C323 0.1U_0402_16V7KUMAHD@C323 0.1U_0402_16V7KUMAHD@
12
R545 2.2K_0402_5% R545 2.2K_0402_5%
1 2
R171 100K_0402_5% R171 100K_0402_5%
1 2
R553 150_0402_1%UMA@R553 150_0402_1%UMA@
1 2
R552 150_0402_1%UMA@R552 150_0402_1%UMA@
1 2
R131 2.2K_0402_5%@R131 2.2K_0402_5%@
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCI_GNT3#
PCI_GNT1#
PCI_GNT0#
PCI_PIRQG#
PCI_PIRQF#
PCI_PIRQE#
PCI_PIRQH#
USB20_N0
USB20_P0
USB20_N1
USB20_P1
USB20_N8
USB20_P8
USB_OC#7_R
USB_OC#5_R
USB_OC#6_R
USB_OC#0_R
USB_OC#3_R
USB_OC#1_R
PCI_PIRQA#
PCI_PIRQC#
PCI_PIRQD#
PCI_PIRQB#
USB_BIAS
PLT_RST#
PCI_REQ0#
PCI_REQ1#
DGPU_SELECT#
PCI_REQ3#
PCI_SERR#
PCI_TRDY#
PCI_DEVSEL#
PCI_FRAME#
PCI_IRDY#
PCI_STOP#
PCI_PERR#
PCI_PLOCK#
TP_PCI_RST#
PCI_GNT3#
PCI_GNT0#
PCI_GNT1#
USB_OC#1_R
USB_OC#0_R
CLK_PCI_FB_R
CLK_PCI_LPC_R
PCI_PIRQA#
PCI_PIRQC#
PCI_SERR#
PCI_PIRQG#
PCI_PIRQE#
PCI_PERR#
PCI_PLOCK#
PCI_STOP#
NV_ALE
NV_CLE
PLT_RST#
USB_OC#2_R
USB_OC#2_R
USB_OC#3_R
USB_OC#5_R
USB_OC#6_R
USB_OC#7_R
DGPU_PW MSEL#
PCI_REQ3#
PCI_PIRQF#
PCI_PIRQB#
PCI_REQ0#
PCI_DEVSEL#
DGPU_SELECT#
PCI_PIRQD#
PCI_IRDY#
PCI_TRDY#
PCI_PIRQH#
PCI_REQ1#
PCI_FRAME#
NV_ALE
NV_CLE
NV_RCOMP
USB20_P2
USB20_N2
USB20_N9
USB20_P9
USB20_P11
USB20_N11
USB20_P12
USB20_N12
USB20_P13
USB20_N13
USB_OC#4_R
USB_OC#4_R
USB20_N10
USB20_P10
USB20_N1 36
USB20_P1 36
USB20_P8 29
USB20_N0 36
USB20_P0 36
USB20_N8 29
PLT_RST#5,21,33,37
USB_OC#0 36
USB_OC#2 36
USB_OC#0_R 21
CLK_PCI_FB14
USB_OC#3_R 21
USB_OC#5_R 21
USB_OC#6_R 21
USB_OC#7_R 21
CLK_PCI_LPC37
PLT_RST_BUF# 35
PLTRST_VGA# 22
USB_OC#2_R 21
USB_OC#1_R 21
USB20_P2 36
USB20_N2 36
USB20_N9 36
USB20_P9 36
USB20_N11 36
USB20_P11 36
USB20_N12 35
USB20_P12 35
USB20_N13 35
USB20_P13 35
USB_OC#4_R 21
DGPU_HOLD_RST#18,21
DGPU_SELECT#16,29,30
DGPU_PW MSEL#29
USB20_N10 35
USB20_P10 35
+3VS
+1.8VS
+3V
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (5/9) PCI, USB, VRAM
Custom
17 59W ednesday, January 06, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (5/9) PCI, USB, VRAM
Custom
17 59W ednesday, January 06, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (5/9) PCI, USB, VRAM
Custom
17 59W ednesday, January 06, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
USB/B (Right Side)
CMOS Camera (LVDS)
Mini Card(WWAN)
Bluetooth
Mini Card(WLAN)
OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2
EHCI 1
EHCI 2
(For USB Port0, 2)
Card Reader
(For USB Port1)
Have internal PU
Have internal PU
Have internal PU
2008/1/6 2009MOW01 change to 22 ohm
2/10 USB6, USB7 not
support on HM55
USB Port (Left Side)
USB/B (Right Side)
Set to Vcc when HIGH
DMI Termination Voltage
NV_CLE Set to Vss when LOW
Intel Anti-Theft Techonlogy
*
NV_ALE High=Endabled
Low=Disable(floating)
NV_ALE
NV_CLE
Enable Intel Anti-Theft
Technology 8.2K PU to +3VS
Disable Intel Anti-Theft
Technology floating(internal PD)
DMI termination voltage.
weak internal PU, don't PD
PCI_GNT0#,PCI_GNT1#,PCI_GNT2#,PCI_GNT3#
has a weak internal pull-up
*
override/Top-Block
Low=A16 swap
PCI_GNT3#
A16 swap overide Strap/Top-Block
Swap Override jumper
Swap Override enabled
High=Default
Boot BIOS Strap
PCI_GNT#0 PCI_GNT#1 Boot BIOS Location
0 0
Reserved (NAND)
PCI
SPI
LPC
0 1
1 0
1 1
*
PCI_GNT2# ESI Strap (Server Only)
this signal should not be pulled low
NV_ALE,NV_CLE
has a weak internal pull-down
Mini Card(SIM Card)
R142 22_0402_5% R142 22_0402_5%
1 2
R160 8.2K_0402_5% R160 8.2K_0402_5%
1 2
R577 8.2K_0402_5% R577 8.2K_0402_5%
1 2
R233 1K_0402_5%@R233 1K_0402_5%@
1 2
R556 8.2K_0402_5% R556 8.2K_0402_5%
1 2
R555 8.2K_0402_5% R555 8.2K_0402_5%
1 2
T12 PAD @
T12 PAD @
R601 10K_0402_5% R601 10K_0402_5%
1 2
C443
0.1U_0402_16V7K
@
C443
0.1U_0402_16V7K
@
1
2
R619
100_0402_5%
DIS@R619
100_0402_5%
DIS@
1 2
R558 1K_0402_5%@R558 1K_0402_5%@
1 2
U42
MC74VHC1G08DFT2G_SC70-5
U42
MC74VHC1G08DFT2G_SC70-5
B
2
A
1Y4
P5
G
3
R561 22_0402_5% R561 22_0402_5%
1 2
R742
0_0402_5%
@
R742
0_0402_5%
@
1 2
R574 8.2K_0402_5% R574 8.2K_0402_5%
1 2
R565 8.2K_0402_5% R565 8.2K_0402_5%
1 2
R554 8.2K_0402_5% R554 8.2K_0402_5%
1 2
R557 8.2K_0402_5% R557 8.2K_0402_5%
1 2
R660 32.4_0402_1%@R660 32.4_0402_1%@
1 2
R191
22.6_0402_1%
R191
22.6_0402_1%
1 2
R581 8.2K_0402_5% R581 8.2K_0402_5%
1 2
R585 8.2K_0402_5% R585 8.2K_0402_5%
1 2
R159 1K_0402_5%@R159 1K_0402_5%@
1 2
R741
0_0402_5%
DIS@
R741
0_0402_5%
DIS@
1 2
R572 8.2K_0402_5% R572 8.2K_0402_5%
1 2
R158 8.2K_0402_5% R158 8.2K_0402_5%
1 2
R603 10K_0402_5% R603 10K_0402_5%
1 2
R570 8.2K_0402_5% R570 8.2K_0402_5%
1 2
R559 8.2K_0402_5% R559 8.2K_0402_5%
1 2
R216 0_0402_5% R216 0_0402_5%
1 2
R210 0_0402_5% R210 0_0402_5%
1 2
R588 8.2K_0402_5% R588 8.2K_0402_5%
1 2
U43
MC74VHC1G08DFT2G_SC70-5
DIS@
U43
MC74VHC1G08DFT2G_SC70-5
DIS@
B
2
A
1Y4
P5
G
3
R566 8.2K_0402_5% R566 8.2K_0402_5%
1 2
R225 1K_0402_5%@R225 1K_0402_5%@
1 2
R137 1K_0402_5%@R137 1K_0402_5%@
1 2
RP1
10K_1206_8P4R_5%
RP1
10K_1206_8P4R_5%
1 8
2 7
3 6
4 5
R153 8.2K_0402_5% R153 8.2K_0402_5%
1 2
R579 8.2K_0402_5% R579 8.2K_0402_5%
1 2
R560 8.2K_0402_5% R560 8.2K_0402_5%
1 2
R622
100K_0402_5%
DIS@
R622
100K_0402_5%
DIS@
12
PCI
NVRAM
USB
REV1.0
U41E
IBEXPEAK-M_FCBGA107
PCI
NVRAM
USB
REV1.0
U41E
IBEXPEAK-M_FCBGA107
AD0
H40
AD1
N34
AD2
C44
AD20
C42
AD21
K46
AD22
M51
AD23
J52
AD24
K51
AD25
L34
AD26
F42
AD27
J40
AD28
G46
AD29
F44
AD3
A38
AD30
M47
AD31
H36
AD4
C36
AD5
J34
AD6
A40
AD7
D45
AD8
E36
AD9
H48
C/BE0#
J50
C/BE1#
G42
C/BE2#
H47
C/BE3#
G34
PCIRST#
K6
PERR#
E50
PIRQA#
G38
PIRQB#
H51
PIRQC#
B37
PIRQD#
A44
PLOCK#
D49
PLTRST#
D5
PME#
M7
REQ0#
F51
REQ1# / GPIO50
A46
REQ2# / GPIO52
B45
REQ3# / GPIO54
M53
SERR#
E44
STOP#
D41
TRDY#
C48
NV_ALE BD3
NV_CE#0 AY9
NV_CE#1 BD1
NV_CE#2 AP15
NV_CE#3 BD8
NV_CLE AY6
NV_DQS0 AV9
NV_DQS1 BG8
NV_DQ0 / NV_IO0 AP7
NV_DQ1 / NV_IO1 AP6
NV_DQ10 / NV_IO10 BD6
NV_DQ11 / NV_IO11 BB7
NV_DQ12 / NV_IO12 BC8
NV_DQ13 / NV_IO13 BJ8
NV_DQ14 / NV_IO14 BJ6
NV_DQ15 / NV_IO15 BG6
NV_DQ2 / NV_IO2 AT6
NV_DQ3 / NV_IO3 AT9
NV_DQ4 / NV_IO4 BB1
NV_DQ5 / NV_IO5 AV6
NV_DQ6 / NV_IO6 BB3
NV_DQ7 / NV_IO7 BA4
NV_DQ8 / NV_IO8 BE4
NV_DQ9 / NV_IO9 BB6
NV_RB# AV7
NV_RCOMP AU2
NV_WR#0_RE# AY8
NV_WR#1_RE# AY5
NV_WE#_CK0 AV11
NV_WE#_CK1 BF5
USBP0N H18
USBP0P J18
USBP10N A22
USBP10P C22
USBP11N G24
USBP11P H24
USBP12N L24
USBP12P M24
USBP13N A24
USBP13P C24
USBP1N A18
USBP1P C18
USBP2N N20
USBP2P P20
USBP3N J20
USBP3P L20
USBP4N F20
USBP4P G20
USBP5N A20
USBP5P C20
USBP6N M22
USBP7N B21
USBP7P D21
USBP8N H22
USBP8P J22
USBP9N E22
USBP9P F22
USBRBIAS# B25
USBRBIAS D25
USBP6P N22
AD10
E40
AD11
C40
AD12
M48
AD13
M45
AD14
F53
AD15
M40
AD16
M43
AD17
J36
AD18
K48
AD19
F40
DEVSEL#
F46
FRAME#
C46
GNT0#
F48
GNT1# / GPIO51
K45
GNT2# / GPIO53
F36
GNT3# / GPIO55
H53
PIRQE# / GPIO2
B41
PIRQF# / GPIO3
K53
PIRQG# / GPIO4
A36
PIRQH# / GPIO5
A48
IRDY#
A42
PAR
H44
OC0# / GPIO59 N16
OC1# / GPIO40 J16
OC2# / GPIO41 F16
OC3# / GPIO42 L16
OC4# / GPIO43 E14
OC5# / GPIO9 G16
OC6# / GPIO10 F12
OC7# / GPIO14 T15
CLKOUT_PCI0
N52
CLKOUT_PCI1
P53
CLKOUT_PCI2
P46
CLKOUT_PCI3
P51
CLKOUT_PCI4
P48
R621
100K_0402_5%
R621
100K_0402_5%
12
R568 8.2K_0402_5% R568 8.2K_0402_5%
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
EC_GA20
EC_GA20
EC_KBRST#
EC_KBRST#
H_THERMTRIP#THRMTRIP_PCH#
DGPU_PW R_EN
VGA_PRSNT_L#
PCH_TEMP_ALERT#
DGPU_HOLD_RST#
PCH_GPIO35
DGPU_HPD_INT#
PCH_GPIO34
CRT_DET
DGPU_EDIDSEL#
PCH_GPIO15
PCH_GPIO22
PCH_GPIO27
PCH_GPIO28
VGA_PRSNT_R#
PCH_GPIO48
PCH_GPIO57
H_THERMTRIP#
PCH_GPIO45
RST_GATE
CRT_DET
PCH_GPIO27
PCH_GPIO15
EC_SMI#
DGPU_PW ROK_1
TP24_SST
EC_SMI#
PCH_GPIO24
PCH_GPIO39
EC_SCI#
PCH_GPIO12
DGPU_HOLD_RST#
DGPU_EDIDSEL#
DGPU_HPD_INT#
PCH_GPIO12
PCH_GPIO28
PCH_GPIO57
PCH_GPIO45
RST_GATE
PCH_GPIO48
PCH_TEMP_ALERT#
DGPU_PW R_EN
PCH_GPIO39
PCH_GPIO22
DGPU_PW ROK_1
PCH_GPIO35
EC_SCI#
PCH_GPIO34
VGA_PRSNT_R#
VGA_PRSNT_L#
VGA_PRSNT_L#
VGA_PWROK
PCH_GPIO24
EC_GA20 37
EC_KBRST# 37
H_CPUPW RGD 5
H_THERMTRIP# 5
H_PECI 5
CLK_CPU_BCLK 5
CLK_CPU_BCLK# 5
PCH_GPIO2821
CRT_DET21
MAINPWON 45,46,48
CRT_DET#30
EC_SMI#37
VGA_PRSNT_L#21
PCH_TEMP_ALERT#21,37
VGA_PWROK51
EC_SCI#37
DGPU_HOLD_RST#17,21
DGPU_PW R_EN14,21,39,43
RST_GATE10
DGPU_HPD_INT#31
DGPU_EDIDSEL#29
+3VS
+1.05VS_PCH
+3VS
+1.05VS_PCH
+3VS
+3V
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (6/9) GPIO, CPU, MISC
Custom
18 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (6/9) GPIO, CPU, MISC
Custom
18 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (6/9) GPIO, CPU, MISC
Custom
18 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
High: CRT Plugged
GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable
2009/08/23
(Have internal PH,Do not pull down)
10/7 Not Use PCH_GPIO15 PU 1K to +3V 2009/08/23
Series resistor of 56±5%
Pull-up of 56±5% to VTT
(both these should be close to PCH)
(GPIO8 Have Internal Pull High,Should not be Pull-Low)
This signal has weak internal
PH, can't pull low
INIT3_3V
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
GPIO27
H On-Die voltage regulator enable
L On-Die PLL Voltage Regulator disable
*
2009/09/07 GPIO24 pull high +3V
(GPIO27 Have Internal Pull High)
can't Pull low
This signal has a weak internal pull up
GPIO8
Note: the internal pull-up is disabled
after RSMRST# de-asserts.
The On-Die PLL voltage regulator is enabled
when sampled high. When sampled low the
On-Die PLL Voltage Regulator is disabled.
GPIO15
L Intel ME Crypto Transport
Layer Security(TLS) chiper suite
with no confidentiality
H Intel ME Crypto Transport
Layer Security(TLS) chiper suite
with confidentiality
*
CRB has a 1-k pull-up on this signal
to +3.3VA rail.
(GPIO15 Have Internal Pull Down)
DGPU_PWR_EN Pull Low at Page 43
GPIO19 GPIO37
0 0
1
1
*
0
SG
dGPU
iGPU
VGA_PRSNT_L#PCH_GPIO19
0
R242 10K_0402_5%@R242 10K_0402_5%@
1 2
R659 10K_0402_5% R659 10K_0402_5%
1 2
R261 10K_0402_5%UMAO@R261 10K_0402_5%UMAO@
1 2
R239 1K_0402_5% R239 1K_0402_5%
1 2
R656
10K_0402_5%
R656
10K_0402_5%
1 2
R154 10K_0402_5%@R154 10K_0402_5%@
1 2
R224
330_0402_5%@
R224
330_0402_5%@
1 2
R161
0_0402_5%
R161
0_0402_5%
1 2
R642 10K_0402_5% R642 10K_0402_5%
1 2
T21
PAD
@T21
PAD
@
R640 10K_0402_5% R640 10K_0402_5%
1 2
R658 10K_0402_5% R658 10K_0402_5%
1 2
R262 10K_0402_5%DIS@R262 10K_0402_5%DIS@
1 2
R245 10K_0402_5% R245 10K_0402_5%
1 2
R583 10K_0402_5% R583 10K_0402_5%
1 2
R654 10K_0402_5%
R654 10K_0402_5%
1 2
R236 10K_0402_5% R236 10K_0402_5%
1 2
R264 10K_0402_5%@R264 10K_0402_5%@
1 2
R178 10K_0402_5% R178 10K_0402_5%
1 2
R655 10K_0402_5% R655 10K_0402_5%
1 2
R582 10K_0402_5% R582 10K_0402_5%
1 2
R263 10K_0402_5%@R263 10K_0402_5%@
1 2
G
D
S
Q20
2N7002E-T1-GE3_SOT23-3
@
G
D
S
Q20
2N7002E-T1-GE3_SOT23-3
@
2
13
R238 10K_0402_5% R238 10K_0402_5%
1 2
R246 10K_0402_5% R246 10K_0402_5%
1 2
R633 10K_0402_5% R633 10K_0402_5%
1 2
R220 56_0402_5%
R220 56_0402_5%
12
R243 10K_0402_5% R243 10K_0402_5%
1 2
R229 10K_0402_5% R229 10K_0402_5%
1 2
R651 10K_0402_5% R651 10K_0402_5%
1 2
R155 10K_0402_5% R155 10K_0402_5%
1 2
R221 56_0402_5%
R221 56_0402_5%
12
R630 10K_0402_5% R630 10K_0402_5%
1 2
R653 10K_0402_5%
R653 10K_0402_5%
1 2
C
B
E
Q14
2SC2411K_SOT23-3
@
C
B
E
Q14
2SC2411K_SOT23-3
@
1
2
3
GPIO
MISC
NCTF
RSVD
CPU
REV1.0
U41F
IBEXPEAK-M_FCBGA107
GPIO
MISC
NCTF
RSVD
CPU
REV1.0
U41F
IBEXPEAK-M_FCBGA107
GPIO27
AB12
GPIO28
V13
GPIO24
H10
GPIO57
F8
LAN_PHY_PWR_CTRL / GPIO12
K9
VSS_NCTF_1
A4
VSS_NCTF_2
A49
VSS_NCTF_3
A5
VSS_NCTF_4
A50
VSS_NCTF_5
A52
VSS_NCTF_6
A53
VSS_NCTF_7
B2
VSS_NCTF_8
B4
VSS_NCTF_9
B52
VSS_NCTF_10
B53
VSS_NCTF_11
BE1
VSS_NCTF_12
BE53
VSS_NCTF_13
BF1
VSS_NCTF_14
BF53
VSS_NCTF_15
BH1
VSS_NCTF_16
BH2
VSS_NCTF_17
BH52
VSS_NCTF_18
BH53
VSS_NCTF_19
BJ1
VSS_NCTF_20
BJ2
VSS_NCTF_21
BJ4
VSS_NCTF_22
BJ49
VSS_NCTF_23
BJ5
VSS_NCTF_24
BJ50
VSS_NCTF_25
BJ52
VSS_NCTF_26
BJ53
VSS_NCTF_27
D1
VSS_NCTF_28
D2
VSS_NCTF_29
D53
VSS_NCTF_30
E1
VSS_NCTF_31
E53
TACH2 / GPIO6
D37
TACH0 / GPIO17
F38
TACH3 / GPIO7
J32
TP9 M18
TP10 N18
TP11 AJ24
TP12 AK41
SATA3GP / GPIO37
AB13
SATA5GP / GPIO49
AA4
SCLOCK / GPIO22
Y7
SLOAD / GPIO38
V3
SDATAOUT0 / GPIO39
P3
SDATAOUT1 / GPIO48
AB6
A20GATE U2
PROCPWRGD BE10
RCIN# T1
PECI BG10
THRMTRIP# BD10
GPIO8
F10
CLKOUT_PCIE6N AH45
CLKOUT_PCIE6P AH46
PCIECLKRQ6# / GPIO45
H3
CLKOUT_PCIE7N AF48
CLKOUT_PCIE7P AF47
PCIECLKRQ7# / GPIO46
F1
TP5 AY46
TP4 AY45
TP6 AV43
TP7 AV45
BMBUSY# / GPIO0
Y3
TP16 M30
TP17 N30
NC_1 AB45
NC_2 AB38
NC_3 AB42
NC_4 AB41
GPIO15
T7
TACH1 / GPIO1
C38
TP13 AK42
TP3 BB22
TP1 BA22
TP2 AW22
TP14 M32
TP15 N32
SATA2GP / GPIO36
AB7
NC_5 T39
INIT3_3V# P6
STP_PCI# / GPIO34
M11
SATACLKREQ# / GPIO35
V6
SATA4GP / GPIO16
AA2
TP24 C10
TP8 AF13
CLKOUT_BCLK0_N / CLKOUT_PCIE8N AM3
CLKOUT_BCLK0_P / CLKOUT_PCIE8P AM1
TP19 AA23
TP18 H12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VCCAPLL_EXP
+VCCADAC
+VCCTX_LVDS
+VCCAPLL_FDI
+VCCA_LVDS
+VCC_DMI
+3VS
+3VS
+1.8VS
+1.05VS_PCH
+3VS
+3VS
+VCCVRM
+1.8VS
+VCCVRM
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
+3VS
+1.05VS_VTT
+1.8VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (7/9) PWR
Custom
19 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (7/9) PWR
Custom
19 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (7/9) PWR
Custom
19 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
60mA
All Ibex Peak-M Power rails with netnames +1.1VS and
+1.1V rails are actually +1.05VS and +1.05V rails
Near AB34
Near AT16
Near AP43
Near AE50
Near AB24
Near AN20
Near AK13
Near AM8
69mA
300mA
156mA
6mA
61mA
35mA
59mA
85mA
1524mA
42mA
3208mA
Near AB24
Top Side
CRB 0.9 is 180 ohm @ 100MHz
DG0.8 is 600 ohm FB (Page 290)
DG 1.6 (Page 329)
Have Internal VRM
Intel suggest follow CRB 8/21
Near AN35
220 ohm bead,350mA
0.1uH inductor, 200mA
Follow Intel suggestion 8/21
Top Side
DG 1.6 (Page 329)
Have Internal VRM
Short J4 for PCH VCCCORE
10mil
10mil
10mil
15mil
15mil
20mil
40mil
Need Modify
180 ohm @
100MHz Bead
POWER
VCC CORE
DMI
PCI E*
CRTLVDS
FDI
NAND / SPI HVCMOS
REV1.0
U41G
IBEXPEAK-M_FCBGA107
POWER
VCC CORE
DMI
PCI E*
CRTLVDS
FDI
NAND / SPI HVCMOS
REV1.0
U41G
IBEXPEAK-M_FCBGA107
VCCCORE[1]
AB24
VCCCORE[2]
AB26
VCCCORE[3]
AB28
VCCCORE[4]
AD26
VCCCORE[5]
AD28
VCCCORE[6]
AF26
VCCCORE[7]
AF28
VCCCORE[8]
AF30
VCCCORE[9]
AF31
VCCCORE[10]
AH26
VCCCORE[11]
AH28
VCCCORE[12]
AH30
VCCCORE[13]
AH31
VCCCORE[14]
AJ30
VCCCORE[15]
AJ31
VCCPNAND[4] AK19
VCCPNAND[3] AK20
VCCIO[27]
AN23
VCCIO[28]
AN24
VCCIO[29]
AN26
VCCIO[30]
AN28
VCCIO[54]
AN30
VCCIO[55]
AN31
VCCIO[33]
AT26
VCCIO[34]
AT28
VCCIO[35]
AU26
VCCIO[36]
AU28
VCCIO[37]
AV26
VCCIO[38]
AV28
VCCIO[39]
AW26
VCCIO[40]
AW28
VCCIO[41]
BA26
VCCIO[42]
BA28
VCCIO[43]
BB26
VCCIO[44]
BB28
VCCIO[45]
BC26
VCCIO[46]
BC28
VCCIO[47]
BD26
VCCIO[48]
BD28
VCCIO[49]
BE26
VCCIO[50]
BE28
VCCIO[51]
BG26
VCCIO[52]
BG28
VCCIO[53]
BH27
VCCIO[31]
BJ26
VCCIO[32]
BJ28
VCCADAC[1] AE50
VCCADAC[2] AE52
VCCTX_LVDS[1] AP43
VCCTX_LVDS[2] AP45
VCCALVDS AH38
VCCVRM[2] AT24
VCCVRM[1]
AT22
VCCAPLLEXP
BJ24
VCCFDIPLL
BJ18
VCCPNAND[6] AK13
VCCPNAND[5] AK15
VCCPNAND[7] AM12
VCCPNAND[8] AM13
VCCIO[24]
AK24 VCCTX_LVDS[4] AT45
VCCTX_LVDS[3] AT46
VSSA_DAC[1] AF53
VSSA_LVDS AH39
VSSA_DAC[2] AF51
VCCIO[1]
AM23
VCC3_3[2] AB34
VCC3_3[3] AB35
VCC3_3[4] AD35
VCC3_3[1]
AN35
VCCME3_3[1] AM8
VCCME3_3[2] AM9
VCCME3_3[3] AP11
VCCME3_3[4] AP9
VCCPNAND[2] AK16
VCCPNAND[9] AM15
VCCPNAND[1] AM16
VCCDMI[1] AT16
VCCDMI[2] AU16
VCCIO[25]
AN20
VCCIO[26]
AN22
R204 0_0805_5% R204 0_0805_5%
1 2
C300
22U_0805_6.3V6M
UMA@
C300
22U_0805_6.3V6M
UMA@
1
2
C368
1U_0402_6.3V4Z
C368
1U_0402_6.3V4Z
1
2
C348
1U_0402_6.3V4Z
C348
1U_0402_6.3V4Z
1
2
J1
JUMP_43X118@
J1
JUMP_43X118@
11
2
2
C296
0.01U_0402_16V7K
C296
0.01U_0402_16V7K
1
2
C719
10U_0805_10V4Z
C719
10U_0805_10V4Z
1
2
L20
0.1UH_MLF1608DR10KT_10%_1608
UMA@L20
0.1UH_MLF1608DR10KT_10%_1608
UMA@
12
C342
1U_0402_6.3V4Z
C342
1U_0402_6.3V4Z
1
2
C372
0.1U_0402_16V4Z
C372
0.1U_0402_16V4Z
1
2
C344
1U_0402_6.3V4Z
C344
1U_0402_6.3V4Z
1
2
R172
0_0402_5%
DISO@
R172
0_0402_5%
DISO@
12
C387
0.1U_0402_16V4Z
C387
0.1U_0402_16V4Z
1
2
C321
1U_0402_6.3V4Z
C321
1U_0402_6.3V4Z
1
2
C329
0.1U_0402_16V4Z
C329
0.1U_0402_16V4Z
12
R186 0_0805_5%@R186 0_0805_5%@
1 2
C298
0.1U_0402_16V4Z
C298
0.1U_0402_16V4Z
1
2
L19
MBK1608221YZF_2P
L19
MBK1608221YZF_2P
1 2
T9 PAD @
T9 PAD @
C291
10U_0805_10V4Z
C291
10U_0805_10V4Z
1
2
R136
0_0402_5%
@
R136
0_0402_5%
@
12
C304
0.01U_0402_16V7K
UMA@
C304
0.01U_0402_16V7K
UMA@
1
2
R145
0_0402_5%
DISO@
R145
0_0402_5%
DISO@
1 2
R192 0_0805_5% R192 0_0805_5%
1 2
R138 0_0805_5%UMA@R138 0_0805_5%UMA@
1 2
C718
10U_0805_10V4Z
C718
10U_0805_10V4Z
1
2
C331
0.1U_0402_16V4Z
C331
0.1U_0402_16V4Z
1
2
T20 PAD @
T20 PAD @
C345
1U_0402_6.3V4Z
C345
1U_0402_6.3V4Z
1
2
C316
0.01U_0402_16V7K
UMA@
C316
0.01U_0402_16V7K
UMA@
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VCCLAN
+PCH_VCCD6W
+1.1VS_VCCACLK
+VCCSST
+VCCSUS
+VCCRTCEXT
+VCC5REFSUS
+VCC5REF
PCH_VCCME16
PCH_VCCME13
PCH_VCCME14
PCH_VCCME15
+VCCSATAPLL
+PCH_VCCIO
SBPWR_EN#43
+VCCVRM
+VCCADPLLA
+VCCADPLLB
+3V
+3VS
+1.05VS_PCH
+RTCVCC
+3V
+5V
+5VS
+3V
+3VS
+3VS
+3VS
+VCCVRM
+3V
+VCCADPLLB
+VCCADPLLA
+5VALW
+5V
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
+1.05VS_PCH
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (8/9) PWR
Custom
20 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (8/9) PWR
Custom
20 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (8/9) PWR
Custom
20 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
All Ibex Peak-M Power rails with netnames +1.1VS and
+1.1V rails are actually +1.05VS and +1.05V rails
Near V9
Near AT18
Near V12
Near Y22
Near Y20
Near F24
Near K49
Near V15
Near AD13
Near A26
Near V24
Near A12
Near P18
Near AH23
Near AF32
Near AH35
Near AF23
Near L30
Near AB19
Near U23
Near BD51
Near BB51
163mA
1998mA
344mA
52mA
357mA
73mA
72mA
2mA
>1mA
>1mA
6mA
32mA
> 1mA
Near J38
Follow Intel suggestion 10uH inductor, 120mA
10uH inductor, 120mA
2/12 Follow EDS1.11
Change to 100 ohm
Change to 1U for power
sequence issue on ICH9
Near AD38 Near V39
2/12 Follow EDS1.11
Change to 100 ohm
DG 1.6 (Page 329)
Have Internal VRM
DG 1.6 (Page 329)
Have Internal VRM
10mil
10mil
10mil
10mil
10mil
10mil
10mil
10mil
20mil
20mil
10mil
15mil
15mil
20mil
09/09/14 WW37 remove
+VCCADPLLA,+VCCADPLLB external 1U
DG2.0 Table162 Note2 (C295 unpop)
C351
1U_0402_6.3V4Z
C351
1U_0402_6.3V4Z
1
2
R189
100_0402_5%
R189
100_0402_5%
1 2
D4
CH751H-40PT_SOD323-2
D4
CH751H-40PT_SOD323-2
21
C340
1U_0402_6.3V4Z
C340
1U_0402_6.3V4Z
1
2
T23
PAD
@T23
PAD
@
C376
0.1U_0402_16V4Z
C376
0.1U_0402_16V4Z
1 2
L61
10UH_LB2012T100MR_20%
L61
10UH_LB2012T100MR_20%
1 2
C330
1U_0402_6.3V4Z
C330
1U_0402_6.3V4Z
1
2
T17 PAD @
T17 PAD @
C293
22U_0805_6.3V6M
C293
22U_0805_6.3V6M
1
2
D
G
S
Q8
AO3413L_SOT23-3
@
D
G
S
Q8
AO3413L_SOT23-3
@
1
2
3
C375
0.1U_0402_16V4Z
C375
0.1U_0402_16V4Z
1 2
+
C688
220U_B2_2.5VM_R35
+
C688
220U_B2_2.5VM_R35
1
2
C691
1U_0402_6.3V4Z
@
C691
1U_0402_6.3V4Z
@
1
2
C692
1U_0402_6.3V4Z
@
C692
1U_0402_6.3V4Z
@
1
2
POWER
SATA
USB
Clock and Miscellaneous
HDA
CPU
PCI/GPIO/LPC
RTC PCI/GPIO/LPC
REV1.0
U41J
IBEXPEAK-M_FCBGA107
POWER
SATA
USB
Clock and Miscellaneous
HDA
CPU
PCI/GPIO/LPC
RTC PCI/GPIO/LPC
REV1.0
U41J
IBEXPEAK-M_FCBGA107
DCPSUSBYP
Y20
VCCME[1]
AD38
VCCME[2]
AD39
VCCME[3]
AD41
VCCME[5]
AF41
VCCME[6]
AF42
VCCSUSHDA L30
VCCSUS3_3[28] U23
VCCIO[56] V23
VCCIO[13] AD19
VCCIO[14] AF20
VCCIO[15] AF19
VCCME[7]
V39
VCCME[8]
V41
VCCME[9]
V42
VCCME[10]
Y39
VCCME[11]
Y41
VCCME[12]
Y42
V5REF K49
VCC3_3[8] J38
VCC3_3[9] L38
VCC3_3[10] M36
VCC3_3[11] N36
VCC3_3[12] P36
VCC3_3[13] U35
VCCRTC
A12
VCCSUS3_3[27] A26
VCCSUS3_3[26] A28
VCCSUS3_3[25] B27
VCCSUS3_3[24] C26
VCCSUS3_3[23] C28
VCCSUS3_3[22] E26
VCCSUS3_3[21] E28
VCCSUS3_3[20] F26
VCCSUS3_3[19] F28
VCCSUS3_3[18] G26
VCCSUS3_3[17] G28
VCCSUS3_3[16] H26
VCCSUS3_3[15] H28
VCCSUS3_3[14] J26
VCCSUS3_3[13] J28
VCCSUS3_3[12] L26
VCCSUS3_3[11] L28
VCCSUS3_3[10] M26
VCCSUS3_3[9] M28
VCCSUS3_3[8] N26
VCCSUS3_3[7] N28
VCCSUS3_3[6] P26
VCCSUS3_3[5] P28
VCCSUS3_3[4] U24
VCCSUS3_3[3] U26
VCCSUS3_3[2] U28
VCCSUS3_3[1] V28
VCCIO[11] AD20
VCCIO[20] AD22
VCCIO[10] AH19
VCCADPLLA[2]
BB53
VCCADPLLB[1]
BD51
VCCIO[22]
AJ35
V5REF_SUS F24
VCCIO[16] AH20
VCCIO[17] AB19
VCCIO[18] AB20
VCCIO[19] AB22
VCCIO[12] AF22
VCC3_3[14] AD13
VCCIO[9] AH22
VCCVRM[4] AT20
DCPSUS
Y22
VCCIO[2]
AF34
VCCIO[3]
AH34
VCCLAN[1]
AF23
VCCLAN[2]
AF24
VCCADPLLA[1]
BB51
VCCADPLLB[2]
BD53
VCCVRM[3]
AU24
VCCACLK[1]
AP51
VCCACLK[2]
AP53
DCPRTC
V9
VCCIO[4]
AF32
VCCME[4]
AF43
VCCIO[23]
AH35
VCCIO[21]
AH23
DCPSST
V12 VCCSATAPLL[2] AK1
VCCSATAPLL[1] AK3
VCCME[13] AA34
VCCME[14] Y34
VCCME[15] Y35
VCCME[16] AA35
VCC3_3[5]
V15
VCC3_3[6]
V16
VCC3_3[7]
Y16
VCCSUS3_3[29]
P18
VCCSUS3_3[30]
U19
VCCSUS3_3[31]
U20
VCCSUS3_3[32]
U22
VCCIO[5] V24
VCCIO[6] V26
VCCIO[7] Y24
VCCIO[8] Y26
V_CPU_IO[1]
AT18
V_CPU_IO[2]
AU18
C336
1U_0402_6.3V4Z
C336
1U_0402_6.3V4Z
12
C367
0.1U_0402_16V4Z
C367
0.1U_0402_16V4Z
1
2
D5
CH751H-40PT_SOD323-2
D5
CH751H-40PT_SOD323-2
21
R169
0_0402_5%
R169
0_0402_5%
12
C373
1U_0402_6.3V4Z
C373
1U_0402_6.3V4Z
1
2
R176
0_0402_5%
@
R176
0_0402_5%
@
12
C295
22U_0805_6.3V6M
@
C295
22U_0805_6.3V6M
@
1
2
C364
4.7U_0805_10V4Z
C364
4.7U_0805_10V4Z
1
2
C349
1U_0402_6.3V6K
C349
1U_0402_6.3V6K
12
C324
1U_0402_6.3V4Z
C324
1U_0402_6.3V4Z
1
2
R139 0_0603_5%
R139 0_0603_5%
1 2
R173 0_0603_5% R173 0_0603_5%
1 2
C353
0.1U_0402_16V4Z
C353
0.1U_0402_16V4Z
1 2
C369
0.1U_0402_16V4Z
C369
0.1U_0402_16V4Z
1
2
R164 0_0603_5% R164 0_0603_5%
1 2
C360
0.1U_0402_16V4Z
C360
0.1U_0402_16V4Z
1
2
R199
0_0402_5%
R199
0_0402_5%
12
C371
1U_0402_6.3V4Z
C371
1U_0402_6.3V4Z
1
2
C294
22U_0805_6.3V6M
C294
22U_0805_6.3V6M
1
2
R141
100_0402_5%
R141
100_0402_5%
1 2
C350
0.1U_0402_16V4Z
C350
0.1U_0402_16V4Z
1
2
R179 0_0603_5% R179 0_0603_5%
1 2
C347
0.1U_0402_16V4Z
C347
0.1U_0402_16V4Z
1
2
C337
0.1U_0402_16V4Z
C337
0.1U_0402_16V4Z
1
2
R187
0_0603_5%
@R187
0_0603_5%
@
1 2
R165 0_0603_5% R165 0_0603_5%
1 2
C370
0.1U_0402_16V4Z
C370
0.1U_0402_16V4Z
1
2
C343
0.1U_0402_16V4Z
@
C343
0.1U_0402_16V4Z
@
1
2
+
C689
220U_B2_2.5VM_R35
+
C689
220U_B2_2.5VM_R35
1
2
R562
0_0402_5%
@
R562
0_0402_5%
@
12
C341
1U_0402_6.3V4Z
C341
1U_0402_6.3V4Z
1
2
C299
1U_0402_6.3V6K
C299
1U_0402_6.3V6K
12
C377
0.1U_0402_16V4Z
C377
0.1U_0402_16V4Z
1
2
C352
1U_0402_6.3V4Z
@
C352
1U_0402_6.3V4Z
@
1
2
C359
0.1U_0402_16V4Z
C359
0.1U_0402_16V4Z
1
2
L60
10UH_LB2012T100MR_20%
L60
10UH_LB2012T100MR_20%
1 2
C390
0.1U_0402_16V4Z
C390
0.1U_0402_16V4Z
1 2
C386
0.1U_0402_16V4Z
C386
0.1U_0402_16V4Z
1
2
C357 1U_0402_6.3V4Z
C357 1U_0402_6.3V4Z
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCH_JTAG_TMS_R
XDP_FN9
PCH_JTAG_RST#_R
XDP_FN12
XDP_FN10
PCH_JTAG_TCK_R
PCH_JTAG_TDO_R
XDP_FN13
XDP_FN11
XDP_FN8
XDP_FN14
XDP_FN4
PCH_JTAG_TDI_R
XDP_FN0
XDP_FN11
XDP_FN0
PCH_JTAG_TMS_R
PCH_JTAG_RST#_R
XDP_FN8
PCH_JTAG_TCK_R
XDP_FN9
PCH_JTAG_TDO_R
XDP_FN10
PCH_JTAG_TDI_R
SMB_CLK_S3
SMB_DATA_S3
XDP_FN4
XDP_FN2
XDP_FN2
XDP_FN14
XDP_FN12
XDP_FN13
XDP_FN15
XDP_FN15
XDP_FN17
XDP_FN17
SMB_CLK_S35
XDP_DBRESET# 5,15
PLT_RST# 5,17,33,37
PBTN_OUT#5,15,37
SMB_DATA_S35
PCH_GPIO2113
SYS_PWROK15
PCH_GPIO1913
PCH_JTAG_TCK13
PCH_JTAG_TDO13
PCH_JTAG_TMS13
PCH_JTAG_TDI13
PCH_JTAG_RST#13
USB_OC#0_R17
PCH_GPIO1814
PCH_GPIO2014
PCH_SMBDATA12,14,35
PCH_SMBCLK12,14,35
USB_OC#3_R17
USB_OC#5_R17
USB_OC#6_R17
USB_OC#7_R17
PCH_GPIO28 18
USB_OC#4_R17
USB_OC#2_R17
DGPU_HOLD_RST#17,18
DGPU_PW R_EN14,18,39,43
USB_OC#1_R17
PCH_TEMP_ALERT#18,37
VGA_PRSNT_L#18
CRT_DET18
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (9/9) VSS & PCH XDP Port
Custom
21 59Thursday, January 07, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (9/9) VSS & PCH XDP Port
Custom
21 59Thursday, January 07, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
PCH (9/9) VSS & PCH XDP Port
Custom
21 59Thursday, January 07, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
PCH XDP Port
(XDP_FN3)
(XDP_FN5)
(XDP_FN6)
(XDP_FN7)
(XDP_FN16)
(XDP_FN1)
R310 33_0402_5%@R310 33_0402_5%@
1 2
REV1.0
U41H
IBEXPEAK-M_FCBGA107
REV1.0
U41H
IBEXPEAK-M_FCBGA107
VSS[1]
AA19
VSS[2]
AA20
VSS[3]
AA22
VSS[5]
AA24
VSS[6]
AA26
VSS[7]
AA28
VSS[8]
AA30
VSS[9]
AA31
VSS[10]
AA32
VSS[11]
AB11
VSS[12]
AB15
VSS[13]
AB23
VSS[14]
AB30
VSS[15]
AB31
VSS[16]
AB32
VSS[17]
AB39
VSS[18]
AB43
VSS[19]
AB47
VSS[20]
AB5
VSS[21]
AB8
VSS[22]
AC2
VSS[23]
AC52
VSS[24]
AD11
VSS[25]
AD12
VSS[26]
AD16
VSS[27]
AD23
VSS[28]
AD30
VSS[29]
AD31
VSS[30]
AD32
VSS[31]
AD34
VSS[33]
AD42
VSS[34]
AD46
VSS[35]
AD49
VSS[36]
AD7
VSS[37]
AE2
VSS[38]
AE4
VSS[39]
AF12
VSS[43]
AF35
VSS[44]
AP13
VSS[46]
AF45
VSS[47]
AF46
VSS[48]
AF49
VSS[49]
AF5
VSS[50]
AF8
VSS[51]
AG2
VSS[52]
AG52
VSS[53]
AH11
VSS[54]
AH15
VSS[55]
AH16
VSS[56]
AH24
VSS[57]
AH32
VSS[59]
AH43
VSS[60]
AH47
VSS[61]
AH7
VSS[62]
AJ19
VSS[63]
AJ2
VSS[64]
AJ20
VSS[65]
AJ22
VSS[66]
AJ23
VSS[67]
AJ26
VSS[68]
AJ28
VSS[69]
AJ32
VSS[70]
AJ34
VSS[71]
AT5
VSS[72]
AJ4
VSS[73]
AK12
VSS[76]
AK26
VSS[77]
AK22
VSS[78]
AK23
VSS[79]
AK28
VSS[80] AK30
VSS[81] AK31
VSS[82] AK32
VSS[83] AK34
VSS[84] AK35
VSS[85] AK38
VSS[86] AK43
VSS[87] AK46
VSS[88] AK49
VSS[89] AK5
VSS[90] AK8
VSS[91] AL2
VSS[92] AL52
VSS[93] AM11
VSS[96] AM20
VSS[97] AM22
VSS[98] AM24
VSS[99] AM26
VSS[100] AM28
VSS[102] AM30
VSS[103] AM31
VSS[104] AM32
VSS[105] AM34
VSS[106] AM35
VSS[107] AM38
VSS[108] AM39
VSS[109] AM42
VSS[110] AU20
VSS[111] AM46
VSS[112] AV22
VSS[113] AM49
VSS[114] AM7
VSS[116] BB10
VSS[117] AN32
VSS[118] AN50
VSS[119] AN52
VSS[120] AP12
VSS[121] AP42
VSS[122] AP46
VSS[123] AP49
VSS[124] AP5
VSS[125] AP8
VSS[126] AR2
VSS[127] AR52
VSS[128] AT11
VSS[131] AT32
VSS[132] AT36
VSS[133] AT41
VSS[134] AT47
VSS[135] AT7
VSS[136] AV12
VSS[137] AV16
VSS[138] AV20
VSS[139] AV24
VSS[140] AV30
VSS[141] AV34
VSS[142] AV38
VSS[143] AV42
VSS[144] AV46
VSS[145] AV49
VSS[146] AV5
VSS[147] AV8
VSS[148] AW14
VSS[149] AW18
VSS[150] AW2
VSS[151] BF9
VSS[152] AW32
VSS[153] AW36
VSS[154] AW40
VSS[155] AW52
VSS[156] AY11
VSS[157] AY43
VSS[158] AY47
VSS[40]
Y13
VSS[42]
AU4
VSS[45]
AN34
VSS[115] AA50
VSS[0]
AB16
VSS[58]
AV18
VSS[32]
AU22
VSS[4]
AM19
VSS[74]
AM41
VSS[75]
AN19
VSS[41]
AH49
VSS[129] BA12
VSS[130] AH48
VSS[101] BA42
VSS[95] AD24
VSS[94] BB44
R297 33_0402_5%@R297 33_0402_5%@
1 2
R313 33_0402_5%@R313 33_0402_5%@
1 2
R307 33_0402_5%@R307 33_0402_5%@
1 2
R300 33_0402_5%@R300 33_0402_5%@
1 2
R306 33_0402_5%@R306 33_0402_5%@
1 2
R287 0_0402_5% R287 0_0402_5%
1 2
Q21B
DMN66D0LDW -7_SOT363-6
@
Q21B
DMN66D0LDW -7_SOT363-6
@
3 4
5
R312 33_0402_5%@R312 33_0402_5%@
1 2
R296 0_0402_5%
R296 0_0402_5%
1 2
Q21A
DMN66D0LDW -7_SOT363-6
@
Q21A
DMN66D0LDW -7_SOT363-6
@
6 1
2
R311 33_0402_5%@R311 33_0402_5%@
1 2
R290
4.7K_0402_5%
@
R290
4.7K_0402_5%
@
1 2
R304 33_0402_5%@R304 33_0402_5%@
1 2
JP3
SAMTE_BSH-030-01-L-D-ACONN@
JP3
SAMTE_BSH-030-01-L-D-ACONN@
GND0
1
OBSFN_A0
3
OBSFN_A1
5
GND2
7
OBSDATA_A0
9
OBSDATA_A1
11
GND4
13
OBSDATA_A2
15
OBSDATA_A3
17
GND6
19
OBSFN_B0
21
OBSFN_B1
23
GND8
25
OBSDATA_B0
27
OBSDATA_B1
29
GND10
31
OBSDATA_B2
33
OBSDATA_B3
35
GND12
37
PWRGOOD/HOOK0
39
HOOK1
41
VCC_OBS_AB
43
HOOK2
45
HOOK3
47
GND14
49
SDA
51
SCL
53
TCK1
55
TCK0
57
GND16
59
GND1 2
OBSFN_C0 4
OBSFN_C1 6
GND3 8
OBSDATA_C0 10
OBSDATA_C1 12
GND5 14
OBSDATA_C2 16
OBSDATA_C3 18
GND7 20
OBSFN_D0 22
OBSFN_D1 24
GND9 26
OBSDATA_D0 28
OBSDATA_D1 30
GND11 32
OBSDATA_D2 34
OBSDATA_D3 36
GND13 38
ITPCLK/HOOK4 40
ITPCLK#/HOOK5 42
VCC_OBS_CD 44
RESET#/HOOK6 46
DBR#/HOOK7 48
GND15 50
TD0 52
TRST# 54
TDI 56
TMS 58
GND17 60
REV1.0
U41I
IBEXPEAK-M_FCBGA107
REV1.0
U41I
IBEXPEAK-M_FCBGA107
VSS[159]
AY7
VSS[160]
B11
VSS[161]
B15
VSS[162]
B19
VSS[163]
B23
VSS[164]
B31
VSS[165]
B35
VSS[166]
B39
VSS[167]
B43
VSS[168]
B47
VSS[169]
B7
VSS[170]
BG12
VSS[171]
BB12
VSS[172]
BB16
VSS[173]
BB20
VSS[174]
BB24
VSS[175]
BB30
VSS[176]
BB34
VSS[177]
BB38
VSS[178]
BB42
VSS[179]
BB49
VSS[180]
BB5
VSS[181]
BC10
VSS[182]
BC14
VSS[183]
BC18
VSS[184]
BC2
VSS[185]
BC22
VSS[186]
BC32
VSS[187]
BC36
VSS[188]
BC40
VSS[189]
BC44
VSS[190]
BC52
VSS[191]
BH9
VSS[192]
BD48
VSS[193]
BD49
VSS[194]
BD5
VSS[195]
BE12
VSS[196]
BE16
VSS[197]
BE20
VSS[198]
BE24
VSS[199]
BE30
VSS[200]
BE34
VSS[201]
BE38
VSS[202]
BE42
VSS[203]
BE46
VSS[204]
BE48
VSS[205]
BE50
VSS[206]
BE6
VSS[207]
BE8
VSS[208]
BF3
VSS[209]
BF49
VSS[210]
BF51
VSS[211]
BG18
VSS[212]
BG24
VSS[213]
BG4
VSS[214]
BG50
VSS[215]
BH11
VSS[216]
BH15
VSS[217]
BH19
VSS[218]
BH23
VSS[219]
BH31
VSS[220]
BH35
VSS[221]
BH39
VSS[222]
BH43
VSS[223]
BH47
VSS[224]
BH7
VSS[225]
C12
VSS[226]
C50
VSS[227]
D51
VSS[228]
E12
VSS[229]
E16
VSS[230]
E20
VSS[231]
E24
VSS[232]
E30
VSS[233]
E34
VSS[234]
E38
VSS[235]
E42
VSS[236]
E46
VSS[237]
E48
VSS[264] K47
VSS[265] K7
VSS[266] L14
VSS[267] L18
VSS[268] L2
VSS[269] L22
VSS[270] L32
VSS[271] L36
VSS[272] L40
VSS[273] L52
VSS[274] M12
VSS[275] M16
VSS[276] M20
VSS[277] N38
VSS[278] M34
VSS[279] M38
VSS[280] M42
VSS[281] M46
VSS[282] M49
VSS[283] M5
VSS[284] M8
VSS[285] N24
VSS[286] P11
VSS[288] P22
VSS[289] P30
VSS[290] P32
VSS[291] P34
VSS[292] P42
VSS[293] P45
VSS[294] P47
VSS[295] R2
VSS[296] R52
VSS[297] T12
VSS[298] T41
VSS[299] T46
VSS[300] T49
VSS[301] T5
VSS[302] T8
VSS[303] U30
VSS[304] U31
VSS[305] U32
VSS[306] U34
VSS[307] P38
VSS[308] V11
VSS[309] P16
VSS[310] V19
VSS[311] V20
VSS[312] V22
VSS[313] V30
VSS[314] V31
VSS[315] V32
VSS[316] V34
VSS[238]
E6
VSS[239]
E8
VSS[240]
F49
VSS[241]
F5
VSS[242]
G10
VSS[243]
G14
VSS[244]
G18
VSS[245]
G2
VSS[246]
G22
VSS[247]
G32
VSS[248]
G36
VSS[249]
G40
VSS[250]
G44
VSS[251]
G52
VSS[317] V35
VSS[318] V38
VSS[319] V43
VSS[320] V45
VSS[321] V46
VSS[322] V47
VSS[323] V49
VSS[324] V5
VSS[325] V7
VSS[326] V8
VSS[327] W2
VSS[328] W52
VSS[329] Y11
VSS[330] Y12
VSS[331] Y15
VSS[332] Y19
VSS[333] Y23
VSS[334] Y28
VSS[335] Y30
VSS[336] Y31
VSS[337] Y32
VSS[338] Y38
VSS[339] Y43
VSS[340] Y46
VSS[342] Y5
VSS[343] Y6
VSS[344] Y8
VSS[341] P49
VSS[345] P24
VSS[287] AD15
VSS[252]
AF39
VSS[253]
H16
VSS[254]
H20
VSS[255]
H30
VSS[256]
H34
VSS[257]
H38
VSS[258]
H42
VSS[346] T43
VSS[347] AD51
VSS[348] AT8
VSS[349] AD47
VSS[350] Y47
VSS[351] AT12
VSS[352] AM6
VSS[353] AT13
VSS[354] AM5
VSS[355] AK45
VSS[356] AK39
VSS[366] AV14
VSS[262] K11
VSS[263] K43
VSS[259] H49
VSS[260] H5
VSS[261] J24
R314 33_0402_5%@R314 33_0402_5%@
1 2
R294
4.7K_0402_5%
@
R294
4.7K_0402_5%
@
1 2
R286 0_0402_5% R286 0_0402_5%
1 2
R295
1K_0402_5%
R295
1K_0402_5%
12
R305 33_0402_5%@R305 33_0402_5%@
1 2
R284 0_0402_5% R284 0_0402_5%
1 2
R289 0_0402_5%@R289 0_0402_5%@
1 2
R293 0_0402_5%
R293 0_0402_5%
1 2
R309 33_0402_5%@R309 33_0402_5%@
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VGA_TXOUT0-
VGA_TXOUT0+
VGA_TXOUT1+
VGA_TXOUT1-
VGA_TXCLK-
VGA_TXCLK+
VGA_TXOUT2+
VGA_TXOUT2-
PEG_HTX_C_GRX_N14
PEG_HTX_C_GRX_N15
PEG_HTX_C_GRX_N12
PEG_HTX_C_GRX_N13
PEG_HTX_C_GRX_N10
PEG_HTX_C_GRX_N11
PEG_HTX_C_GRX_N8
PEG_HTX_C_GRX_N6
PEG_HTX_C_GRX_N7
PEG_HTX_C_GRX_N4
PEG_HTX_C_GRX_N5
PEG_HTX_C_GRX_N2
PEG_HTX_C_GRX_N3
PEG_HTX_C_GRX_N1
PEG_HTX_C_GRX_P6
PEG_HTX_C_GRX_P7
PEG_HTX_C_GRX_P4
PEG_HTX_C_GRX_P5
PEG_HTX_C_GRX_P10
PEG_HTX_C_GRX_P11
PEG_HTX_C_GRX_P9
PEG_HTX_C_GRX_P14
PEG_HTX_C_GRX_P15
PEG_HTX_C_GRX_P12
PEG_HTX_C_GRX_P13
PEG_GTX_HRX_P0
PEG_GTX_HRX_P8
PEG_GTX_HRX_P9
PEG_GTX_HRX_P10
PEG_GTX_HRX_P11
PEG_GTX_HRX_P12
PEG_GTX_HRX_P13
PEG_GTX_HRX_P15
PEG_GTX_HRX_P14
PEG_GTX_HRX_P1
PEG_GTX_HRX_P2
PEG_GTX_HRX_P3
PEG_GTX_HRX_P4
PEG_GTX_HRX_P5
PEG_GTX_HRX_P7
PEG_GTX_HRX_P6
PEG_GTX_HRX_N8
PEG_GTX_HRX_N9
PEG_GTX_HRX_N10
PEG_GTX_HRX_N11
PEG_GTX_HRX_N12
PEG_GTX_HRX_N13
PEG_GTX_HRX_N15
PEG_GTX_HRX_N14
PEG_GTX_HRX_N0
PEG_GTX_HRX_N1
PEG_GTX_HRX_N2
PEG_GTX_HRX_N3
PEG_GTX_HRX_N4
PEG_GTX_HRX_N5
PEG_GTX_HRX_N7
PEG_GTX_HRX_N6
PEG_HTX_C_GRX_N0
PEG_HTX_C_GRX_P0
PEG_HTX_C_GRX_P1
PEG_HTX_C_GRX_P2
PEG_HTX_C_GRX_P3
PEG_HTX_C_GRX_P8
PEG_HTX_C_GRX_N9
CLK_PEG_VGA14
CLK_PEG_VGA#14
PLTRST_VGA#17
ENVDD 29
VGA_PNL_PWM 29
VGA_TXCLK+ 29
VGA_TXCLK- 29
VGA_TXOUT0- 29
VGA_TXOUT0+ 29
VGA_TXOUT1- 29
VGA_TXOUT1+ 29
VGA_TXOUT2+ 29
VGA_TXOUT2- 29
PEG_GTX_HRX_N[0..15]4
PEG_HTX_C_GRX_P[0..15]4
PEG_HTX_C_GRX_N[0..15]4
PEG_GTX_HRX_P[0..15]4
+1.0VSDGPU
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_ PCIE / LVDS
Custom
22 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_ PCIE / LVDS
Custom
22 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_ PCIE / LVDS
Custom
22 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Park XT P/N : SA00003M500 (S IC 216-0774009 A11 PARK XT S3 631P C38)
add for VB support.
For M96, AH16 is NC
GFX PCIE LANE REVERSAL
Madision Pro P/N : SA00003M300 ( S IC 216-0772000 MADISON PRO FCBGA 0FA)
R76
10K_0402_5%
VGA@
R76
10K_0402_5%
VGA@
1 2
LVTMDP
LVDS CONTROL
216-0729002 A12 M96_BGA962
U34G
MADI@
LVTMDP
LVDS CONTROL
216-0729002 A12 M96_BGA962
U34G
MADI@
DIGON AJ27
TXCLK_LN_DPE3N AR34
TXCLK_LP_DPE3P AP34
TXCLK_UN_DPF3N AL36
TXCLK_UP_DPF3P AK35
TXOUT_L0N_DPE2N AU35
TXOUT_L0P_DPE2P AW37
TXOUT_L1N_DPE1N AU39
TXOUT_L1P_DPE1P AR37
TXOUT_L2N_DPE0N AR35
TXOUT_L2P_DPE0P AP35
TXOUT_L3N AP37
TXOUT_L3P AN36
TXOUT_U0N_DPF2N AK37
TXOUT_U0P_DPF2P AJ38
TXOUT_U1N_DPF1N AJ36
TXOUT_U1P_DPF1P AH35
TXOUT_U2N_DPF0N AH37
TXOUT_U2P_DPF0P AG38
TXOUT_U3N AG36
TXOUT_U3P AF35
VARY_BL AK27
PCI EXPRESS INTERFACE
CLOCK
CALIBRATION
216-0729002 A12 M96_BGA962
U34A
MADI@
PCI EXPRESS INTERFACE
CLOCK
CALIBRATION
216-0729002 A12 M96_BGA962
U34A
MADI@
NC#1
AJ21
NC#2
AK21
NC_PWRGOOD
AH16 PCIE_CALRN Y29
PCIE_CALRP Y30
PCIE_REFCLKN
AA36 PCIE_REFCLKP
AB35
PCIE_RX0N
Y37 PCIE_RX0P
AA38
PCIE_RX10N
K37 PCIE_RX10P
L38
PCIE_RX11N
J36 PCIE_RX11P
K35
PCIE_RX12N
H37 PCIE_RX12P
J38
PCIE_RX13N
G36 PCIE_RX13P
H35
PCIE_RX14N
F37 PCIE_RX14P
G38
PCIE_RX15N
E37 PCIE_RX15P
F35
PCIE_RX1N
W36 PCIE_RX1P
Y35
PCIE_RX2N
V37 PCIE_RX2P
W38
PCIE_RX3N
U36 PCIE_RX3P
V35
PCIE_RX4N
T37 PCIE_RX4P
U38
PCIE_RX5N
R36 PCIE_RX5P
T35
PCIE_RX6N
P37 PCIE_RX6P
R38
PCIE_RX7N
N36 PCIE_RX7P
P35
PCIE_RX8N
M37 PCIE_RX8P
N38
PCIE_RX9N
L36 PCIE_RX9P
M35
PERSTB
AA30
PCIE_TX0N Y32
PCIE_TX0P Y33
PCIE_TX10N L32
PCIE_TX10P L33
PCIE_TX11N L29
PCIE_TX11P L30
PCIE_TX12N K32
PCIE_TX12P K33
PCIE_TX13N J32
PCIE_TX13P J33
PCIE_TX14N K29
PCIE_TX14P K30
PCIE_TX15N H32
PCIE_TX15P H33
PCIE_TX1N W32
PCIE_TX1P W33
PCIE_TX2N U32
PCIE_TX2P U33
PCIE_TX3N U29
PCIE_TX3P U30
PCIE_TX4N T32
PCIE_TX4P T33
PCIE_TX5N T29
PCIE_TX5P T30
PCIE_TX6N P32
PCIE_TX6P P33
PCIE_TX7N P29
PCIE_TX7P P30
PCIE_TX8N N32
PCIE_TX8P N33
PCIE_TX9N N29
PCIE_TX9P N30
R498 10K_0402_5%
VGA@
R498 10K_0402_5%
VGA@ 12 R52 2K_0402_1%VGA@R52 2K_0402_1%VGA@
1 2
R73
10K_0402_5%
VGA@
R73
10K_0402_5%
VGA@
1 2
R55 1.27K_0402_1%VGA@R55 1.27K_0402_1%VGA@
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VDD1DI
VGA_GPIO1
VGA_GPIO2
GENERICC
THM_ALERT#
SOUT_GPIO8
SIN_GPIO9
VGA_GPIO11
VGA_GPIO12
VGA_GPIO13
GPU_THERM_D+
+VDD1DI
ROMSE_GPIO22
GPU_VID0
+DPLL_PVDD
VGA_GPIO0
GPU_VID1
XTALOUT
27MCLK
VGA_GPIO11
VGA_GPIO12
VGA_GPIO13
ROMSE_GPIO22
GENERICC
VGA_GPIO0
VGA_GPIO1
VGA_GPIO2
SOUT_GPIO8
SIN_GPIO9
+VGA_VREF
+DPLL_VDDC
GPU_THERM_D-
+TSVDD
VGA_AC_DET
VGA_SMB_DA2
GPU_THERM_D-
VGA_SMB_CK2
GPU_THERM_D+
VRAM_ID3
VRAM_ID1
VRAM_ID2
VRAM_ID0
JTAG_TRSTB
VGA_CLK_27M_R
JTAG_TMS
+A2VDDQ
27MCLKXTALOUT
VGA_AC_DET
CLK_GPIO10
ROMSE_GPIO22
SOUT_GPIO8SIN_GPIO9
CLK_GPIO10
THM_ALERT#
EC_SMB_DA2
EC_SMB_CK2
VGA_SMB_DA2
VGA_SMB_CK2
H2SYNC
V2SYNC
VGA_CRT_B
VGA_CRT_VSYNC
VGA_CRT_HSYNC
VGA_DDC_DATA
VGA_HDMI_SCLK
VGA_HDMI_SDATA
VGA_CRT_G
VGA_DDC_CLK
V2SYNC
H2SYNC
VGA_CRT_R
VGA_HDMI_SDATA
VGA_HDMI_SCLK
VGA_DDC_CLK
VGA_DDC_DATA
VGA_LCD_DATA
VGA_LCD_CLK
VGA_HDMI_DET
VGA_CLK_27M_R
VRAM_ID1
VRAM_ID2
VRAM_ID3
VRAM_ID0
VGA_ON#
DGPU_BKL_EN
+A2VDD
+AVDD
DGPU_BKL_EN
JTAG_TRSTB
JTAG_TMS
GPU_VID051
DGPU_BKL_EN16
GPU_VID151
EC_SMB_CK2 14,37
EC_SMB_DA2 14,37
VGA_ON39,43,51,52
VGA_CRT_R 30
VGA_CRT_G 30
VGA_CRT_B 30
VGA_CRT_HSYNC 30
VGA_CRT_VSYNC 30
VGA_HDMI_TXC+ 31
VGA_HDMI_TXC- 31
VGA_HDMI_TXD0+ 31
VGA_HDMI_TXD0- 31
VGA_HDMI_TXD1+ 31
VGA_HDMI_TXD1- 31
VGA_HDMI_TXD2- 31
VGA_HDMI_TXD2+ 31
VGA_HDMI_SCLK 31
VGA_HDMI_SDATA 31
VGA_DDC_CLK 30
VGA_DDC_DATA 30
VGA_LCD_CLK29
VGA_LCD_DATA29
VGA_HDMI_DET31
VGA_CLK_27M12
VGA_ON#43,51,52
PEG_CLKREQ#14
EC_ACIN15,37ENBKL16,37
TESTEN 24
+1.8VSDGPU
+1.8VSDGPU
+1.0VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+3VSDGPU
+1.8VSDGPU
+3VSDGPU
+3VSDGPU
+3VSDGPU
+3VSDGPU
+3VSDGPU
+3VSDGPU
+3VSDGPU
+3VSDGPU
+3VSDGPU
+3VS
+1.8VSDGPU
+1.8VSDGPU
+3VSDGPU
+3VSDGPU
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_Strape/DP/HDMI//CRT
C
23 59Thursday, January 07, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_Strape/DP/HDMI//CRT
C
23 59Thursday, January 07, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_Strape/DP/HDMI//CRT
C
23 59Thursday, January 07, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
GPIO11
GPIO12
GPIO13 GPIO13,12,11 (config 2,1,0) :
VIP_DEVICE_EN
1
+3VSDGPU
100mA
VIP Device Strap Enable indicates to the software driver
Strap Name Pin Straps description <all internal PD>
001
50mA
BIOS_ROM_EN
Setting
GPIO22 Enable external BIOS ROM device
0: Diable, 1: Enable
00: No audio function; 10: Audio for DisplayPort only;
01: Audio for DisplayPort and HDMI if adapter is detected;
11: Audio for both DisplayPort and HDMI
0
1
0: Driver would ignore the value sampled on VHAD_0 during reset
a) If BIOS_ROM_EN = 1, then Config[2:0] defines
the ROM type.
b) If BIOS_ROM_EN = 0, then Config[2:0] defines
the primary memory aperture size.
120mA
150mA
20mA
70mA
45mA
AUD[1]
130mA
AUD(0)
memory apertures
CONFIG[3:0]
128 MB 000
256 MB 001 *
64 MB 010
HSYNC
VSYNC
GPIO9
11
VGA Disable determines
V2SYNC
CONFIG[2]
0: VGA Controller capacity enabled
CONFIG[1]
1: The device will not be recognized as the system’s VGA controller
CONFIG[0]
0
0
External VGA Thermal Sensor
NC on Park
FLASH ROM
TYPE 1
HDMI
CRT
20mA
Not share via for other GND
Strap
External 27MHZ 3.3V CLK
1: VHAD_0 to determine whether or not a VIP slave device
VGA_DIS
TX_PWRS_ENB GPIO0 Transmitter Power Saving Enable
0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)
GPIO1TX_DEEMPH_EN PCI Express Transmitter De-emphasis Enable
0: Tx de-emphasis diabled for mobile mode
1: Tx de-emphasis enabled (Defailt setting for desktop)
BIF_GEN2_EN GPIO2 0= Advertises the PCI-E device as 2.5 GT/s capable at power-on
5.0 GT/s capability will be controlled by software
1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 0
RESERVED H2SYNC
GPIO8
GPIO21
Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST
BE 0 V AT RESET. The pad may be left unconnected
NC on Park
NC on Park
NC on Park
Park NC pins
PD-Reset
NC on Park
10mil
10mil
10mil
10mil
10mil
10mil
20mil
20mil
20mil
DISCRETE ONLY
2009/08/27
remove BB_EN
SM010030010
200ma 120ohm@100mhz DCR 0.2
SM010030010
200ma 120ohm@100mhz DCR 0.2
2009/09/18 For AMD roger
Ass Option Circuit for Solve Intermittent System
Boot-up Hangs,R717,R718,VGA_CLK_27M_R
2009/09/18 For AMD roger
FIX intermittent system boot up hangs issue
ID3: VRAM Vender ID2: VRAM Size
1
<4PCS>
1
VRAM_ID2 VRAM_ID1 VRAM_ID0
VRAM
Samsung 0 0 0
Location VRAM_ID3
0 01
<4PCS>
64Mx1664Mx16
Park(XT)
0
<8PCS>
1
VRAM_ID2 VRAM_ID1 VRAM_ID0
VRAM
Samsung 0 0 0
Location VRAM_ID3
0 00
<8PCS>
64Mx1664Mx16
Madison(Pro)
HYNIX
HYNIX
1 1
<4PCS>
0AMD 1
1AMD 01
<8PCS>
0
ID1: VRAM Vender
R477
10K_0402_5%
X76@
R477
10K_0402_5%
X76@
12
C236
1U_0402_6.3V4Z
VGA@
C236
1U_0402_6.3V4Z
VGA@
1
2
R113 10K_0402_5%VGA@R113 10K_0402_5%VGA@
1 2
C244
0.1U_0402_16V4ZVGA@
C244
0.1U_0402_16V4ZVGA@
1 2
C221
1U_0402_6.3V4Z
VGA@
C221
1U_0402_6.3V4Z
VGA@
1
2
R94 0_0402_5%
@
R94 0_0402_5%
@
12
Q5B DMN66D0LDW-7_SOT363-6
VGA@
Q5B DMN66D0LDW-7_SOT363-6
VGA@
34
5
U9
ADM1032ARMZ-2REEL_MSOP8
VGA@
U9
ADM1032ARMZ-2REEL_MSOP8
VGA@
VDD
1
ALERT# 6
THERM#
4GND 5
D+
2
D-
3
SCLK 8
SDATA 7
C156
1U_0402_6.3V4Z
VGA@
C156
1U_0402_6.3V4Z
VGA@
1
2
R718 10K_0402_5%
@
R718 10K_0402_5%
@
1 2
R118 10K_0402_5%VGA@R118 10K_0402_5%VGA@
1 2
R506 10K_0402_5%VGA@R506 10K_0402_5%VGA@
1 2
R115
4.7K_0402_5%
VGA@
R115
4.7K_0402_5%
VGA@
1 2
R120
0_0603_5%
@
R120
0_0603_5%
@
C188
22U_0805_6.3V6M
VGA@
C188
22U_0805_6.3V6M
VGA@
1
2
R111 10K_0402_5%VGA@R111 10K_0402_5%VGA@
1 2
C154
0.1U_0402_16V4Z
VGA@
C154
0.1U_0402_16V4Z
VGA@
1
2
C197
1U_0402_6.3V4Z
VGA@
C197
1U_0402_6.3V4Z
VGA@
1
2
C218
10U_0603_6.3V6M
VGA@
C218
10U_0603_6.3V6M
VGA@
1
2
G
D
S
Q7
2N7002E-T1-GE3_SOT23-3
VGA@
G
D
S
Q7
2N7002E-T1-GE3_SOT23-3
VGA@
2
13
R482
10K_0402_5%
X76@
R482
10K_0402_5%
X76@
12
C289
0.1U_0402_16V4Z
VGA@
C289
0.1U_0402_16V4Z
VGA@
1
2
R509 0_0402_5%
@
R509 0_0402_5%
@
1 2
R474
10K_0402_5%
X76@
R474
10K_0402_5%
X76@
12
R491
10K_0402_5%
X76@
R491
10K_0402_5%
X76@
12
C600
10U_0603_6.3V6M
@
C600
10U_0603_6.3V6M
@
1
2
R129
0_0402_5%
VGA@
R129
0_0402_5%
VGA@
12
R500 1M_0402_5%
VGA@
R500 1M_0402_5%
VGA@
12
C802
12P_0402_50V8J
@
C802
12P_0402_50V8J
@
1
2
R56
715_0402_1%
VGA@
R56
715_0402_1%
VGA@
1 2
C189
0.1U_0402_16V4Z
VGA@
C189
0.1U_0402_16V4Z
VGA@
1
2
R93 10K_0402_5%@R93 10K_0402_5%@
1 2
C196
0.1U_0402_16V4Z
VGA@
C196
0.1U_0402_16V4Z
VGA@
1
2
R462 150_0402_1%VGA@R462 150_0402_1%VGA@
1 2
R71 10K_0402_5%@R71 10K_0402_5%@
1 2
C243
10U_0603_6.3V6M
VGA@
C243
10U_0603_6.3V6M
VGA@
1
2
T5 @T5 @
L11
BLM18AG121SN1D_0603
VGA@
L11
BLM18AG121SN1D_0603
VGA@
12
R74 10K_0402_5%VGA@R74 10K_0402_5%VGA@
1 2
Y1
27MHZ_16PF_X5H027000FG1H
VGA@
Y1
27MHZ_16PF_X5H027000FG1H
VGA@
2 1
C180
0.1U_0402_16V4Z
VGA@
C180
0.1U_0402_16V4Z
VGA@
1
2
C247
2200P_0402_50V7K
VGA@
C247
2200P_0402_50V7K
VGA@
1 2
C181
1U_0402_6.3V4Z
VGA@
C181
1U_0402_6.3V4Z
VGA@
1
2
R104 10K_0402_5%
VGA@
R104 10K_0402_5%
VGA@
12
R465 150_0402_1%VGA@R465 150_0402_1%VGA@
1 2
R107 10K_0402_5%@R107 10K_0402_5%@
1 2
C220
10U_0603_6.3V6M
VGA@
C220
10U_0603_6.3V6M
VGA@
1
2
DPA
DPB
DPC
DPD
MUTI GFX
I2C
GENERAL PURPOSE I/O
DAC1
DAC2
DDC/AUX
THERMAL
PLL/CLOCK
216-0729002 A12 M96_BGA962
U34B
MADI@
DPA
DPB
DPC
DPD
MUTI GFX
I2C
GENERAL PURPOSE I/O
DAC1
DAC2
DDC/AUX
THERMAL
PLL/CLOCK
216-0729002 A12 M96_BGA962
U34B
MADI@
DMINUS
AG29
DPLL_PVDD
AM32
DPLL_PVSS
AN32
DPLL_VDDC
AN31
DPLUS
AF29
DVPCLK
AR1
DVPCNTL_0
AP8
DVPCNTL_1
AW8
DVPCNTL_2
AR3
DVPCNTL_MVP_0
AR8
DVPCNTL_MVP_1
AU8
DVPDATA_0
AU1
DVPDATA_1
AU3
DVPDATA_10
AV7
DVPDATA_11
AN7
DVPDATA_12
AV9
DVPDATA_13
AT9
DVPDATA_14
AR10
DVPDATA_15
AW10
DVPDATA_16
AU10
DVPDATA_17
AP10
DVPDATA_18
AV11
DVPDATA_19
AT11
DVPDATA_2
AW3
DVPDATA_20
AR12
DVPDATA_21
AW12
DVPDATA_22
AU12
DVPDATA_23
AP12
DVPDATA_3
AP6
DVPDATA_4
AW5
DVPDATA_5
AU5
DVPDATA_6
AR6
DVPDATA_7
AW6
DVPDATA_8
AU6
DVPDATA_9
AT7
GENERICA
AJ19
GENERICB
AK19
GENERICC
AJ20
GENERICD
AK20
GENERICE_HPD4
AJ24
GENERICF
AH26
GENERICG
AH24
GPIO_0
AH20
GPIO_1
AH18
GPIO_10_ROMSCK
AJ16
GPIO_11
AK16
GPIO_12
AL16
GPIO_13
AM16
GPIO_14_HPD2
AM14
GPIO_15_PWRCNTL_0
AM13
GPIO_16_SSIN
AK14
GPIO_17_THERMAL_INT
AG30
GPIO_18_HPD3
AN14
GPIO_19_CTF
AM17
GPIO_2
AN16
GPIO_20_PWRCNTL_1
AL13
GPIO_21_BB_EN
AJ14
GPIO_22_ROMCSB
AK13
GPIO_23_CLKREQB
AN13
GPIO_3_SMBDATA
AH23
GPIO_4_SMBCLK
AJ23
GPIO_5_AC_BATT
AH17
GPIO_6
AJ17
GPIO_7_BLON
AK17
GPIO_8_ROMSO
AJ13
GPIO_9_ROMSI
AH15
H2SYNC AD29
HPD1
AK24
HSYNC AC36
JTAG_TCK
AK23 JTAG_TDI
AN23
JTAG_TDO
AM24 JTAG_TMS
AL24
JTAG_TRSTB
AM23
NC_DDCDATA_AUX7N AK29
NC_DDCCLK_AUX7P AK30
TS_FDO
AK32
TSVDD
AJ32
TSVSS
AJ33
VREFG
AH13
VSS1DI AC34
VSS2DI AG32
XTALIN
AV33
XTALOUT
AU34
A2VDD AG33
A2VDDQ AD33
A2VSSQ AF33
AUX1N AL27
AUX1P AM27
AUX2N AM20
AUX2P AN20
AVDD AD34
AVSSQ AE34
BAF37
B2 AF30
B2B AF31
BB AE38
CAC32
COMP AF32
DDC1CLK AM26
DDC1DATA AN26
DDC2CLK AM19
DDC2DATA AL19
DDC6CLK AJ30
DDC6DATA AJ31
DDCDATA_AUX3N AM30
DDCCLK_AUX3P AL30
DDCDATA_AUX4N AM29
DDCCLK_AUX4P AL29
DDCDATA_AUX5N AM21
DDCCLK_AUX5P AN21
GAE36
G2 AD30
G2B AD31
GB AD35
RAD39
R2 AC30
R2B AC31
R2SET AA29
RB AD37
RSET AB34
SCL
AK26
SDA
AJ26
TX0M_DPA2N AR24
TX0M_DPC2N AR14
TX0P_DPA2P AT25
TX0P_DPC2P AT15
TX1M_DPA1N AV25
TX1M_DPC1N AV15
TX1P_DPA1P AU26
TX1P_DPC1P AU16
TX2M_DPA0N AR26
TX2M_DPC0N AR16
TX2P_DPA0P AT27
TX2P_DPC0P AT17
TX3M_DPB2N AU30
TX3M_DPD2N AR20
TX3P_DPB2P AV31
TX3P_DPD2P AT21
TX4M_DPB1N AT31
TX4M_DPD1N AV21
TX4P_DPB1P AR32
TX4P_DPD1P AU22
TX5M_DPB0N AU32
TX5M_DPD0N AR22
TX5P_DPB0P AT33
TX5P_DPD0P AT23
TXCAM_DPA3N AV23
TXCAP_DPA3P AU24
TXCBM_DPB3N AT29
TXCBP_DPB3P AR30
TXCCM_DPC3N AV13
TXCCP_DPC3P AU14
TXCDM_DPD3N AT19
TXCDP_DPD3P AU20
V2SYNC AC29
VDD1DI AC33
VDD2DI AG31
VSYNC AC38
YAD32
R114 10K_0402_5%@R114 10K_0402_5%@
1 2
R128
100K_0402_5%
VGA@
R128
100K_0402_5%
VGA@
1 2
C182
0.1U_0402_16V4Z
VGA@
C182
0.1U_0402_16V4Z
VGA@
1
2
R117 4.7K_0402_5%VGA@R117 4.7K_0402_5%VGA@
1 2
R116 4.7K_0402_5%VGA@R116 4.7K_0402_5%VGA@
1 2
L3
BLM18AG121SN1D_0603
VGA@
L3
BLM18AG121SN1D_0603
VGA@
12
R720 10K_0402_5%
@
R720 10K_0402_5%
@
1 2
C215
1U_0402_6.3V4Z
VGA@
C215
1U_0402_6.3V4Z
VGA@
1
2
D
G
S
Q6
AO3413L_SOT23-3
VGA@
D
G
S
Q6
AO3413L_SOT23-3
VGA@
1
2
3
R100 499_0402_1%VGA@R100 499_0402_1%VGA@
1 2
R463 150_0402_1%VGA@R463 150_0402_1%VGA@
1 2
L15
BLM18AG121SN1D_0603
VGA@
L15
BLM18AG121SN1D_0603
VGA@
12
R487 10K_0402_5%@R487 10K_0402_5%@
1 2
R86 0_0402_5%
@
R86 0_0402_5%
@
12
R106
470_0603_5%
VGA@
R106
470_0603_5%
VGA@
1 2
R95 10K_0402_5%@R95 10K_0402_5%@
1 2
R511 10K_0402_5%VGA@R511 10K_0402_5%VGA@
1 2
C263
0.1U_0402_16V4Z
VGA@
C263
0.1U_0402_16V4Z
VGA@
1
2
R109 10K_0402_5%@R109 10K_0402_5%@
1 2
R101 249_0402_1%VGA@R101 249_0402_1%VGA@
1 2
C279
10U_0805_6.3V6M
VGA@
C279
10U_0805_6.3V6M
VGA@
1
2
C216
0.1U_0402_16V4Z
VGA@
C216
0.1U_0402_16V4Z
VGA@
1
2
R96 3K_0402_5%@R96 3K_0402_5%@
1 2
R110 10K_0402_5%@R110 10K_0402_5%@
1 2
R492
10K_0402_5%
X76@
R492
10K_0402_5%
X76@
12
R447 10K_0402_5%VGA@R447 10K_0402_5%VGA@
1 2
R102 4.7K_0402_5%
VGA@
R102 4.7K_0402_5%
VGA@
1 2
C219
10U_0603_6.3V6M
VGA@
C219
10U_0603_6.3V6M
VGA@
1
2
R483
10K_0402_5%
X76@
R483
10K_0402_5%
X76@
12
R473
10K_0402_5%
X76@
R473
10K_0402_5%
X76@
12
R739
24K_0402_1%
VGA@
R739
24K_0402_1%
VGA@
1 2
T1 @T1 @
C635
18P_0402_50V8J
VGA@
C635
18P_0402_50V8J
VGA@
R478
10K_0402_5%
X76@
R478
10K_0402_5%
X76@
12
R717 10K_0402_5%
@
R717 10K_0402_5%
@
1 2
C227
0.1U_0402_16V4Z
@C227
0.1U_0402_16V4Z
@
1
2
T6 @T6 @
L7
BLM18AG121SN1D_0603
VGA@
L7
BLM18AG121SN1D_0603
VGA@
12
C249
10U_0603_6.3V6M
VGA@C249
10U_0603_6.3V6M
VGA@
1
2
R119 10K_0402_5%VGA@R119 10K_0402_5%VGA@
1 2
Q5A DMN66D0LDW-7_SOT363-6
VGA@
Q5A DMN66D0LDW-7_SOT363-6
VGA@
61
2
L8
BLM18AG121SN1D_0603
VGA@
L8
BLM18AG121SN1D_0603
VGA@
12
R112 10K_0402_5%@R112 10K_0402_5%@
1 2
C172
0.1U_0402_16V4Z
@
C172
0.1U_0402_16V4Z
@
1
2
C609
0.1U_0402_16V7K
VGA@
C609
0.1U_0402_16V7K
VGA@
1
2
U8
M25P10-AVMN6P
@U8
M25P10-AVMN6P
@
S
1
VCC
8
Q2
HOLD
7
VSS 4
D
5
C
6
W
3
R53 499_0402_1%VGA@R53 499_0402_1%VGA@
1 2
R108
4.7K_0402_5%
VGA@
R108
4.7K_0402_5%
VGA@
1 2
R460 10K_0402_5%VGA@R460 10K_0402_5%VGA@
1 2
R103 0_0402_5%
DISO@
R103 0_0402_5%
DISO@
1 2
G
D
S
Q4
2N7002E-T1-GE3_SOT23-3
VGA@
G
D
S
Q4
2N7002E-T1-GE3_SOT23-3
VGA@
2
13
D3
CH751H-40PT_SOD323-2
@
D3
CH751H-40PT_SOD323-2
@
21
C599
1U_0402_6.3V4Z
@
C599
1U_0402_6.3V4Z
@
1
2
C647
18P_0402_50V8J
VGA@
C647
18P_0402_50V8J
VGA@
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MAB12
DQMA#7
DQMB#5
CASA0#
B_BA2
QSA1
CKEA0
QSA#2
CKEB1
DQMA#1
MDA0
MDA1
MDA2
MDA3
MDA4
MDA5
MDA6
MDA7
CASB0#
MDA8
MDA9
MDA10
MDA11
MDA12
MDA13
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19
MDA20
MDA21
MDA22
MDA23
MDA24
MDA25
MDA26
MDA27
MDA28
QSA#3
MDA29
MDA30
MDA31
MDA32
MDA33
MDA34
MDA35
MDA36
MDA37
MDA38
MDA39
MDA40
MDA41
MDA42
MDA43
MDA44
MDA45
MDA46
MDA47
MDA48
MDA49
MDA50
MVREFDA
MDA51
MDA52
MDA53
MDA54
MDA55
MDA56
MDA57
MDA58
MDA59
MDA60
MDA61
MDA62
MDA63
CKEA1
QSA2
DQMB#6
B_BA0
QSA#4
CLKA0
CASB1#
QSA3
TEST_MCLK
A_BA2
MVREFSA
QSA#5
CASA1#
DQMA#2
MVREFDB
B_BA1
QSA4
CLKA0#
QSA#6
DQMB#7
QSA5
RASB0#
TEST_YCLK
QSB#1
QSA#7
MVREFSB
RASA0#
QSA6
DQMA#3
WEA0#
RASB1#
CLKB1
QSA7
MVREFSB
MDB51
MDB15
MDB16
MDB52
MDB17
MDB53
MDB18
MDB54
MDB19
MDB55
MDB20
MDB56
MDB21
MDB57
MDB22
MDB58
MDB23
MDB59
MDB24
MDB60
MDB25
MDB61
MDB26
MDB27
MDB62
MDB28
MDB63
MDB[0..63]
WEA1#
MDB29
MDB30
MDB31
MDB32
MDB0
MDB33
MDB34
MDB35
MDB36
MDB37
MDB1
MDB38
MDB39
MDB2
MDB40
MDB3
MDB41
MDB4
MDB42
MDB5
MDB6
MDB43
MDB7
MDB44
MDB8
MDB45
MDB9
MDB46
MDB10
MDB47
MDB11
MDB48
MDB12
MDB49
MDB13
MDB50
MDB14
MAB0
QSB#2
CLKB1#
DQMA#4
MAB[0..12]
QSB#3
A_BA0
RASA1#
QSB#4
MAA0
DQMA#5
DQMB#1
QSB#5
MVREFDA
MAB1
WEB0#
QSB#6
QSB#[0..7]
MAA1
CSB0#_0
MAB2
B_BA[0..2]
TESTEN
DQMB#2
MVREFSA
QSB#7
MAB3
WEB1#
MAA2
MAB4
MAA3
A_BA1
DQMB#0
CLKA1
CSA1#_0
MAA4
MAB5
CSB1#_0
QSA#0
DQMB#3
MAA5
MAB6
CLKB0
MAA6
CLKA1#
DQMB#[0..7]
QSA0
MAB7
CSA0#_0
MAA7
MAB8MAA8
CLKB0#
DQMA#6
DQMB#4
MAB9MAA9
DQMA#0
QSA#1
MAB10MAA10
QSB#0
MAA11 MAB11
CKEB0
MAA12
ODTA0
ODTA1
ODTB0
ODTB1
MAA[0..12]
A_BA[0..2]
DQMA#[0..7]
QSA[0..7]
MDA[0..63]
QSA#[0..7]
QSB1
QSB2
QSB[0..7]
QSB7
QSB3
QSB0
QSB4
QSB6
QSB5
GCORE_SEN
MVREFDB
TESTEN
MDA[0..63]27 MDB[0..63]28
MAA[0..12] 27
A_BA[0..2] 27
DQMA#[0..7] 27
QSA[0..7] 27
QSA#[0..7] 27
ODTA0 27
ODTA1 27
CLKA0 27
CLKA0# 27
CLKA1 27
CLKA1# 27
RASA0# 27
RASA1# 27
CASA1# 27
CASA0# 27
CSA0#_0 27
CSA1#_0 27
CKEA0 27
CKEA1 27
WEA1# 27
WEA0# 27
QSB#[0..7] 28
QSB[0..7] 28
MAB[0..12] 28
B_BA[0..2] 28
DQMB#[0..7] 28
ODTB0 28
ODTB1 28
CLKB0 28
CLKB0# 28
CLKB1 28
CLKB1# 28
RASB1# 28
RASB0# 28
CSB1#_0 28
CASB1# 28
CASB0# 28
CSB0#_0 28
WEB1# 28
CKEB1 28
CKEB0 28
WEB0# 28
VRAM_RST# 27,28MAA13 27
MAB13 28
GCORE_SEN 51
TESTEN23
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Memory
Custom
24 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Memory
Custom
24 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Memory
Custom
24 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
M96 no support
In M97, Medison and Park, AF28 is
FB_VDDC, AG28 is FB_VDDCI, AH29 is
FB_GND. GCORE_SEN and FB_GND
should route as differential pair Same
as VDDCI_SEN and FB_GND
M96 use 4.7K to
PD directly.
M96 Broadway
10k Ohm
SD028100280
680 Ohm
SD028680080
R228
R159
C659
68 pF
SE071680J80
DNI
4.7k Ohm
SD028470180
0 Ohm
SD028000080
1000 pF
SE074102K80
4.7k Ohm
SD028470180
R159
If use M96 upper resistor will
change to 100ohm for
MVREFDA/B and MVREFSA/B
If use M96 upper resistor will
change to 100ohm for
MVREFDA/B and MVREFSA/B
Park is single channel for
memory (channel B only)
2009/08/20 del AG28 VDDCI_SEN
20mil
20mil
20mil
20mil
2009/09/18
change R64 PD change
to +3VSDGPU
R65 240_0402_1%
VGA@
R65 240_0402_1%
VGA@
1 2
R35
100_0402_1%
VGA@
R35
100_0402_1%
VGA@
12
R54
40.2_0402_1%
VGA@
R54
40.2_0402_1%
VGA@
12
R34
40.2_0402_1%
VGA@
R34
40.2_0402_1%
VGA@
12
R68
10K_0402_5%
VGA@
R68
10K_0402_5%
VGA@
1 2
R40 240_0402_1%
VGA@
R40 240_0402_1%
VGA@
1 2
C168
68P_0402_50V8J
VGA@
C168
68P_0402_50V8J
VGA@
1
2
MEMORY INTERFACE B
216-0729002 A12 M96_BGA962
U34D
MADI@
MEMORY INTERFACE B
216-0729002 A12 M96_BGA962
U34D
MADI@
DQB_0
C5
DQB_1
C3
DQB_10
J4
DQB_11
K6
DQB_12
K5
DQB_13
L4
DQB_14
M6
DQB_15
M1
DQB_16
M3
DQB_17
M5
DQB_18
N4
DQB_19
P6
DQB_2
E3
DQB_20
P5
DQB_21
R4
DQB_22
T6
DQB_23
T1
DQB_24
U4
DQB_25
V6
DQB_26
V1
DQB_27
V3
DQB_28
Y6
DQB_29
Y1
DQB_3
E1
DQB_30
Y3
DQB_31
Y5
DQB_32
AA4
DQB_33
AB6
DQB_34
AB1
DQB_35
AB3
DQB_36
AD6
DQB_37
AD1
DQB_38
AD3
DQB_39
AD5
DQB_4
F1
DQB_40
AF1
DQB_41
AF3
DQB_42
AF6
DQB_43
AG4
DQB_44
AH5
DQB_45
AH6
DQB_46
AJ4
DQB_47
AK3
DQB_48
AF8
DQB_49
AF9
DQB_5
F3
DQB_50
AG8
DQB_51
AG7
DQB_52
AK9
DQB_53
AL7
DQB_54
AM8
DQB_55
AM7
DQB_56
AK1
DQB_57
AL4
DQB_58
AM6
DQB_59
AM1
DQB_6
F5
DQB_60
AN4
DQB_61
AP3
DQB_62
AP1
DQB_63
AP5
DQB_7
G4
DQB_8
H5
DQB_9
H6
MVREFDB
Y12
MVREFSB
AA12
TESTEN
AD28
CASB0B W10
CASB1B AA10
CKEB0 U10
CKEB1 AA11
CLKB0 L9
CLKB0B L8
CLKB1 AD8
CLKB1B AD7
CLKTESTA
AK10
CLKTESTB
AL10
CSB0B_0 P10
CSB0B_1 L10
CSB1B_0 AD10
CSB1B_1 AC10
DQMB_0 H3
DQMB_1 H1
DQMB_2 T3
DQMB_3 T5
DQMB_4 AE4
DQMB_5 AF5
DQMB_6 AK6
DQMB_7 AK5
DRAM_RST AH11
MAB_0 P8
MAB_1 T9
MAB_10 AC8
MAB_11 AC9
MAB_12 AA7
MAB_13/BA2 AA8
MAB_14/BA0 Y8
MAB_15/BA1 AA9
MAB_2 P9
MAB_3 N7
MAB_4 N8
MAB_5 N9
MAB_6 U9
MAB_7 U8
MAB_8 Y9
MAB_9 W9
ODTB0 T7
ODTB1 W7
RASB0B T10
RASB1B Y10
QSB_0/RDQSB_0 F6
QSB_1/RDQSB_1 K3
QSB_2/RDQSB_2 P3
QSB_3/RDQSB_3 V5
QSB_4/RDQSB_4 AB5
QSB_5/RDQSB_5 AH1
QSB_6/RDQSB_6 AJ9
QSB_7/RDQSB_7 AM5
QSB_0B/WDQSB_0 G7
QSB_1B/WDQSB_1 K1
QSB_2B/WDQSB_2 P1
QSB_3B/WDQSB_3 W4
QSB_4B/WDQSB_4 AC4
QSB_5B/WDQSB_5 AH3
QSB_6B/WDQSB_6 AJ8
QSB_7B/WDQSB_7 AM3
WEB0B N10
WEB1B AB11
MEMORY INTERFACE A
216-0729002 A12 M96_BGA962
U34C
MADI@
MEMORY INTERFACE A
216-0729002 A12 M96_BGA962
U34C
MADI@
DQA_0
C37
DQA_1
C35
DQA_10
C30
DQA_11
A30
DQA_12
F28
DQA_13
C28
DQA_14
A28
DQA_15
E28
DQA_16
D27
DQA_17
F26
DQA_18
C26
DQA_19
A26
DQA_2
A35
DQA_20
F24
DQA_21
C24
DQA_22
A24
DQA_23
E24
DQA_24
C22
DQA_25
A22
DQA_26
F22
DQA_27
D21
DQA_28
A20
DQA_29
F20
DQA_3
E34
DQA_30
D19
DQA_31
E18
DQA_32
C18
DQA_33
A18
DQA_34
F18
DQA_35
D17
DQA_36
A16
DQA_37
F16
DQA_38
D15
DQA_39
E14
DQA_4
G32
DQA_40
F14
DQA_41
D13
DQA_42
F12
DQA_43
A12
DQA_44
D11
DQA_45
F10
DQA_46
A10
DQA_47
C10
DQA_48
G13
DQA_49
H13
DQA_5
D33
DQA_50
J13
DQA_51
H11
DQA_52
G10
DQA_53
G8
DQA_54
K9
DQA_55
K10
DQA_56
G9
DQA_57
A8
DQA_58
C8
DQA_59
E8
DQA_6
F32
DQA_60
A6
DQA_61
C6
DQA_62
E6
DQA_63
A5
DQA_7
E32
DQA_8
D31
DQA_9
F30
MEM_CALRP1
M12
MVREFDA
L18
MVREFSA
L20
NC_MEM_CALRN0
L27
NC_MEM_CALRN1
N12
NC_MEM_CALRN2
AG12
NC_MEM_CALRP0
M27
NC_MEM_CALRP2
AH12
CASA0B K20
CASA1B K17
CKEA0 K21
CKEA1 J20
CLKA0 H27
CLKA0B G27
CLKA1 J14
CLKA1B H14
CSA0B_0 K24
CSA0B_1 K27
CSA1B_0 M13
CSA1B_1 K16
DQMA_0 A32
DQMA_1 C32
DQMA_2 D23
DQMA_3 E22
DQMA_4 C14
DQMA_5 A14
DQMA_6 E10
DQMA_7 D9
MAA_0 G24
MAA_1 J23
MAA_10 L13
MAA_11 G16
MAA_12 J16
MAA_13/BA2 H16
MAA_14/BA0 J17
MAA_15/BA1 H17
MAA_2 H24
MAA_3 J24
MAA_4 H26
MAA_5 J26
MAA_6 H21
MAA_7 G21
MAA_8 H19
MAA_9 H20
ODTA0 J21
ODTA1 G19
RASA0B K23
RASA1B K19
QSA_0/RDQSA_0 C34
QSA_1/RDQSA_1 D29
QSA_2/RDQSA_2 D25
QSA_3/RDQSA_3 E20
QSA_4/RDQSA_4 E16
QSA_5/RDQSA_5 E12
QSA_6/RDQSA_6 J10
QSA_7/RDQSA_7 D7
RSVD#1 AF28
RSVD#9 T8
RSVD#11 W8
RSVD#2 AG28
RSVD#3 AL31
RSVD#5 H23
RSVD#6 J19
QSA_0B/WDQSA_0 A34
QSA_1B/WDQSA_1 E30
QSA_2B/WDQSA_2 E26
QSA_3B/WDQSA_3 C20
QSA_4B/WDQSA_4 C16
QSA_5B/WDQSA_5 C12
QSA_6B/WDQSA_6 J11
QSA_7B/WDQSA_7 F8
WEA0B K26
WEA1B L15
R37
100_0402_1%
VGA@
R37
100_0402_1%
VGA@
12
R75
51.1_0402_1%
VGA@
R75
51.1_0402_1%
VGA@
12
R70 240_0402_1%
VGA@
R70 240_0402_1%
VGA@
1 2
R66
680_0402_5%
VGA@
R66
680_0402_5%
VGA@
1 2
R72
51.1_0402_1%
VGA@
R72
51.1_0402_1%
VGA@
12
R38 240_0402_1%
VGA@
R38 240_0402_1%
VGA@
1 2
C78
0.1U_0402_16V4Z
VGA@
C78
0.1U_0402_16V4Z
VGA@
1
2
C193
0.1U_0402_16V4Z
VGA@
C193
0.1U_0402_16V4Z
VGA@
1
2
C147
0.1U_0402_16V4Z
VGA@
C147
0.1U_0402_16V4Z
VGA@
1
2
C112
0.1U_0402_16V4Z
VGA@
C112
0.1U_0402_16V4Z
VGA@
1
2
R39 240_0402_1%
VGA@
R39 240_0402_1%
VGA@
1 2
C184
0.1U_0402_16V4Z
VGA@
C184
0.1U_0402_16V4Z
VGA@
1
2
R33 240_0402_1%
VGA@
R33 240_0402_1%
VGA@
1 2
R63
4.7K_0402_5%
@
R63
4.7K_0402_5%
@
1 2
R64
10K_0402_5%
VGA@
R64
10K_0402_5%
VGA@
1 2
R36
40.2_0402_1%
VGA@
R36
40.2_0402_1%
VGA@
12
C80
0.1U_0402_16V4Z
VGA@
C80
0.1U_0402_16V4Z
VGA@
1
2
R57
100_0402_1%
VGA@
R57
100_0402_1%
VGA@
12
R44
100_0402_1%
VGA@
R44
100_0402_1%
VGA@
12
R47
40.2_0402_1%
VGA@
R47
40.2_0402_1%
VGA@
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VDDR4_5
+VDD_CT
+SPV10
+VDDR3
+VDDCI_R
+PCIE_VDDR
+PCIE_PVDD
+SPV_18
+MPV_18
+1.5VSDGPU
+1.8VSDGPU
+3VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+VGA_CORE
+1.0VSDGPU
+1.8VSDGPU
+VGA_CORE
+1.8VSDGPU
+1.8VSDGPU
+1.0VSDGPU
+VGA_CORE
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_Power/GND
Custom
25 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_Power/GND
Custom
25 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_Power/GND
Custom
25 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
60mA
4A
136mA
68mA
2A
400mA
136mA
170mA
2900mA
TBD
170mA
32mA
34.6A
Back Bias is not supported on
M97,Broadway,Madison and Park
Connect to VDDCI directly
For M96 SPV10=+GPU_CORE
For M97,Nahattan SPV10=+1.0VS
MPV18 For
Mahattan only
M97 and Mahattan VDDC and
VDDCI ball assignments are
different from M96, If M96 is
populated on this
design,VDDC and VDDCI
shoudl be shorted.
150mA
50mA
For M96 only,
Manhattan are NC pin
SPV18 For
Mahattan only
10mil
10mil
20mil
10mil
10mil
20mil
20mil
20mil
40mil
160mil
2009/08/27
RemoveBack Biasing
2009/08/27
short BBP
2009/08/27
remove VDDRHA,VDDRHB
2009/08/27
remove +VGA_CORE power
2009/09/14
update P/N SM010005500 500ma 600ohm@100MHZ DCR 0.38
2009/09/14
update P/N SM010005500 500ma 600ohm@100MHZ DCR 0.38
SM010014520 3000ma 220ohm@100mhz DCR 0.04
SM010030010
200ma 120ohm@100mhz DCR 0.2
SM010030010
200ma 120ohm@100mhz DCR 0.2
SM010030010
200ma 120ohm@100mhz DCR 0.2
2009/09/17
ADD BIF_VDDCI N27,T27
L14
BLM18AG601SN1D_2P
VGA@
L14
BLM18AG601SN1D_2P
VGA@
12
C94
1U_0402_6.3V4Z
VGA@
C94
1U_0402_6.3V4Z
VGA@ 1
2
C100
1U_0402_6.3V4Z
VGA@
C100
1U_0402_6.3V4Z
VGA@ 1
2
C143
1U_0402_6.3V4Z
VGA@
C143
1U_0402_6.3V4Z
VGA@
1
2
C566
10U_0603_6.3V6M
VGA@
C566
10U_0603_6.3V6M
VGA@
1
2
C83
1U_0402_6.3V4Z
VGA@
C83
1U_0402_6.3V4Z
VGA@ 1
2
C530
1U_0402_6.3V4Z
VGA@
C530
1U_0402_6.3V4Z
VGA@ 1
2
C209
1U_0402_6.3V4Z
VGA@
C209
1U_0402_6.3V4Z
VGA@ 1
2
C206
1U_0402_6.3V4Z
VGA@
C206
1U_0402_6.3V4Z
VGA@ 1
2
C137
1U_0402_6.3V4Z
VGA@
C137
1U_0402_6.3V4Z
VGA@ 1
2
C662
10U_0603_6.3V6M
VGA@
C662
10U_0603_6.3V6M
VGA@
1
2
C146
1U_0402_6.3V4Z
VGA@
C146
1U_0402_6.3V4Z
VGA@
1
2
C3
10U_0805_6.3V6M
VGA@
C3
10U_0805_6.3V6M
VGA@
1
2
C120
1U_0402_6.3V4Z
VGA@
C120
1U_0402_6.3V4Z
VGA@ 1
2
C8
10U_0805_6.3V6M
VGA@
C8
10U_0805_6.3V6M
VGA@
1
2
+
C492
330U_2.5V_M_R15
VGA@
+
C492
330U_2.5V_M_R15
VGA@
12
C152
1U_0402_6.3V4Z
VGA@
C152
1U_0402_6.3V4Z
VGA@
1
2
L59
BLM18AG121SN1D_0603
VGA@
L59
BLM18AG121SN1D_0603
VGA@
12
C166
1U_0402_6.3V4Z
VGA@
C166
1U_0402_6.3V4Z
VGA@ 1
2
C77
1U_0402_6.3V4Z
VGA@
C77
1U_0402_6.3V4Z
VGA@
1
2
C483
10U_0805_6.3V6M
VGA@
C483
10U_0805_6.3V6M
VGA@ 1
2
C148
1U_0402_6.3V4Z
VGA@
C148
1U_0402_6.3V4Z
VGA@
1
2
L43
BLM18AG121SN1D_0603
VGA@
L43
BLM18AG121SN1D_0603
VGA@
12
C175
1U_0402_6.3V4Z
VGA@
C175
1U_0402_6.3V4Z
VGA@ 1
2
C132
1U_0402_6.3V4Z
VGA@
C132
1U_0402_6.3V4Z
VGA@
1
2
L5
BLM18AG121SN1D_0603
VGA@
L5
BLM18AG121SN1D_0603
VGA@
12
L36
BLM18AG121SN1D_0603
VGA@
L36
BLM18AG121SN1D_0603
VGA@
12
C515
10U_0805_6.3V6M
VGA@
C515
10U_0805_6.3V6M
VGA@ 1
2
C102
1U_0402_6.3V4Z
VGA@
C102
1U_0402_6.3V4Z
VGA@ 1
2
C101
1U_0402_6.3V4Z
VGA@
C101
1U_0402_6.3V4Z
VGA@ 1
2
POWER
PLL
PCIE
CORE
MEM I/O
MEM CLK
I/O
BACK BIAS
LEVEL
TRANSLATION
ISOLATED
CORE I/O
216-0729002 A12 M96_BGA962
U34E
MADI@
POWER
PLL
PCIE
CORE
MEM I/O
MEM CLK
I/O
BACK BIAS
LEVEL
TRANSLATION
ISOLATED
CORE I/O
216-0729002 A12 M96_BGA962
U34E
MADI@
PCIE_PVDD
AB37
NC_MPV18#1
H7
NC_MPV18#2
H8
NC_SPV18
AM10
PCIE_VDDC#1 G30
PCIE_VDDC#10 R28
PCIE_VDDC#11 T28
PCIE_VDDC#12 U28
PCIE_VDDC#2 G31
PCIE_VDDC#3 H29
PCIE_VDDC#4 H30
PCIE_VDDC#5 J29
PCIE_VDDC#6 J30
PCIE_VDDC#7 L28
PCIE_VDDC#8 M28
PCIE_VDDC#9 N28
PCIE_VDDR#1 AA31
PCIE_VDDR#2 AA32
PCIE_VDDR#3 AA33
PCIE_VDDR#4 AA34
PCIE_VDDR#5 V28
PCIE_VDDR#6 W29
PCIE_VDDR#7 W30
PCIE_VDDR#8 Y31
SPV10
AN9
SPVSS
AN10
VDDR1#1
AC7
VDDR1#10
G17
VDDR1#11
G20
VDDR1#12
G23
VDDR1#13
G26
VDDR1#14
G29
VDDR1#15
H10
VDDR1#16
J7
VDDR1#17
J9
VDDR1#18
K11
VDDR1#19
K13
VDDR1#2
AD11
VDDR1#20
K8
VDDR1#21
L12
VDDR1#22
L16
VDDR1#23
L21
VDDR1#24
L23
VDDR1#25
L26
VDDR1#26
L7
VDDR1#27
M11
VDDR1#28
N11
VDDR1#29
P7
VDDR1#3
AF7
VDDR1#30
R11
VDDR1#31
U11
VDDR1#32
U7
VDDR1#33
Y11
VDDR1#34
Y7
VDDR1#4
AG10
VDDR1#5
AJ7
VDDR1#6
AK8
VDDR1#7
AL9
VDDR1#8
G11
VDDR1#9
G14
VDDR3#1
AF23
VDDR3#2
AF24
VDDR3#3
AG23
VDDR3#4
AG24
VDDR5#1
AF13
VDDR5#2
AF15
VDDR5#3
AG13
VDDR5#4
AG15
VDDR4#1
AD12
VDDR4#2
AF11
VDDR4#3
AF12
VDDR4#4
AG11
VDDRHA
M20
VDDRHB
V12
VSSRHA
M21
VSSRHB
U12
VDD_CT#1
AF26
VDD_CT#2
AF27
VDD_CT#3
AG26
VDD_CT#4
AG27
VDDC#1 AA15
VDDC#10 AB21
VDDC#11 AB23
VDDC#12 AB26
VDDC#13 AB28
VDDC#14 AC12
VDDC#15 AC15
VDDC#16 AC17
VDDC#17 AC20
VDDC#18 AC22
VDDC#19 AC24
VDDC#2 AA17
VDDC#20 AC27
VDDC#21 AD13
VDDC#22 AD16
VDDC#23 AD18
VDDC#24 AD21
VDDC#25 AD23
VDDC#26 AD26
VDDC#27 AF17
VDDC#28 AF20
VDDC#29 AF22
VDDC#3 AA20
VDDC#30 AG16
VDDC#31 AG18
VDDC#32 AG21
VDDC#33 AH22
VDDC#34 M16
VDDC#35 M18
VDDC#36 M23
VDDC#37 M26
VDDC#38 N15
VDDC#39 N17
VDDC#4 AA22
VDDC#40 N20
VDDC#41 N22
VDDC#42 N24
VDDC#43 N27
VDDC#44 R13
VDDC#45 R16
VDDC#46 R18
VDDC#47 R21
VDDC#48 R23
VDDC#49 R26
VDDC#5 AA24
VDDC#50 T15
VDDC#51 T17
VDDC#52 T20
VDDC#53 T22
VDDC#54 T24
VDDC#55 T27
VDDC#56 U16
VDDC#57 U18
VDDC#58 U21
VDDC#59 U23
VDDC#6 AA27
VDDC#60 U26
VDDC#61 V15
VDDC#62 V17
VDDC#63 V20
VDDC#64 V22
VDDC#65 V24
VDDC#66 V27
VDDC#67 Y16
VDDC#68 Y18
VDDC#69 Y21
VDDC#7 AB13
VDDC#70 Y23
VDDC#71 Y26
VDDC#72 Y28
VDDC#8 AB16
VDDC#9 AB18
VDDCI#1 M15
VDDCI#2 N13
VDDCI#3 R12
VDDCI#4 T12
BBP#1
AA13
BBP#2
Y13 VDDC#73 AH27
VDDC#74 AH28
C501
10U_0805_6.3V6M
VGA@
C501
10U_0805_6.3V6M
VGA@ 1
2
C159
1U_0402_6.3V4Z
VGA@
C159
1U_0402_6.3V4Z
VGA@ 1
2
C482
10U_0805_6.3V6M
VGA@
C482
10U_0805_6.3V6M
VGA@ 1
2
C104
1U_0402_6.3V4Z
VGA@
C104
1U_0402_6.3V4Z
VGA@
1
2
L37
BLM18AG121SN1D_0603
VGA@
L37
BLM18AG121SN1D_0603
VGA@
12
+
C2
330U_D2_2V_Y
VGA@
+
C2
330U_D2_2V_Y
VGA@
1
2
C116
1U_0402_6.3V4Z
VGA@
C116
1U_0402_6.3V4Z
VGA@
1
2
C162
1U_0402_6.3V4Z
VGA@
C162
1U_0402_6.3V4Z
VGA@ 1
2
L35
FBMA-L11-201209-221LMA30T_0805
VGA@L35
FBMA-L11-201209-221LMA30T_0805
VGA@
12
C130
1U_0402_6.3V4Z
VGA@
C130
1U_0402_6.3V4Z
VGA@
1
2
C484
10U_0805_6.3V6M
VGA@
C484
10U_0805_6.3V6M
VGA@ 1
2
C565
1U_0402_6.3V4Z
VGA@
C565
1U_0402_6.3V4Z
VGA@ 1
2
C6
10U_0805_6.3V6M
VGA@
C6
10U_0805_6.3V6M
VGA@
1
2
C7
10U_0805_6.3V6M
VGA@
C7
10U_0805_6.3V6M
VGA@
1
2
C64
1U_0402_6.3V4Z
VGA@
C64
1U_0402_6.3V4Z
VGA@ 1
2
C177
1U_0402_6.3V4Z
VGA@
C177
1U_0402_6.3V4Z
VGA@
1
2
C176
1U_0402_6.3V4Z
VGA@
C176
1U_0402_6.3V4Z
VGA@
1
2
C127
1U_0402_6.3V4Z
VGA@
C127
1U_0402_6.3V4Z
VGA@ 1
2
C602
1U_0402_6.3V4Z
VGA@
C602
1U_0402_6.3V4Z
VGA@ 1
2
C88
1U_0402_6.3V4Z
VGA@
C88
1U_0402_6.3V4Z
VGA@ 1
2
R716 0_0603_5%VGA@R716 0_0603_5%VGA@
1 2
C649
0.1U_0402_16V4Z
VGA@
C649
0.1U_0402_16V4Z
VGA@ 1
2
C520
10U_0603_6.3V6M
VGA@
C520
10U_0603_6.3V6M
VGA@ 1
2
C588
1U_0402_6.3V4Z
VGA@
C588
1U_0402_6.3V4Z
VGA@
1
2
C199
1U_0402_6.3V4Z
VGA@
C199
1U_0402_6.3V4Z
VGA@ 1
2
C122
1U_0402_6.3V4Z
VGA@
C122
1U_0402_6.3V4Z
VGA@
1
2
C139
1U_0402_6.3V4Z
VGA@
C139
1U_0402_6.3V4Z
VGA@
1
2
C79
1U_0402_6.3V4Z
VGA@
C79
1U_0402_6.3V4Z
VGA@ 1
2
L58
BLM18AG121SN1D_0603
VGA@
L58
BLM18AG121SN1D_0603
VGA@
12
C655
10U_0603_6.3V6M
VGA@
C655
10U_0603_6.3V6M
VGA@
1
2
C145
1U_0402_6.3V4Z
VGA@
C145
1U_0402_6.3V4Z
VGA@
1
2
C179
1U_0402_6.3V4Z
VGA@
C179
1U_0402_6.3V4Z
VGA@ 1
2
L42
BLM18AG601SN1D_2P
VGA@
L42
BLM18AG601SN1D_2P
VGA@
12
C118
1U_0402_6.3V4Z
VGA@
C118
1U_0402_6.3V4Z
VGA@
1
2
C70
1U_0402_6.3V4Z
VGA@
C70
1U_0402_6.3V4Z
VGA@
1
2
C117
1U_0402_6.3V4Z
VGA@
C117
1U_0402_6.3V4Z
VGA@
1
2
C591
10U_0603_6.3V6M
VGA@
C591
10U_0603_6.3V6M
VGA@ 1
2
C531
1U_0402_6.3V4Z
VGA@
C531
1U_0402_6.3V4Z
VGA@ 1
2
+
C1
330U_D2_2V_Y
VGA@
+
C1
330U_D2_2V_Y
VGA@
1
2
C103
1U_0402_6.3V4Z
VGA@
C103
1U_0402_6.3V4Z
VGA@ 1
2
C201
1U_0402_6.3V4Z
VGA@
C201
1U_0402_6.3V4Z
VGA@ 1
2
C185
1U_0402_6.3V4Z
VGA@
C185
1U_0402_6.3V4Z
VGA@
1
2
C85
1U_0402_6.3V4Z
VGA@
C85
1U_0402_6.3V4Z
VGA@
1
2
C498
10U_0805_6.3V6M
VGA@
C498
10U_0805_6.3V6M
VGA@ 1
2
C587
1U_0402_6.3V4Z
VGA@
C587
1U_0402_6.3V4Z
VGA@
1
2
C90
1U_0402_6.3V4Z
VGA@
C90
1U_0402_6.3V4Z
VGA@
1
2
C5
10U_0805_6.3V6M
VGA@
C5
10U_0805_6.3V6M
VGA@
1
2
C68
1U_0402_6.3V4Z
VGA@
C68
1U_0402_6.3V4Z
VGA@ 1
2
C144
1U_0402_6.3V4Z
VGA@
C144
1U_0402_6.3V4Z
VGA@
1
2
C514
10U_0805_6.3V6M
VGA@
C514
10U_0805_6.3V6M
VGA@ 1
2
C170
0.1U_0402_16V4Z
VGA@
C170
0.1U_0402_16V4Z
VGA@
1
2
C82
1U_0402_6.3V4Z
VGA@
C82
1U_0402_6.3V4Z
VGA@ 1
2
C108
1U_0402_6.3V4Z
VGA@
C108
1U_0402_6.3V4Z
VGA@
1
2
C513
10U_0805_6.3V6M
VGA@
C513
10U_0805_6.3V6M
VGA@ 1
2
C163
0.1U_0402_16V4Z
VGA@
C163
0.1U_0402_16V4Z
VGA@ 1
2
C4
10U_0805_6.3V6M
VGA@
C4
10U_0805_6.3V6M
VGA@
1
2
C114
1U_0402_6.3V4Z
VGA@
C114
1U_0402_6.3V4Z
VGA@
1
2
C65
1U_0402_6.3V4Z
VGA@
C65
1U_0402_6.3V4Z
VGA@ 1
2
C109
1U_0402_6.3V4Z
VGA@
C109
1U_0402_6.3V4Z
VGA@
1
2
C158
1U_0402_6.3V4Z
VGA@
C158
1U_0402_6.3V4Z
VGA@ 1
2
C186
10U_0603_6.3V6M
VGA@
C186
10U_0603_6.3V6M
VGA@ 1
2
C91
1U_0402_6.3V4Z
VGA@
C91
1U_0402_6.3V4Z
VGA@ 1
2
C135
1U_0402_6.3V4Z
VGA@
C135
1U_0402_6.3V4Z
VGA@ 1
2
C74
1U_0402_6.3V4Z
VGA@
C74
1U_0402_6.3V4Z
VGA@
1
2
C522
0.1U_0402_16V4Z
VGA@
C522
0.1U_0402_16V4Z
VGA@ 1
2
C259
10U_0603_6.3V6M
VGA@
C259
10U_0603_6.3V6M
VGA@
1
2
C192
1U_0402_6.3V4Z
VGA@
C192
1U_0402_6.3V4Z
VGA@ 1
2
C124
0.1U_0402_16V4Z
VGA@
C124
0.1U_0402_16V4Z
VGA@
1
2
C183
0.1U_0402_16V4Z
VGA@
C183
0.1U_0402_16V4Z
VGA@ 1
2
C133
1U_0402_6.3V4Z
VGA@
C133
1U_0402_6.3V4Z
VGA@
1
2
C169
1U_0402_6.3V4Z
VGA@
C169
1U_0402_6.3V4Z
VGA@
1
2
C107
0.1U_0402_16V4Z
VGA@
C107
0.1U_0402_16V4Z
VGA@ 1
2
C55
1U_0402_6.3V4Z
VGA@
C55
1U_0402_6.3V4Z
VGA@
1
2
C56
10U_0805_6.3V6M
VGA@
C56
10U_0805_6.3V6M
VGA@
1
2
C517
0.1U_0402_16V4Z
VGA@
C517
0.1U_0402_16V4Z
VGA@ 1
2
C564
0.1U_0402_16V4Z
VGA@
C564
0.1U_0402_16V4Z
VGA@ 1
2
C9
10U_0805_6.3V6M
VGA@
C9
10U_0805_6.3V6M
VGA@
1
2
C138
1U_0402_6.3V4Z
VGA@
C138
1U_0402_6.3V4Z
VGA@ 1
2
C198
0.1U_0402_16V4Z
VGA@
C198
0.1U_0402_16V4Z
VGA@ 1
2
C89
1U_0402_6.3V4Z
VGA@
C89
1U_0402_6.3V4Z
VGA@
1
2
C131
1U_0402_6.3V4Z
VGA@
C131
1U_0402_6.3V4Z
VGA@
1
2
C150
0.1U_0402_16V4Z
VGA@
C150
0.1U_0402_16V4Z
VGA@
1
2
C521
1U_0402_6.3V4Z
VGA@
C521
1U_0402_6.3V4Z
VGA@ 1
2
L34
FBMA-L11-201209-221LMA30T_0805
VGA@L34
FBMA-L11-201209-221LMA30T_0805
VGA@
12
C608
1U_0402_6.3V4Z
VGA@
C608
1U_0402_6.3V4Z
VGA@ 1
2
C589
10U_0805_6.3V6M
VGA@
C589
10U_0805_6.3V6M
VGA@
1
2
C518
1U_0402_6.3V4Z
VGA@
C518
1U_0402_6.3V4Z
VGA@ 1
2
C93
1U_0402_6.3V4Z
VGA@
C93
1U_0402_6.3V4Z
VGA@ 1
2
C92
1U_0402_6.3V4Z
VGA@
C92
1U_0402_6.3V4Z
VGA@ 1
2
C646
1U_0402_6.3V4Z
VGA@
C646
1U_0402_6.3V4Z
VGA@ 1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+DPE_PVDD
+DPD_PVDD
+DPF_PVDD
+DPA_VDD10
+DPE_VDD18
+DPD_VDD10
+DPE_VDD10 +DPB_PVDD
+DPA_PVDD
+DPA_VDD18
+DPB_VDD18
FB_GND
+DPC_VDD18
+DPE_VDD10
+DPC_PVDD
+DPC_VDD10
+DPE_VDD18
+DPD_VDD18
PX_EN
+DPB_VDD10
+1.0VSDGPU
+1.0VSDGPU
+1.0VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.8VSDGPU
+1.0VSDGPU
+1.0VSDGPU
+DPE_VDD10
+DPE_VDD10
+DPE_VDD18
+DPE_VDD18
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_Power/GND
Custom
26 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_Power/GND
Custom
26 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
M96_Power/GND
Custom
26 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Ball AW34 and AW35
are GND ball in M96,
but have another ball
name in Broadway,
that is XO_IN and
X0_IN2.
200mA
200mA
200mA
200mA
120mA
120mA
20mA
20mA
20mA
20mA
20mA
200mA
200mA
130mA
130mA
130mA
130mA
20mA
For M96 are NC pins
For M96 are NC pins For M96 are NC pins
For M96 are NC pins
For M96 are NC pins
10mil
10mil
10mil
10mil
10mil
10mil
20mil
20mil
20mil
20mil
20mil
20mil
20mil
20mil
20mil
20mil 20mil
20mil
PX_EN:
AL21should be leave NC since
SBIOS will control VGA power on/off.
2009/09/04
remove offpage
SM010030010
200ma 120ohm@100mhz DCR 0.2
SM010030010
200ma 120ohm@100mhz DCR 0.2
SM010030010
200ma 120ohm@100mhz DCR 0.2
SM010030010
200ma 120ohm@100mhz DCR 0.2
SM010030010
200ma 120ohm@100mhz DCR 0.2
SM010030010
200ma 120ohm@100mhz DCR 0.2
C626
1U_0402_6.3V4Z
VGA@
C626
1U_0402_6.3V4Z
VGA@ 1
2
C245
1U_0402_6.3V4Z
VGA@
C245
1U_0402_6.3V4Z
VGA@ 1
2
C595
0.1U_0402_16V4Z
VGA@
C595
0.1U_0402_16V4Z
VGA@ 1
2
L18
BLM18AG121SN1D_0603
VGA@
L18
BLM18AG121SN1D_0603
VGA@
12
DP PLL POWER
DP A/B POWERDP C/D POWER
DP E/F POWER
216-0729002 A12 M96_BGA962
U34H
MADI@
DP PLL POWER
DP A/B POWERDP C/D POWER
DP E/F POWER
216-0729002 A12 M96_BGA962
U34H
MADI@
DPA_PVDD AU28
DPA_PVSS AV27
DPA_VDD10#1 AP31
DPA_VDD10#2 AP32
NC_DPA_VDD18#1 AN24
NC_DPA_VDD18#2 AP24
DPA_VSSR#1 AN27
DPA_VSSR#2 AP27
DPA_VSSR#3 AP28
DPA_VSSR#4 AW24
DPA_VSSR#5 AW26
DPAB_CALR AW28
DPB_PVDD AV29
DPB_PVSS AR28
DPB_VDD10#1 AN33
DPB_VDD10#2 AP33
NC_DPB_VDD18#1 AP25
NC_DPB_VDD18#2 AP26
DPB_VSSR#1 AN29
DPB_VSSR#2 AP29
DPB_VSSR#3 AP30
DPB_VSSR#4 AW30
DPB_VSSR#5 AW32
DPC_PVDD AU18
DPC_PVSS AV17
DPC_VDD10#1
AP13
DPC_VDD10#2
AT13
NC_DPC_VDD18#1
AP20
NC_DPC_VDD18#2
AP21
DPC_VSSR#1
AN17
DPC_VSSR#2
AP16
DPC_VSSR#3
AP17
DPC_VSSR#4
AW14
DPC_VSSR#5
AW16
DPCD_CALR
AW18
DPD_PVDD AV19
DPD_PVSS AR18
DPD_VDD10#1
AP14
DPD_VDD10#2
AP15
NC_DPD_VDD18#1
AP22
NC_DPD_VDD18#2
AP23
DPD_VSSR#1
AN19
DPD_VSSR#2
AP18
DPD_VSSR#3
AP19
DPD_VSSR#4
AW20
DPD_VSSR#5
AW22
DPE_PVDD AM37
DPE_PVSS AN38
DPE_VDD10#1
AL33
DPE_VDD10#2
AM33
DPE_VDD18#1
AH34
DPE_VDD18#2
AJ34
DPE_VSSR#1
AN34
DPE_VSSR#2
AP39
DPE_VSSR#3
AR39
DPE_VSSR#4
AU37
DPE_VSSR#5
AW35
DPEF_CALR
AM39
NC_DPF_PVDD AL38
NC_DPF_PVSS AM35
DPF_VDD10#1
AK33
DPF_VDD10#2
AK34
DPF_VDD18#1
AF34
DPF_VDD18#2
AG34
DPF_VSSR#1
AF39
DPF_VSSR#2
AH39
DPF_VSSR#3
AK39
DPF_VSSR#4
AL34
DPF_VSSR#5
AM34
C246
0.1U_0402_16V4Z
VGA@
C246
0.1U_0402_16V4Z
VGA@ 1
2
C237
0.1U_0402_16V4Z
VGA@
C237
0.1U_0402_16V4Z
VGA@ 1
2
C622
1U_0402_6.3V4Z
VGA@
C622
1U_0402_6.3V4Z
VGA@ 1
2
L9
BLM18AG121SN1D_0603
VGA@
L9
BLM18AG121SN1D_0603
VGA@
12
C620
1U_0402_6.3V4Z
VGA@
C620
1U_0402_6.3V4Z
VGA@ 1
2
C252
10U_0603_6.3V6M
VGA@
C252
10U_0603_6.3V6M
VGA@
1
2
C630
0.1U_0402_16V4Z
VGA@
C630
0.1U_0402_16V4Z
VGA@ 1
2
R479
150_0402_1%
VGA@
R479
150_0402_1%
VGA@
12
C633
1U_0402_6.3V4Z
VGA@
C633
1U_0402_6.3V4Z
VGA@ 1
2
C264
0.1U_0402_16V4Z
VGA@
C264
0.1U_0402_16V4Z
VGA@ 1
2
C606
10U_0603_6.3V6M
VGA@
C606
10U_0603_6.3V6M
VGA@ 1
2
C255
10U_0603_6.3V6M
VGA@
C255
10U_0603_6.3V6M
VGA@
1
2
C636
0.1U_0402_16V4Z
VGA@
C636
0.1U_0402_16V4Z
VGA@ 1
2
C641
10U_0603_6.3V6M
VGA@
C641
10U_0603_6.3V6M
VGA@ 1
2
C248
10U_0603_6.3V6M
VGA@
C248
10U_0603_6.3V6M
VGA@ 1
2
L50
BLM18AG121SN1D_0603
VGA@
L50
BLM18AG121SN1D_0603
VGA@
12
C191
0.1U_0402_16V4Z
VGA@
C191
0.1U_0402_16V4Z
VGA@ 1
2
R494
150_0402_1%
VGA@
R494
150_0402_1%
VGA@
1 2
C634
0.1U_0402_16V4Z
VGA@
C634
0.1U_0402_16V4Z
VGA@ 1
2
C254
10U_0603_6.3V6M
VGA@
C254
10U_0603_6.3V6M
VGA@ 1
2
C632
10U_0603_6.3V6M
VGA@
C632
10U_0603_6.3V6M
VGA@ 1
2
R484 0_0402_5%
@
R484 0_0402_5%
@
1 2
C644
10U_0603_6.3V6M
VGA@
C644
10U_0603_6.3V6M
VGA@ 1
2
GND
216-0729002 A12 M96_BGA962
U34F
MADI@
GND
216-0729002 A12 M96_BGA962
U34F
MADI@
PCIE_VSS#1
AB39
PCIE_VSS#10
J31
PCIE_VSS#11
J34
PCIE_VSS#12
K31
PCIE_VSS#13
K34
PCIE_VSS#14
K39
PCIE_VSS#15
L31
PCIE_VSS#16
L34
PCIE_VSS#17
M34
PCIE_VSS#18
M39
PCIE_VSS#19
N31
PCIE_VSS#2
E39
PCIE_VSS#20
N34
PCIE_VSS#21
P31
PCIE_VSS#22
P34
PCIE_VSS#23
P39
PCIE_VSS#24
R34
PCIE_VSS#25
T31
PCIE_VSS#26
T34
PCIE_VSS#27
T39
PCIE_VSS#28
U31
PCIE_VSS#29
U34
PCIE_VSS#3
F34
PCIE_VSS#30
V34
PCIE_VSS#31
V39
PCIE_VSS#32
W31
PCIE_VSS#33
W34
PCIE_VSS#34
Y34
PCIE_VSS#35
Y39
PCIE_VSS#4
F39
PCIE_VSS#5
G33
PCIE_VSS#6
G34
PCIE_VSS#7
H31
PCIE_VSS#8
H34
PCIE_VSS#9
H39
VSS_MECH#1 A39
VSS_MECH#2 AW1
VSS_MECH#3 AW39
GND#1 A3
GND#10 AA6
GND#100 F13
GND#101
F15
GND#102
F17
GND#103
F19
GND#104
F21
GND#105
F23
GND#106
F25
GND#107
F27
GND#108
F29
GND#109
F31
GND#11 AB12
GND#110
F33
GND#111
F7
GND#112
F9
GND#113
G2
GND#114
G6
GND#115
H9
GND#116
J2
GND#117
J27
GND#118
J6
GND#119
J8
GND#12 AB15
GND#120
K14
GND#121
K7
GND#122
L11
GND#123
L17
GND#124
L2
GND#125
L22
GND#126
L24
GND#127
L6
GND#128
M17
GND#129
M22
GND#13 AB17
GND#130
M24
GND#131
N16
GND#132
N18
GND#133
N2
GND#134
N21
GND#135
N23
GND#136
N26
GND#137
N6
GND#138
R15
GND#139
R17
GND#14 AB20
GND#140
R2
GND#141
R20
GND#142
R22
GND#143
R24
GND#144
R27
GND#145
R6
GND#146
T11
GND#147
T13
GND#148
T16
GND#149
T18
GND#15 AB22
GND#150
T21
GND#151
T23
GND#152
T26
GND#153
U15
GND#154
U17
GND#155
U2
GND#156
U20
GND#157
U22
GND#158
U24
GND#159
U27
GND#16 AB24
GND#160
U6
GND#161
V11
GND#162
V16
GND#163
V18
GND#164
V21
GND#165
V23
GND#166
V26
GND#167
W2
GND#168
W6
GND#169
Y15
GND#17 AB27
GND#170
Y17
GND#171
Y20
GND#172
Y22
GND#173
Y24
GND#174
Y27
GND#18 AC11
GND#19 AC13
GND#2 A37
GND#20 AC16
GND#21 AC18
GND#22 AC2
GND#23 AC21
GND#24 AC23
GND#25 AC26
GND#26 AC28
GND#27 AC6
GND#28 AD15
GND#29 AD17
GND#3 AA16
GND#30 AD20
GND#31 AD22
GND#32 AD24
GND#33 AD27
GND#34 AD9
GND#35 AE2
GND#36 AE6
GND#37 AF10
GND#38 AF16
GND#39 AF18
GND#4 AA18
GND#40 AF21
GND#41 AG17
GND#42 AG2
GND#43 AG20
GND#44 AG22
GND#45 AG6
GND#46 AG9
GND#47 AH21
GND#48 AH29
GND#49 AJ10
GND#5 AA2
GND#50 AJ11
GND#51 AJ2
GND#52 AJ28
GND#53 AJ6
GND#54 AK11
GND#55 AK31
GND#56 AK7
GND#57 AL11
GND#58 AL14
GND#59 AL17
GND#6 AA21
GND#60 AL2
GND#61 AL20
GND#62 AL21
GND#63 AL23
GND#64 AL26
GND#65 AL32
GND#66 AL6
GND#67 AL8
GND#68 AM11
GND#69 AM31
GND#7 AA23
GND#70 AM9
GND#71 AN11
GND#72 AN2
GND#73 AN30
GND#74 AN6
GND#75 AN8
GND#76 AP11
GND#77 AP7
GND#78 AP9
GND#79 AR5
GND#8 AA26
GND#80 AW34
GND#81 B11
GND#82 B13
GND#83 B15
GND#84 B17
GND#85 B19
GND#86 B21
GND#87 B23
GND#88 B25
GND#89 B27
GND#9 AA28
GND#90 B29
GND#91 B31
GND#92 B33
GND#93 B7
GND#94 B9
GND#95 C1
GND#96 C39
GND#97 E35
GND#98 E5
GND#99 F11
GND#175
U13
GND#176
V13
R69
0_0402_5%
@
R69
0_0402_5%
@
12
C621
10U_0603_6.3V6M
VGA@
C621
10U_0603_6.3V6M
VGA@ 1
2
C640
10U_0603_6.3V6M
VGA@
C640
10U_0603_6.3V6M
VGA@ 1
2
C238
0.1U_0402_16V4Z
VGA@
C238
0.1U_0402_16V4Z
VGA@ 1
2
C605
1U_0402_6.3V4Z
VGA@
C605
1U_0402_6.3V4Z
VGA@ 1
2
R486
150_0402_1%
VGA@
R486
150_0402_1%
VGA@
12
C623
1U_0402_6.3V4Z
VGA@
C623
1U_0402_6.3V4Z
VGA@ 1
2
C200
0.1U_0402_16V4Z
VGA@
C200
0.1U_0402_16V4Z
VGA@ 1
2
L46
BLM18AG121SN1D_0603
VGA@
L46
BLM18AG121SN1D_0603
VGA@
12
C266
10U_0603_6.3V6M
VGA@
C266
10U_0603_6.3V6M
VGA@ 1
2
C240
1U_0402_6.3V4Z
VGA@
C240
1U_0402_6.3V4Z
VGA@
1
2
C239
1U_0402_6.3V4Z
VGA@
C239
1U_0402_6.3V4Z
VGA@ 1
2
C226
1U_0402_6.3V4Z
VGA@
C226
1U_0402_6.3V4Z
VGA@ 1
2
C596
1U_0402_6.3V4Z
VGA@
C596
1U_0402_6.3V4Z
VGA@ 1
2
C625
0.1U_0402_16V4Z
VGA@
C625
0.1U_0402_16V4Z
VGA@ 1
2
C637
1U_0402_6.3V4Z
VGA@
C637
1U_0402_6.3V4Z
VGA@ 1
2
L12
BLM18AG121SN1D_0603
VGA@
L12
BLM18AG121SN1D_0603
VGA@
12
R490 0_0402_5%
@
R490 0_0402_5%
@
1 2
R77
0_0402_5%
@
R77
0_0402_5%
@
12
L54
BLM18AG121SN1D_0603
VGA@
L54
BLM18AG121SN1D_0603
VGA@
12
C638
10U_0603_6.3V6M
VGA@
C638
10U_0603_6.3V6M
VGA@ 1
2
C265
1U_0402_6.3V4Z
VGA@
C265
1U_0402_6.3V4Z
VGA@ 1
2
C631
0.1U_0402_16V4Z
VGA@
C631
0.1U_0402_16V4Z
VGA@ 1
2
C639
10U_0603_6.3V6M
VGA@
C639
10U_0603_6.3V6M
VGA@ 1
2
L44
BLM18AG121SN1D_0603
VGA@
L44
BLM18AG121SN1D_0603
VGA@
12
C619
0.1U_0402_16V4Z
VGA@
C619
0.1U_0402_16V4Z
VGA@ 1
2
C604
0.1U_0402_16V4Z
VGA@
C604
0.1U_0402_16V4Z
VGA@ 1
2
C225
10U_0603_6.3V6M
VGA@
C225
10U_0603_6.3V6M
VGA@ 1
2
C629
1U_0402_6.3V4Z
VGA@
C629
1U_0402_6.3V4Z
VGA@ 1
2
C597
10U_0603_6.3V6M
VGA@
C597
10U_0603_6.3V6M
VGA@ 1
2
C207
1U_0402_6.3V4Z
VGA@
C207
1U_0402_6.3V4Z
VGA@ 1
2
C628
0.1U_0402_16V4Z
VGA@
C628
0.1U_0402_16V4Z
VGA@ 1
2
C645
10U_0603_6.3V6M
VGA@
C645
10U_0603_6.3V6M
VGA@ 1
2
C205
0.1U_0402_16V4Z
VGA@
C205
0.1U_0402_16V4Z
VGA@
1
2
C627
1U_0402_6.3V4Z
VGA@
C627
1U_0402_6.3V4Z
VGA@ 1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DQMA#3
QSA#1
QSA#3
QSA3
QSA1
DQMA#1
A_BA0
A_BA1
ODTA0_1
CLKA0#
WEA0#
CKEA0
RASA0#
CASA0#
CSA0#_0
CLKA0
MAA11
MAA9
MAA10
MAA8
MAA7
MAA6
MAA3
MAA4
MAA5
MAA1
MAA2
MAA0
VRAM_RST#
VREFDA_Q2
VREFCA_A2
MAA12
A_BA2
MDA[0..63]
MAA6
DQMA#0
MAA11
CASA1#
MAA5
MAA12
MAA4
MAA1
DQMA#7
A_BA0
MAA2
QSA4
MAA1
MAA0
QSA#2
MAA7
QSA#7
VREFDA_Q3
MAA9
MAA7
MAA0
CLKA1#
A_BA2
VREFDA_Q4
MAA5
RASA1#
MAA11
MAA4
VRAM_RST#
MAA10
MAA12
QSA7
VRAM_RST#
MAA8
DQMA#4
MAA8
A_BA1
DQMA#2
MAA2
MAA0
ODTA1_1
VRAM_RST#
ODTA1_1
MAA4
MAA7
QSA#0
VREFCA_A4
DQMA#6
QSA6
CKEA1
MAA12
MAA3MAA3
A_BA2
MAA10
MAA1
QSA#4
DQMA#5
QSA#5
VREFDA_Q1
MAA9 MAA9
CLKA1
CSA1#_0
MAA10
ODTA0_1
MAA3
MAA2
QSA2
MAA8
QSA#6
MAA11
A_BA1
A_BA0
VREFCA_A1
MAA5
WEA1#
VREFCA_A3
QSA5
MAA6
QSA0
MAA6
MDA18
MDA20
MDA16
MDA19
MDA23
MDA17
MDA21
MDA0
MDA22
MDA4
MDA6
MDA7
MDA2
MDA3
MDA1
MDA5
MDA24
MDA28
MDA29
MDA26
MDA25
MDA30
MDA27
MDA31
MDA13
MDA11
MDA12
MDA9
MDA15
MDA14
MDA10
MDA8
MDA40
MDA35
MDA47
MDA38
MDA32
MDA45
MDA37
MDA46
MDA43
MDA41
MDA34
MDA44
MDA36
MDA33
MDA39
MDA42
MDA63
MDA54
MDA56
MDA55
MDA48
MDA62
MDA57
MDA53
MDA52
MDA58
MDA49
MDA61
MDA60
MDA51
MDA50
MDA59
MAA13 MAA13 MAA13 MAA13
VREFCA_A2VREFCA_A1 VREFCA_A4VREFDA_Q1 VREFCA_A3 VREFDA_Q3 VREFDA_Q4
CLKA1#
CLKA1CLKA0
CLKA0#
ODTA1
ODTA0
ODTA0_1
ODTA1_1
VREFDA_Q2
MDA[0..63]24
VRAM_RST#24,28
CLKA024
CLKA0#24
CLKA124
CLKA1#24
CKEA124
CSA1#_024
RASA1#24
CASA1#24
WEA1#24
A_BA024
A_BA224
A_BA124
CKEA024
CSA0#_024
RASA0#24
CASA0#24
WEA0#24
MAA[13..0]24
QSA#[7..0]24
QSA[7..0]24
DQMA#[7..0]24
ODTA024
ODTA124
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU +1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU+1.5VSDGPU +1.5VSDGPU+1.5VSDGPU +1.5VSDGPU+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU+1.5VSDGPU +1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
VRAM_DDR3 / Channel A
Custom
27 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
VRAM_DDR3 / Channel A
Custom
27 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
VRAM_DDR3 / Channel A
Custom
27 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
VRAM P/N :
Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)
Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V )
Pull high for Madison and Park...
15mil 15mil 15mil 15mil 15mil 15mil 15mil 15mil
C478
10U_0603_6.3V6M
MADI@
C478
10U_0603_6.3V6M
MADI@
1
2
C500
0.01U_0402_16V7K
MADI@
C500
0.01U_0402_16V7K
MADI@
1
2
C507
1U_0402_6.3V6K
MADI@
C507
1U_0402_6.3V6K
MADI@
1
2
R368
4.99K_0402_1%
MADI@
R368
4.99K_0402_1%
MADI@
12
C499
1U_0402_6.3V6K
MADI@
C499
1U_0402_6.3V6K
MADI@
1
2
R10
4.99K_0402_1%
MADI@
R10
4.99K_0402_1%
MADI@
12
C502
1U_0402_6.3V6K
MADI@
C502
1U_0402_6.3V6K
MADI@
1
2
C495
1U_0402_6.3V6K
MADI@
C495
1U_0402_6.3V6K
MADI@
1
2
R17 0_0402_5%
MADI@
R17 0_0402_5%
MADI@
12
R3
56_0402_1%
MADI@
R3
56_0402_1%
MADI@
1 2
C479
1U_0402_6.3V6K
MADI@
C479
1U_0402_6.3V6K
MADI@
1
2
R379 56_0402_1%
MADI@
R379 56_0402_1%
MADI@
1 2
R378
4.99K_0402_1%
MADI@
R378
4.99K_0402_1%
MADI@
12
96-BALL
SDRAM DDR3
U29
K4B1G1646E-HC12_FBGA96
X76@
96-BALL
SDRAM DDR3
U29
K4B1G1646E-HC12_FBGA96
X76@
WE
L3
RAS
J3
CAS
K3
CS/CS0
L2
CKE/CKE0
K9
CK
J7
CK
K7
DQSU
B7
BA0
M2
BA1
N8
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
VSSQ D1
VSS A9
VSS E1
VSS B3
NC/ODT1
J1
VDD B2
VDD D9
VDDQ A1
VDDQ A8
VDDQ C1
VDDQ C9
NC/CS1
L1
NC/CE1
J9
VDDQ E9
ZQ/ZQ0
L8
RESET
T2
DQSL
F3
DMU
D3 DML
E7
VSSQ B1
VSSQ B9
VSSQ D8
VSSQ E2
DQSU
C7
VSSQ E8
DQSL
G3
VDDQ F1
VSSQ F9
VSSQ G1
VDDQ H2
VDDQ H9
VSSQ G9
VREFCA
M8
VSS G8
VDD G7
ODT/ODT0
K1
A0
N3
A1
P7
VDD K2
A12
N7
VSS J2
VDD K8
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
DQU0 D7
A13
T3
A14
T7
A15/BA3
M7
BA2
M3
VREFDQ
H1
NCZQ1
L9
VDD N1
VDD N9
VDD R1
VDD R9
VSS J8
VSS M1
VSS M9
VSS P1
VSS P9
VSS T1
VSS T9
VDDQ D2
C481
0.1U_0402_16V4Z
MADI@
C481
0.1U_0402_16V4Z
MADI@
1
2
R370
4.99K_0402_1%
MADI@
R370
4.99K_0402_1%
MADI@
12
R9
243_0402_1%
MADI@
R9
243_0402_1%
MADI@
12
C12
10U_0603_6.3V6M
MADI@
C12
10U_0603_6.3V6M
MADI@
1
2
C503
1U_0402_6.3V6K
MADI@
C503
1U_0402_6.3V6K
MADI@
1
2
C52
1U_0402_6.3V6K
MADI@
C52
1U_0402_6.3V6K
MADI@
1
2
R367
4.99K_0402_1%
MADI@
R367
4.99K_0402_1%
MADI@
12
R16
56_0402_1%
MADI@
R16
56_0402_1%
MADI@
1 2
R8
4.99K_0402_1%
MADI@
R8
4.99K_0402_1%
MADI@
12
C493
0.1U_0402_16V4Z
MADI@
C493
0.1U_0402_16V4Z
MADI@
1
2
C485
0.1U_0402_16V4Z
MADI@
C485
0.1U_0402_16V4Z
MADI@
1
2
C15
10U_0603_6.3V6M
MADI@
C15
10U_0603_6.3V6M
MADI@
1
2
C510
1U_0402_6.3V6K
MADI@
C510
1U_0402_6.3V6K
MADI@
1
2
R11
243_0402_1%
MADI@
R11
243_0402_1%
MADI@
12
R4
4.99K_0402_1%
MADI@
R4
4.99K_0402_1%
MADI@
12
C477
10U_0603_6.3V6M
MADI@
C477
10U_0603_6.3V6M
MADI@
1
2
C17
0.1U_0402_16V4Z
MADI@
C17
0.1U_0402_16V4Z
MADI@
1
2
C14
1U_0402_6.3V6K
MADI@
C14
1U_0402_6.3V6K
MADI@
1
2
R383 56_0402_1%
MADI@
R383 56_0402_1%
MADI@
1 2
C494
0.01U_0402_16V7K
MADI@
C494
0.01U_0402_16V7K
MADI@
1
2
R371
4.99K_0402_1%
MADI@
R371
4.99K_0402_1%
MADI@
12
C11
10U_0603_6.3V6M
MADI@
C11
10U_0603_6.3V6M
MADI@
1
2
96-BALL
SDRAM DDR3
U28
K4B1G1646E-HC12_FBGA96
X76@
96-BALL
SDRAM DDR3
U28
K4B1G1646E-HC12_FBGA96
X76@
WE
L3
RAS
J3
CAS
K3
CS/CS0
L2
CKE/CKE0
K9
CK
J7
CK
K7
DQSU
B7
BA0
M2
BA1
N8
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
VSSQ D1
VSS A9
VSS E1
VSS B3
NC/ODT1
J1
VDD B2
VDD D9
VDDQ A1
VDDQ A8
VDDQ C1
VDDQ C9
NC/CS1
L1
NC/CE1
J9
VDDQ E9
ZQ/ZQ0
L8
RESET
T2
DQSL
F3
DMU
D3 DML
E7
VSSQ B1
VSSQ B9
VSSQ D8
VSSQ E2
DQSU
C7
VSSQ E8
DQSL
G3
VDDQ F1
VSSQ F9
VSSQ G1
VDDQ H2
VDDQ H9
VSSQ G9
VREFCA
M8
VSS G8
VDD G7
ODT/ODT0
K1
A0
N3
A1
P7
VDD K2
A12
N7
VSS J2
VDD K8
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
DQU0 D7
A13
T3
A14
T7
A15/BA3
M7
BA2
M3
VREFDQ
H1
NCZQ1
L9
VDD N1
VDD N9
VDD R1
VDD R9
VSS J8
VSS M1
VSS M9
VSS P1
VSS P9
VSS T1
VSS T9
VDDQ D2
R369
4.99K_0402_1%
MADI@
R369
4.99K_0402_1%
MADI@
12
C509
1U_0402_6.3V6K
MADI@
C509
1U_0402_6.3V6K
MADI@
1
2
C48
1U_0402_6.3V6K
MADI@
C48
1U_0402_6.3V6K
MADI@
1
2
R7
4.99K_0402_1%
MADI@
R7
4.99K_0402_1%
MADI@
12
C480
10U_0603_6.3V6M
MADI@
C480
10U_0603_6.3V6M
MADI@
1
2
R380 56_0402_1%
MADI@
R380 56_0402_1%
MADI@
1 2
R14
4.99K_0402_1%
MADI@
R14
4.99K_0402_1%
MADI@
12
C51
1U_0402_6.3V6K
MADI@
C51
1U_0402_6.3V6K
MADI@
1
2
R5 0_0402_5%
MADI@
R5 0_0402_5%
MADI@
12
R377
4.99K_0402_1%
MADI@
R377
4.99K_0402_1%
MADI@
12
C508
1U_0402_6.3V6K
MADI@
C508
1U_0402_6.3V6K
MADI@
1
2
C13
1U_0402_6.3V6K
MADI@
C13
1U_0402_6.3V6K
MADI@
1
2
C45
0.1U_0402_16V4Z
MADI@
C45
0.1U_0402_16V4Z
MADI@
1
2
R381
243_0402_1%
MADI@
R381
243_0402_1%
MADI@
12
C486
0.1U_0402_16V4Z
MADI@
C486
0.1U_0402_16V4Z
MADI@
1
2
R376
243_0402_1%
MADI@
R376
243_0402_1%
MADI@
12
R13
4.99K_0402_1%
MADI@
R13
4.99K_0402_1%
MADI@
12
R384 56_0402_1%
MADI@
R384 56_0402_1%
MADI@
1 2
C50
1U_0402_6.3V6K
MADI@
C50
1U_0402_6.3V6K
MADI@
1
2
C53
1U_0402_6.3V6K
MADI@
C53
1U_0402_6.3V6K
MADI@
1
2
C504
1U_0402_6.3V6K
MADI@
C504
1U_0402_6.3V6K
MADI@
1
2
C47
1U_0402_6.3V6K
MADI@
C47
1U_0402_6.3V6K
MADI@
1
2
96-BALL
SDRAM DDR3
U2
K4B1G1646E-HC12_FBGA96
X76@
96-BALL
SDRAM DDR3
U2
K4B1G1646E-HC12_FBGA96
X76@
WE
L3
RAS
J3
CAS
K3
CS/CS0
L2
CKE/CKE0
K9
CK
J7
CK
K7
DQSU
B7
BA0
M2
BA1
N8
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
VSSQ D1
VSS A9
VSS E1
VSS B3
NC/ODT1
J1
VDD B2
VDD D9
VDDQ A1
VDDQ A8
VDDQ C1
VDDQ C9
NC/CS1
L1
NC/CE1
J9
VDDQ E9
ZQ/ZQ0
L8
RESET
T2
DQSL
F3
DMU
D3 DML
E7
VSSQ B1
VSSQ B9
VSSQ D8
VSSQ E2
DQSU
C7
VSSQ E8
DQSL
G3
VDDQ F1
VSSQ F9
VSSQ G1
VDDQ H2
VDDQ H9
VSSQ G9
VREFCA
M8
VSS G8
VDD G7
ODT/ODT0
K1
A0
N3
A1
P7
VDD K2
A12
N7
VSS J2
VDD K8
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
DQU0 D7
A13
T3
A14
T7
A15/BA3
M7
BA2
M3
VREFDQ
H1
NCZQ1
L9
VDD N1
VDD N9
VDD R1
VDD R9
VSS J8
VSS M1
VSS M9
VSS P1
VSS P9
VSS T1
VSS T9
VDDQ D2
C46
0.1U_0402_16V4Z
MADI@
C46
0.1U_0402_16V4Z
MADI@
1
2
R372
4.99K_0402_1%
MADI@
R372
4.99K_0402_1%
MADI@
12
C476
10U_0603_6.3V6M
MADI@
C476
10U_0603_6.3V6M
MADI@
1
2
C10
10U_0603_6.3V6M
MADI@
C10
10U_0603_6.3V6M
MADI@
1
2
R6
4.99K_0402_1%
MADI@
R6
4.99K_0402_1%
MADI@
12
C16
1U_0402_6.3V6K
MADI@
C16
1U_0402_6.3V6K
MADI@
1
2
C49
1U_0402_6.3V6K
MADI@
C49
1U_0402_6.3V6K
MADI@
1
2
R12
4.99K_0402_1%
MADI@
R12
4.99K_0402_1%
MADI@
12
96-BALL
SDRAM DDR3
U1
K4B1G1646E-HC12_FBGA96
X76@
96-BALL
SDRAM DDR3
U1
K4B1G1646E-HC12_FBGA96
X76@
WE
L3
RAS
J3
CAS
K3
CS/CS0
L2
CKE/CKE0
K9
CK
J7
CK
K7
DQSU
B7
BA0
M2
BA1
N8
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
VSSQ D1
VSS A9
VSS E1
VSS B3
NC/ODT1
J1
VDD B2
VDD D9
VDDQ A1
VDDQ A8
VDDQ C1
VDDQ C9
NC/CS1
L1
NC/CE1
J9
VDDQ E9
ZQ/ZQ0
L8
RESET
T2
DQSL
F3
DMU
D3 DML
E7
VSSQ B1
VSSQ B9
VSSQ D8
VSSQ E2
DQSU
C7
VSSQ E8
DQSL
G3
VDDQ F1
VSSQ F9
VSSQ G1
VDDQ H2
VDDQ H9
VSSQ G9
VREFCA
M8
VSS G8
VDD G7
ODT/ODT0
K1
A0
N3
A1
P7
VDD K2
A12
N7
VSS J2
VDD K8
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
DQU0 D7
A13
T3
A14
T7
A15/BA3
M7
BA2
M3
VREFDQ
H1
NCZQ1
L9
VDD N1
VDD N9
VDD R1
VDD R9
VSS J8
VSS M1
VSS M9
VSS P1
VSS P9
VSS T1
VSS T9
VDDQ D2
C18
0.1U_0402_16V4Z
MADI@
C18
0.1U_0402_16V4Z
MADI@
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MDB[0..63]
DQMB#1
MAB11
MAB12
MAB4
MAB2
MAB1
MAB0
QSB#3
VRAM_RST#
MAB10
DQMB#3
MAB7
QSB#1
MAB3
VREFDB_Q1
MAB9
ODTB0_1
QSB3
MAB8
VREFCB_A1
MAB5
QSB1
MAB6
QSB#2
DQMB#2
QSB#0
QSB2
QSB0
DQMB#0
MAB8
VRAM_RST#
MAB12
MAB1
VREFDB_Q2
VREFCB_A2
MAB4
MAB7
MAB0
MAB10
MAB3
MAB5
MAB2
MAB9
MAB6
MAB11
QSB#4
DQMB#4
QSB#5
QSB4
QSB5
DQMB#5
ODTB1_1
MAB8
VRAM_RST#
MAB12
MAB1
VREFDB_Q3
VREFCB_A3
MAB4
MAB7
MAB0
MAB10
MAB3
MAB5
MAB2
MAB9
MAB6
MAB11
QSB#6
DQMB#6
QSB#7
QSB6
QSB7
DQMB#7
MAB8
VRAM_RST#
MAB12
MAB1
VREFDB_Q4
VREFCB_A4
MAB4
MAB7
MAB0
MAB10
MAB3
MAB5
MAB2
MAB9
MAB6
MAB11
MDB15
MDB14
MDB10
MDB9
MDB12
MDB13
MDB8
MDB11
MDB25
MDB24
MDB31
MDB29
MDB26
MDB27
MDB30
MDB28
MDB22
MDB21
MDB20
MDB19
MDB17
MDB23
MDB18
MDB16
MDB2
MDB5
MDB3
MDB7
MDB0
MDB6
MDB1
MDB4
MDB44
MDB41
MDB45
MDB43
MDB46
MDB37
MDB39
MDB32
MDB35
MDB38
MDB33
MDB40
MDB36
MDB34
MDB47
MDB42
MDB51
MDB55
MDB50
MDB58
MDB57
MDB61
MDB52
MDB53
MDB48
MDB60
MDB54
MDB49
MDB63
MDB56
MDB62
MDB59
MAB13 MAB13 MAB13 MAB13
VREFCB_A1 VREFCB_A2 VREFDB_Q2VREFDB_Q1
VREFDB_Q3VREFCB_A3 VREFCB_A4 VREFDB_Q4
CLKB1
CLKB1#CLKB1#
CLKB1
CLKB0#
CLKB0 CLKB0
CLKB0#
B_BA0
B_BA1
B_BA2 B_BA2
B_BA0
B_BA1
B_BA2
B_BA0
B_BA1
CKEB0
ODTB0_1
CSB0#_0
RASB0#
CASB0#
WEB0#
CKEB1
ODTB1_1
CSB1#_0
RASB1#
CASB1#
WEB1#
ODTB0
ODTB0_1
ODTB1_1
ODTB1
CLKB024
CLKB0#24
CLKB124
CLKB1#24
QSB#[7..0]24
QSB[7..0]24
DQMB#[7..0]24
MDB[0..63]24
MAB[13..0]24
VRAM_RST#24,27
CKEB124
B_BA024
B_BA124
B_BA224
CKEB024
CSB0#_024
WEB0#24
CASB0#24
RASB0#24
CSB1#_024
RASB1#24
CASB1#24
WEB1#24
ODTB024
ODTB124
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU +1.5VSDGPU +1.5VSDGPU+1.5VSDGPU
+1.5VSDGPU +1.5VSDGPU +1.5VSDGPU+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU +1.5VSDGPU
+1.5VSDGPU
+1.5VSDGPU
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
VRAM_DDR3 / Channel B
Custom
28 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
VRAM_DDR3 / Channel B
Custom
28 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
VRAM_DDR3 / Channel B
Custom
28 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Pull high for Madison and Park...
R49
56_0402_1%
VGA@
R49
56_0402_1%
VGA@
1 2
C59
1U_0402_6.3V6K
VGA@
C59
1U_0402_6.3V6K
VGA@
1
2
R51
4.99K_0402_1%
VGA@
R51
4.99K_0402_1%
VGA@
12
C217
1U_0402_6.3V6K
VGA@
C217
1U_0402_6.3V6K
VGA@
1
2
R415 56_0402_1%
VGA@
R415 56_0402_1%
VGA@
1 2
96-BALL
SDRAM DDR3
U4
K4B1G1646E-HC12_FBGA96
X76@
96-BALL
SDRAM DDR3
U4
K4B1G1646E-HC12_FBGA96
X76@
WE
L3
RAS
J3
CAS
K3
CS/CS0
L2
CKE/CKE0
K9
CK
J7
CK
K7
DQSU
B7
BA0
M2
BA1
N8
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
VSSQ D1
VSS A9
VSS E1
VSS B3
NC/ODT1
J1
VDD B2
VDD D9
VDDQ A1
VDDQ A8
VDDQ C1
VDDQ C9
NC/CS1
L1
NC/CE1
J9
VDDQ E9
ZQ/ZQ0
L8
RESET
T2
DQSL
F3
DMU
D3 DML
E7
VSSQ B1
VSSQ B9
VSSQ D8
VSSQ E2
DQSU
C7
VSSQ E8
DQSL
G3
VDDQ F1
VSSQ F9
VSSQ G1
VDDQ H2
VDDQ H9
VSSQ G9
VREFCA
M8
VSS G8
VDD G7
ODT/ODT0
K1
A0
N3
A1
P7
VDD K2
A12
N7
VSS J2
VDD K8
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
DQU0 D7
A13
T3
A14
T7
A15/BA3
M7
BA2
M3
VREFDQ
H1
NCZQ1
L9
VDD N1
VDD N9
VDD R1
VDD R9
VSS J8
VSS M1
VSS M9
VSS P1
VSS P9
VSS T1
VSS T9
VDDQ D2
C61
1U_0402_6.3V6K
VGA@
C61
1U_0402_6.3V6K
VGA@
1
2
C214
0.1U_0402_16V4Z
VGA@
C214
0.1U_0402_16V4Z
VGA@
1
2
C523
0.1U_0402_16V4Z
VGA@
C523
0.1U_0402_16V4Z
VGA@
1
2
C62
0.1U_0402_16V4Z
VGA@
C62
0.1U_0402_16V4Z
VGA@
1
2
R42
0_0402_5%
VGA@
R42
0_0402_5%
VGA@
R469
243_0402_1%
VGA@
R469
243_0402_1%
VGA@
12
R433
4.99K_0402_1%
VGA@
R433
4.99K_0402_1%
VGA@
12
C525
1U_0402_6.3V6K
VGA@
C525
1U_0402_6.3V6K
VGA@
1
2
C613
1U_0402_6.3V6K
VGA@
C613
1U_0402_6.3V6K
VGA@
1
2
R417
4.99K_0402_1%
VGA@
R417
4.99K_0402_1%
VGA@
12
C125
1U_0402_6.3V6K
VGA@
C125
1U_0402_6.3V6K
VGA@
1
2
C213
1U_0402_6.3V6K
VGA@
C213
1U_0402_6.3V6K
VGA@
1
2
R470
56_0402_1%
VGA@
R470
56_0402_1%
VGA@
1 2
R45
4.99K_0402_1%
VGA@
R45
4.99K_0402_1%
VGA@
12
R27
243_0402_1%
VGA@
R27
243_0402_1%
VGA@
12
R428
4.99K_0402_1%
VGA@
R428
4.99K_0402_1%
VGA@
12
R28
4.99K_0402_1%
VGA@
R28
4.99K_0402_1%
VGA@
12
C616
1U_0402_6.3V6K
VGA@
C616
1U_0402_6.3V6K
VGA@
1
2
R80
4.99K_0402_1%
VGA@
R80
4.99K_0402_1%
VGA@
12
C611
1U_0402_6.3V6K
VGA@
C611
1U_0402_6.3V6K
VGA@
1
2
C73
10U_0603_6.3V6M
VGA@
C73
10U_0603_6.3V6M
VGA@
1
2
C210
1U_0402_6.3V6K
VGA@
C210
1U_0402_6.3V6K
VGA@
1
2
96-BALL
SDRAM DDR3
U36
K4B1G1646E-HC12_FBGA96
X76@
96-BALL
SDRAM DDR3
U36
K4B1G1646E-HC12_FBGA96
X76@
WE
L3
RAS
J3
CAS
K3
CS/CS0
L2
CKE/CKE0
K9
CK
J7
CK
K7
DQSU
B7
BA0
M2
BA1
N8
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
VSSQ D1
VSS A9
VSS E1
VSS B3
NC/ODT1
J1
VDD B2
VDD D9
VDDQ A1
VDDQ A8
VDDQ C1
VDDQ C9
NC/CS1
L1
NC/CE1
J9
VDDQ E9
ZQ/ZQ0
L8
RESET
T2
DQSL
F3
DMU
D3 DML
E7
VSSQ B1
VSSQ B9
VSSQ D8
VSSQ E2
DQSU
C7
VSSQ E8
DQSL
G3
VDDQ F1
VSSQ F9
VSSQ G1
VDDQ H2
VDDQ H9
VSSQ G9
VREFCA
M8
VSS G8
VDD G7
ODT/ODT0
K1
A0
N3
A1
P7
VDD K2
A12
N7
VSS J2
VDD K8
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
DQU0 D7
A13
T3
A14
T7
A15/BA3
M7
BA2
M3
VREFDQ
H1
NCZQ1
L9
VDD N1
VDD N9
VDD R1
VDD R9
VSS J8
VSS M1
VSS M9
VSS P1
VSS P9
VSS T1
VSS T9
VDDQ D2
R432
4.99K_0402_1%
VGA@
R432
4.99K_0402_1%
VGA@
12
C544
0.1U_0402_16V4Z
VGA@
C544
0.1U_0402_16V4Z
VGA@
1
2
R430
4.99K_0402_1%
VGA@
R430
4.99K_0402_1%
VGA@
12
96-BALL
SDRAM DDR3
U33
K4B1G1646E-HC12_FBGA96
X76@
96-BALL
SDRAM DDR3
U33
K4B1G1646E-HC12_FBGA96
X76@
WE
L3
RAS
J3
CAS
K3
CS/CS0
L2
CKE/CKE0
K9
CK
J7
CK
K7
DQSU
B7
BA0
M2
BA1
N8
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
VSSQ D1
VSS A9
VSS E1
VSS B3
NC/ODT1
J1
VDD B2
VDD D9
VDDQ A1
VDDQ A8
VDDQ C1
VDDQ C9
NC/CS1
L1
NC/CE1
J9
VDDQ E9
ZQ/ZQ0
L8
RESET
T2
DQSL
F3
DMU
D3 DML
E7
VSSQ B1
VSSQ B9
VSSQ D8
VSSQ E2
DQSU
C7
VSSQ E8
DQSL
G3
VDDQ F1
VSSQ F9
VSSQ G1
VDDQ H2
VDDQ H9
VSSQ G9
VREFCA
M8
VSS G8
VDD G7
ODT/ODT0
K1
A0
N3
A1
P7
VDD K2
A12
N7
VSS J2
VDD K8
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
DQU0 D7
A13
T3
A14
T7
A15/BA3
M7
BA2
M3
VREFDQ
H1
NCZQ1
L9
VDD N1
VDD N9
VDD R1
VDD R9
VSS J8
VSS M1
VSS M9
VSS P1
VSS P9
VSS T1
VSS T9
VDDQ D2
C545
0.1U_0402_16V4Z
VGA@
C545
0.1U_0402_16V4Z
VGA@
1
2
96-BALL
SDRAM DDR3
U6
K4B1G1646E-HC12_FBGA96
X76@
96-BALL
SDRAM DDR3
U6
K4B1G1646E-HC12_FBGA96
X76@
WE
L3
RAS
J3
CAS
K3
CS/CS0
L2
CKE/CKE0
K9
CK
J7
CK
K7
DQSU
B7
BA0
M2
BA1
N8
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
VSSQ D1
VSS A9
VSS E1
VSS B3
NC/ODT1
J1
VDD B2
VDD D9
VDDQ A1
VDDQ A8
VDDQ C1
VDDQ C9
NC/CS1
L1
NC/CE1
J9
VDDQ E9
ZQ/ZQ0
L8
RESET
T2
DQSL
F3
DMU
D3 DML
E7
VSSQ B1
VSSQ B9
VSSQ D8
VSSQ E2
DQSU
C7
VSSQ E8
DQSL
G3
VDDQ F1
VSSQ F9
VSSQ G1
VDDQ H2
VDDQ H9
VSSQ G9
VREFCA
M8
VSS G8
VDD G7
ODT/ODT0
K1
A0
N3
A1
P7
VDD K2
A12
N7
VSS J2
VDD K8
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
DQU0 D7
A13
T3
A14
T7
A15/BA3
M7
BA2
M3
VREFDQ
H1
NCZQ1
L9
VDD N1
VDD N9
VDD R1
VDD R9
VSS J8
VSS M1
VSS M9
VSS P1
VSS P9
VSS T1
VSS T9
VDDQ D2
C119
0.1U_0402_16V4Z
VGA@
C119
0.1U_0402_16V4Z
VGA@
1
2
C58
1U_0402_6.3V6K
VGA@
C58
1U_0402_6.3V6K
VGA@
1
2
C601
10U_0603_6.3V6M
VGA@
C601
10U_0603_6.3V6M
VGA@
1
2
C543
0.1U_0402_16V4Z
VGA@
C543
0.1U_0402_16V4Z
VGA@
1
2
C529
1U_0402_6.3V6K
VGA@
C529
1U_0402_6.3V6K
VGA@
1
2
R43
56_0402_1%
VGA@
R43
56_0402_1%
VGA@
1 2
R46
243_0402_1%
VGA@
R46
243_0402_1%
VGA@
12
C195
10U_0603_6.3V6M
VGA@
C195
10U_0603_6.3V6M
VGA@
1
2
C594
10U_0603_6.3V6M
VGA@
C594
10U_0603_6.3V6M
VGA@
1
2
C617
0.1U_0402_16V4Z
VGA@
C617
0.1U_0402_16V4Z
VGA@
1
2
R429
243_0402_1%
VGA@
R429
243_0402_1%
VGA@
12
C67
10U_0603_6.3V6M
VGA@
C67
10U_0603_6.3V6M
VGA@
1
2
C528
1U_0402_6.3V6K
VGA@
C528
1U_0402_6.3V6K
VGA@
1
2
C535
10U_0603_6.3V6M
VGA@
C535
10U_0603_6.3V6M
VGA@
1
2
R471
56_0402_1%
VGA@
R471
56_0402_1%
VGA@
1 2
C532
0.01U_0402_16V7K
VGA@
C532
0.01U_0402_16V7K
VGA@
1
2
R411
4.99K_0402_1%
VGA@
R411
4.99K_0402_1%
VGA@
12
R431
4.99K_0402_1%
VGA@
R431
4.99K_0402_1%
VGA@
12
R82
4.99K_0402_1%
VGA@
R82
4.99K_0402_1%
VGA@
12
C612
1U_0402_6.3V6K
VGA@
C612
1U_0402_6.3V6K
VGA@
1
2
C57
1U_0402_6.3V6K
VGA@
C57
1U_0402_6.3V6K
VGA@
1
2
R468
4.99K_0402_1%
VGA@
R468
4.99K_0402_1%
VGA@
12
C540
10U_0603_6.3V6M
VGA@
C540
10U_0603_6.3V6M
VGA@
1
2
C212
1U_0402_6.3V6K
VGA@
C212
1U_0402_6.3V6K
VGA@
1
2
R25
4.99K_0402_1%
VGA@
R25
4.99K_0402_1%
VGA@
12
R50
0_0402_5%
VGA@
R50
0_0402_5%
VGA@
R414 56_0402_1%
VGA@
R414 56_0402_1%
VGA@
1 2
C526
1U_0402_6.3V6K
VGA@
C526
1U_0402_6.3V6K
VGA@
1
2
C614
0.01U_0402_16V7K
VGA@
C614
0.01U_0402_16V7K
VGA@
1
2
R434
4.99K_0402_1%
VGA@
R434
4.99K_0402_1%
VGA@
12
C187
10U_0603_6.3V6M
VGA@
C187
10U_0603_6.3V6M
VGA@
1
2
C60
1U_0402_6.3V6K
VGA@
C60
1U_0402_6.3V6K
VGA@
1
2
R467
4.99K_0402_1%
VGA@
R467
4.99K_0402_1%
VGA@
12
C527
1U_0402_6.3V6K
VGA@
C527
1U_0402_6.3V6K
VGA@
1
2
C615
1U_0402_6.3V6K
VGA@
C615
1U_0402_6.3V6K
VGA@
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DAC_BRIG
INVTPWM
DISPOFF#
PCH_TXOUT2-
PCH_TXOUT1-
PCH_TXOUT0-
PCH_TXCLK-
PCH_TXOUT2+
PCH_TXOUT0+
PCH_TXOUT1+
PCH_TXCLK+
TXOUT1-
TXCLK-
TXOUT0-
TXOUT2-
TXOUT1+
TXCLK+
TXOUT0+
TXOUT2+
PCH_LCD_CLK
PCH_LCD_DATA
I2CC_SDA
I2CC_SCL PCH_LCD_CLK
PCH_LCD_DATA
DISPOFF#
INVT_PWM
INVTPWM
I2CC_SDA
I2CC_SCL VGA_LCD_CLK
VGA_LCD_DATA
TXOUT1-
TXCLK-
TXOUT0-
TXOUT2-
TXOUT1+
TXCLK+
TXOUT0+
TXOUT2+
VGA_TXOUT0+
VGA_TXOUT0-
VGA_TXOUT1-
VGA_TXOUT1+
VGA_TXOUT2-
VGA_TXOUT2+
VGA_TXCLK-
VGA_TXCLK+
+LCDVDD_R
INVTPWM
DISPOFF#
I2CC_SCL
I2CC_SDA
TXOUT1-
TXOUT1+
TXOUT0-
TXCLK+
TXOUT0+
TXCLK-
TXOUT2+
TXOUT2-
VGA_PNL_PWM
+3VS_SWITCH
DGPU_SELECT#
IGPU_PWM_SELECT#
IGPU_SELECT#
IGPU_EDIDSEL#
INVTPWM
ENVDD
PCH_ENVDD
INVT_PWM
DPST_PWM_1
PWMSEL_1#
IGPU_PWM_SELECT#
PCH_TXOUT0+
PCH_TXOUT0-
PCH_TXCLK-
PCH_TXCLK+
PCH_TXOUT2-
PCH_TXOUT2+
PCH_TXOUT1-
PCH_TXOUT1+
VGA_TXCLK-
VGA_TXCLK+
VGA_TXOUT2-
VGA_TXOUT2+
VGA_TXOUT1+
VGA_TXOUT1-
VGA_TXOUT0+
VGA_TXOUT0-
TXOUT0-
TXOUT1-
TXOUT1+
TXOUT2-
TXOUT2+
TXOUT0+
TXCLK-
TXCLK+
I2CC_SCL
I2CC_SDA
VGA_LCD_CLK
VGA_LCD_DATA
PCH_LCD_CLK
PCH_LCD_DATA
USB20_CMOS_N8
USB20_CMOS_P8
DPST_PWM_1
PWMSEL_1#
DGPU_SELECT#
DGPU_EDIDSEL_R#
DGPU_EDIDSEL_R#
USB20_CMOS_P8
USB20_CMOS_N8
DPST_PWM16
BKOFF# 37
INVT_PWM37
PCH_TXOUT0+ 16
PCH_TXOUT0- 16
PCH_TXOUT1+ 16
PCH_TXOUT1- 16
PCH_TXOUT2+ 16
PCH_TXOUT2- 16
PCH_TXCLK+ 16
PCH_TXCLK- 16
PCH_LCD_CLK 16
PCH_LCD_DATA 16
VGA_TXOUT0+ 22
VGA_TXOUT0- 22
VGA_TXOUT1- 22
VGA_TXOUT1+ 22
VGA_TXOUT2- 22
VGA_TXOUT2+ 22
VGA_TXCLK- 22
VGA_TXCLK+ 22
VGA_LCD_CLK 23
VGA_LCD_DATA 23
USB20_N8 17
USB20_P8 17
DAC_BRIG 37
VGA_PNL_PWM22
DGPU_EDIDSEL#18
DGPU_EDIDSEL_R#30
DGPU_PWMSEL#17
DGPU_SELECT#16,17,30 IGPU_SELECT# 16
PCH_ENVDD16
ENVDD22
COLOR_ENG_EN 37
LOCAL_DIM 37
+3VS
+LCDVDD
+LCDVDD
+3V
+INVPWR_B+
B+
+LCDVDD
+3VS
+3VS
+3VS
+INVPWR_B+
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+5VS
+3VS
+LCDVDD
+LCDVDD
+5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
LVDS Connector
Custom
29 59Wednesday, January 06, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
LVDS Connector
Custom
29 59Wednesday, January 06, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
LVDS Connector
Custom
29 59Wednesday, January 06, 2010
2009/08/01 2010/08/01
Compal Electronics, Inc.
LCD POWER CIRCUIT
LCD/LED PANEL Conn.
W=60mils
W=60mils
W=60mils
W=60mils
UMA ONLY
5/4 PCH_LCD_CLK& PCH_LCD_DATA
Pull high 2.2K change to 4.7K
Reserved for UMA Only
VBIOS PWM SETTING
CHANGE TO NORMAL
Place closed to JLVDS1
Discrete ONLY
W=60mils
SWITCHABLE
2009/8/27 ADD SWITCHABLE
Pull Low at GPU side
Q16,Q17
NEED ADD OPTION COMPONENT
L
H
B1
B2
DIS
UMA
SEL1
SEL2
PI3LVD400ZFE with 2 SEL pin
2009/12/15
change P/N to SA00000U500
SM010014520 3000ma 220ohm@100mhz DCR 0.04
TS3DV520ERHUR with 1 SEL pin
1109 RF request
1208 Add Panel new feature
091211 ADD R734 Fix CPT 4sec shut down flash issue
R220_0402_5% DISO@ R220_0402_5% DISO@ 12
R736
0_0402_5%
@
R736
0_0402_5%
@
12
R4160_0402_5% UMAO@ R4160_0402_5% UMAO@12
C461
10U_0805_10V4Z
C461
10U_0805_10V4Z
1
2
R15
0_0603_5%
SG@
R15
0_0603_5%
SG@
12
R735
0_0402_5%
R735
0_0402_5%
12
R364 100K_0402_5%
@
R364 100K_0402_5%
@
1 2
D
G
S
Q30
AO3413L_SOT23-3
D
G
S
Q30
AO3413L_SOT23-3
1
2
3
R356 0_0402_5%
DISO@
R356 0_0402_5%
DISO@
1 2
D1
CM1293-04SO_SOT23-6
@
D1
CM1293-04SO_SOT23-6
@
CH3
6
Vp
5
CH4
4
CH2 3
Vn 2
CH1 1
C459
0.1U_0402_16V4Z
C459
0.1U_0402_16V4Z
1
2
R355
10K_0402_5%
R355
10K_0402_5%
12
C464
0.1U_0402_16V4Z
C464
0.1U_0402_16V4Z
1
2
U26
74AHC1G14GW_SOT3535
@
U26
74AHC1G14GW_SOT3535
@
A
2Y4
P5
NC 1
G
3
C63
0.1U_0402_16V4Z
SG@
C63
0.1U_0402_16V4Z
SG@
1
2
C458
0.1U_0402_16V4Z
C458
0.1U_0402_16V4Z
1
2
C474
0.1U_0402_16V4Z
@C474
0.1U_0402_16V4Z
@
1 2
R358 0_0402_5%
UMAO@
R358 0_0402_5%
UMAO@
1 2
L30
FBMA-L11-201209-221LMA30T_0805
L30
FBMA-L11-201209-221LMA30T_0805
12
R4120_0402_5% UMAO@ R4120_0402_5% UMAO@12
C54
0.1U_0402_16V4Z
SG@
C54
0.1U_0402_16V4Z
SG@
1
2
R351
100K_0402_5%
R351
100K_0402_5%
12
R29 4.7K_0402_5%UMA@R29 4.7K_0402_5%UMA@
1 2
R3960_0402_5% UMAO@ R3960_0402_5% UMAO@12
R360 0_0402_5%
@
R360 0_0402_5%
@
1 2
R366 0_0402_5%
SG@
R366 0_0402_5%
SG@
1 2
R200_0402_5% DISO@ R200_0402_5% DISO@ 12
C805
22P_0402_50V8J
@
C805
22P_0402_50V8J
@
1
2
C471
680P_0402_50V7K
C471
680P_0402_50V7K
1
2
C475
0.1U_0402_16V4Z
SG@C475
0.1U_0402_16V4Z
SG@
1 2
C66
4.7U_0603_6.3V6K
SG@
C66
4.7U_0603_6.3V6K
SG@
1
2
R3930_0402_5% UMAO@ R3930_0402_5% UMAO@12
U23
SN74CBTD3306CPWR_TSSOP8
SG@
U23
SN74CBTD3306CPWR_TSSOP8
SG@
1OE#
1
GND 4
2OE#
7
2A
51B 3
1A
2
2B 6
VCC 8U27
74AHC1G14GW_SOT3535
SG@
U27
74AHC1G14GW_SOT3535
SG@
A
2Y4
P5
NC 1
G
3
R210_0402_5% DISO@ R210_0402_5% DISO@ 12
R1 0_0402_5% R1 0_0402_5% 12
C806
22P_0402_50V8J
@
C806
22P_0402_50V8J
@
1
2
R4190_0402_5% DISO@ R4190_0402_5% DISO@ 12
R4050_0402_5% UMAO@ R4050_0402_5% UMAO@12
R349
300_0603_5%
R349
300_0603_5%
12
R3990_0402_5% UMAO@ R3990_0402_5% UMAO@12
R361 0_0402_5%
SG@
R361 0_0402_5%
SG@
1 2
G
D
S
Q28
2N7002E-T1-GE3_SOT23-3
G
D
S
Q28
2N7002E-T1-GE3_SOT23-3
2
13
U22
74AHC1G14GW_SOT3535
SG@
U22
74AHC1G14GW_SOT3535
SG@
A
2Y4
P5
NC 1
G
3
R2 0_0402_5% R2 0_0402_5% 12
C466
0.047U_0402_16V7K
C466
0.047U_0402_16V7K
1
2
R240_0402_5% DISO@ R240_0402_5% DISO@ 12
R731 0_0402_5%@R731 0_0402_5%@12
C462
4.7U_0805_10V4Z
C462
4.7U_0805_10V4Z
1
2
R3630_0402_5% R3630_0402_5% 12
R365 100K_0402_5%
SG@
R365 100K_0402_5%
SG@
1 2
R4100_0402_5% UMAO@ R4100_0402_5% UMAO@12
R260_0402_5% DISO@ R260_0402_5% DISO@ 12
R730 0_0402_5%@R730 0_0402_5%@12
G
D
S
Q31
2N7002E-T1-GE3_SOT23-3
DIS@
G
D
S
Q31
2N7002E-T1-GE3_SOT23-3
DIS@
2
13
G
D
S
Q29
2N7002E-T1-GE3_SOT23-3
UMA@
G
D
S
Q29
2N7002E-T1-GE3_SOT23-3
UMA@
2
13
R190_0402_5% DISO@ R190_0402_5% DISO@ 12
U3
PI3LVD400ZFEX_TQFN56_11X5
SG@
U3
PI3LVD400ZFEX_TQFN56_11X5
SG@
GND 33
5B2
34 4B2
35
5B1
36 4B1
37
VCC 38
GND 39
3B2
40
A0 2
A5 12
GND 13
A6 14
A7 15
GND 16
SEL 17
VCC 18
GND 1
A1 3
VCC 4
A8 19
A9 20
GND 21
8B1
22
9B1
23
GND 24
8B2
25
2B2
41
3B1
42 2B1
43
GND 44
1B2
45 0B2
46
1B1
47 0B1
48
GND 49
VCC 50
NC
51
NC
52
GND 53
SEL2
54
NC
5
GND 6
A2 7
A3 8
GND 9
VCC 10
A4 11
9B2
26
VCC 27
GND 28
7B2
29 6B2
30
7B1
31 6B1
32
GND 55
VCC 56
Thermal_GND
57
R36210K_0402_5% R36210K_0402_5% 12
C463
4.7U_0805_10V4Z
C463
4.7U_0805_10V4Z
1
2
R729
0_0402_5%@
R729
0_0402_5%@12
R4210_0402_5% DISO@ R4210_0402_5% DISO@ 12
R180_0402_5% DISO@ R180_0402_5% DISO@ 12
R357
100K_0402_5%
R357
100K_0402_5%
12
R4200_0402_5% UMAO@ R4200_0402_5% UMAO@12
C467 220P_0402_50V7K
C467 220P_0402_50V7K
1 2
C473 220P_0402_50V7K C473 220P_0402_50V7K
1 2
R4010_0402_5% UMAO@ R4010_0402_5% UMAO@12
U24
74AHCT1G125GW_SOT353-5
UMA@
U24
74AHCT1G125GW_SOT353-5
UMA@
A
2Y4
OE# 1
G
3P5
R353
1K_0402_5%
R353
1K_0402_5%
12
R734 100K_0402_5%
R734 100K_0402_5%
12
L31
FBMA-L11-201209-221LMA30T_0805
L31
FBMA-L11-201209-221LMA30T_0805
12
C468 220P_0402_50V7K C468 220P_0402_50V7K
1 2
JLVDS1
IPEX_20143-040E-20F
CONN@
JLVDS1
IPEX_20143-040E-20F
CONN@
11
22
33
44
55
66
77
88
99
10 10
11 11
12 12
13 13
14 14
15 15
16 16
17 17
18 18
19 19
20 20
21 21
22 22
23 23
24 24
25 25
26 26
27 27
28 28
29 29
30 30
31 31
32 32
33 33
34 34
35 35
36 36
37 37
38 38
39 39
40 40
G1
41
G2
42
G3
43
G4
44
G5
45
G6
46
R32 4.7K_0402_5%UMA@R32 4.7K_0402_5%UMA@
1 2
R230_0402_5% DISO@ R230_0402_5% DISO@ 12
C469
0.1U_0402_16V4Z
SG@C469
0.1U_0402_16V4Z
SG@
1 2
R4180_0402_5% UMAO@ R4180_0402_5% UMAO@12
C470
68P_0402_50V8J
C470
68P_0402_50V8J
1
2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
CRT_HSYNC_2
CRT_VSYNC_2
CRT_R_2
DSUB_12
DSUB_15
CRT_G_2
CRT_B_2
CRT_G_1
CRT_R_1
CRT_B_1
CRT_HSYNC_1
CRT_VSYNC_1
CRT_R
CRT_G
CRT_B
CRT_HSYNC
CRT_VSYNC
PCH_CRT_G
PCH_CRT_HSYNC
PCH_CRT_R
PCH_CRT_B
PCH_CRT_VSYNC
CRT_R
CRT_G
CRT_HSYNC
CRT_VSYNC
CRT_B CRT_DDC_CLK
CRT_DDC_DATA DSUB_12
DSUB_15
CRT_R
CRT_G
CRT_HSYNC
CRT_VSYNC
CRT_B
VGA_CRT_G
VGA_CRT_HSYNC
VGA_CRT_R
VGA_CRT_B
VGA_CRT_VSYNC
CRT_DDC_CLK
CRT_DDC_DATA
PCH_CRT_CLK
PCH_CRT_DATA
VGA_DDC_DATA
VGA_DDC_CLK CRT_DDC_CLK
CRT_DDC_DATA
CRT_R
CRT_G
CRT_B
VGA_CRT_R
VGA_CRT_G
VGA_CRT_B
VGA_CRT_HSYNC
VGA_CRT_VSYNC
CRT_HSYNC
CRT_VSYNC
VGA_DDC_DATA
VGA_DDC_CLK
CRT_DDC_CLK
CRT_DDC_DATA
PCH_CRT_R
PCH_CRT_VSYNC
PCH_CRT_HSYNC
PCH_CRT_B
PCH_CRT_G
PCH_CRT_CLK
PCH_CRT_DATA
CRT_DET# 18
PCH_CRT_R16
PCH_CRT_G16
PCH_CRT_B16
PCH_CRT_HSYNC16
PCH_CRT_VSYNC16
PCH_CRT_CLK16
PCH_CRT_DATA16
VGA_CRT_R23
VGA_CRT_G23
VGA_CRT_B23
VGA_CRT_HSYNC23
VGA_CRT_VSYNC23
VGA_DDC_DATA23
VGA_DDC_CLK23
DGPU_SELECT# 16,17,29
DGPU_EDIDSEL_R# 29
+CRT_VCC
+5VS
+CRT_VCC
+CRT_VCC
+3VS
+CRT_VCC
+3VS
+CRT_VCC
+R_CRT_VCC
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
CRT Connector
B
30 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
CRT Connector
B
30 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
CRT Connector
B
30 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
W=40mils
CRT Connector W=40mils
Change to 15pf for Discrete
Change to 12pf for Discrete
Change to 0 ohm for Discrete
UMA only
PCH DDC PU 2.2K on Page 17
Discrete only
L
H
B1
B2
DIS
UMA
SWITCHABLE
2009/08/27
SM010005220 600ma 80ohm@100mhz DCR 0.25
SM010012010 300ma 120ohm@100mhz DCR 0.4
D17
BAV99_SOT-23
D17
BAV99_SOT-23
2
3
1
L48 FCM2012CF-800T06_2P
L48 FCM2012CF-800T06_2P
1 2
R446
150_0402_1%
R446
150_0402_1%
12
L41 FCM2012CF-800T06_2P
L41 FCM2012CF-800T06_2P
1 2
C280
0.1U_0402_16V4Z
SG@
C280
0.1U_0402_16V4Z
SG@
1
2
C603
10P_0402_50V8J
UMAO@
C603
10P_0402_50V8J
UMAO@
1
2
L38
FCM2012CF-800T06_2PUMAO@
L38
FCM2012CF-800T06_2PUMAO@
1 2
F1
1.1A_6V_SMD1812P110TF
F1
1.1A_6V_SMD1812P110TF
21
C567
10P_0402_50V8J
UMAO@
C567
10P_0402_50V8J
UMAO@
1
2
G
G
JCRT1
C-H_13-12201513CP
CONN@
G
G
JCRT1
C-H_13-12201513CP
CONN@
6
11
1
7
12
2
8
13
3
9
14
4
10
15
5
16
17
R67 10K_0402_5% R67 10K_0402_5% 12
C569
10P_0402_50V8J
UMAO@
C569
10P_0402_50V8J
UMAO@
1
2
R535 0_0402_5%DISO@R535 0_0402_5%DISO@ 12
C164
10P_0402_50V8J
C164
10P_0402_50V8J
1
2
C290
0.1U_0402_16V4Z
SG@
C290
0.1U_0402_16V4Z
SG@
1
2
R78
4.7K_0402_5%
R78
4.7K_0402_5%
12
D14
BAV99_SOT-23
D14
BAV99_SOT-23
2
3
1
R543 0_0402_5%UMAO@R543 0_0402_5%UMAO@12
R534 0_0402_5%UMAO@R534 0_0402_5%UMAO@12
R531 0_0402_5%DISO@R531 0_0402_5%DISO@ 12
C273
0.1U_0402_16V4Z
SG@
C273
0.1U_0402_16V4Z
SG@
1
2
C618
22P_0402_50V8J
UMAO@
C618
22P_0402_50V8J
UMAO@
1
2
C208
68P_0402_50V8J
C208
68P_0402_50V8J
1
2
R544 0_0402_5%UMAO@R544 0_0402_5%UMAO@12
R537 0_0402_5%DISO@R537 0_0402_5%DISO@ 12
R527 0_0402_5%DISO@R527 0_0402_5%DISO@ 12
C593
10P_0402_50V8J
UMAO@
C593
10P_0402_50V8J
UMAO@
1
2
C178
10P_0402_50V8J
C178
10P_0402_50V8J
1
2
L2 MBC1608121YZF_0603
L2 MBC1608121YZF_0603
1 2
R48
4.7K_0402_5%
R48
4.7K_0402_5%
12
G
D
S
Q2
2N7002E-T1-GE3_SOT23-3
G
D
S
Q2
2N7002E-T1-GE3_SOT23-3
2
13
C171
0.1U_0402_16V4Z
C171
0.1U_0402_16V4Z
1
2
R526 0_0402_5%DISO@R526 0_0402_5%DISO@ 12
R533 0_0402_5%DISO@R533 0_0402_5%DISO@ 12
C590
22P_0402_50V8J
UMAO@
C590
22P_0402_50V8J
UMAO@
1
2
G
D
S
Q3
2N7002E-T1-GE3_SOT23-3
G
D
S
Q3
2N7002E-T1-GE3_SOT23-3
2
13
L40
FCM2012CF-800T06_2PUMAO@
L40
FCM2012CF-800T06_2PUMAO@
1 2
R466
150_0402_1%
R466
150_0402_1%
12
C111 0.1U_0402_16V4Z
C111 0.1U_0402_16V4Z
1 2
U7
74AHCT1G125GW_SOT353-5
U7
74AHCT1G125GW_SOT353-5
A
2Y4
OE# 1
G
3P5
R529 0_0402_5%DISO@R529 0_0402_5%DISO@ 12
U5
74AHCT1G125GW_SOT353-5
U5
74AHCT1G125GW_SOT353-5
A
2Y4
OE# 1
G
3P5
C194 0.1U_0402_16V4Z
C194 0.1U_0402_16V4Z
1 2
C110
100P_0402_50V8J
C110
100P_0402_50V8J
1
2
C598
22P_0402_50V8J
UMAO@
C598
22P_0402_50V8J
UMAO@
1
2
R530 0_0402_5%UMAO@R530 0_0402_5%UMAO@12
D16
BAV99_SOT-23
D16
BAV99_SOT-23
2
3
1
L47
FCM2012CF-800T06_2P
UMAO@
L47
FCM2012CF-800T06_2P
UMAO@
1 2
C271
0.1U_0402_16V4Z
SG@
C271
0.1U_0402_16V4Z
SG@
1
2
C607
10P_0402_50V8J
UMAO@
C607
10P_0402_50V8J
UMAO@
1
2
L1 MBC1608121YZF_0603
L1 MBC1608121YZF_0603
1 2 R41
100K_0402_5%
@
R41
100K_0402_5%
@
1 2
R528 0_0402_5%UMAO@R528 0_0402_5%UMAO@12
R464
150_0402_1%
R464
150_0402_1%
12
C126
68P_0402_50V8J
C126
68P_0402_50V8J
1
2
R536 0_0402_5%UMAO@R536 0_0402_5%UMAO@12
C592
10P_0402_50V8J
UMAO@
C592
10P_0402_50V8J
UMAO@
1
2
L39 FCM2012CF-800T06_2P
L39 FCM2012CF-800T06_2P
1 2
D2
CH491DPT_SOT23-3
D2
CH491DPT_SOT23-3
2 1
R532 0_0402_5%UMAO@R532 0_0402_5%UMAO@12
U10
PI3V712-AZLEX_TQFN32_6X3~D
SG@
U10
PI3V712-AZLEX_TQFN32_6X3~D
SG@
A0 1
A1 2
GND 3
VDD
4
A2 5
A3 6
A4 7
4B2
17
4B1
18 3B1
20
3B2
19
0B2
26
0B1
27
1B1
25
1B2
24
GND 31
VDD
32
A5 9
SEL1 8
A6 10
GND 11
5B1
12
5B2
13
6B1
14
2B2
21
2B1
22
VDD
23
VDD
29
GND 28
SEL2 30
6B2
15
VDD
16
GPAD 33
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
HDMI_R_CK+HDMI_CLK+
HDMI_R_D0+HDMI_TX0+
HDMI_TX0- HDMI_R_D0-
HDMI_CLK- HDMI_R_CK-
HDMI_R_D1+HDMI_TX1+
HDMI_R_D2+HDMI_TX2+
HDMI_TX2- HDMI_R_D2-
HDMI_TX1- HDMI_R_D1-
OE#
HPD_SOURCE
HDMI_TX1-
HDMI_TX1+
HDMI_TX2+
HDMI_TX2-
HDMI_CLK-
HDMI_CLK+
HDMI_TX0-
HDMI_TX0+
HDMI_SDATA
HDMI_SCLK
+HDMI_5V
HDMI_HPD
HDMI_TX1-
HDMI_TX1+
HDMI_TX2-
HDMI_TX2+
HDMI_CLK+
HDMI_CLK-
HDMI_TX0-
HDMI_TX0+
REXT
CG_2
SDVO_SDATA
SDVO_SCLK
HPD_SOURCE
CG_1
CG_0
OE#
HDMI_HPD
HDMI_SDATA
HDMI_SCLK
EQ_S1
EQ_S0
HDMI_HPD
HDMI_R_CK-
HDMI_R_CK+
HDMI_R_D0+
HDMI_R_D0-
HDMI_R_D1+
HDMI_R_D1-
HDMI_R_D2-
HDMI_R_D2+
HDMI_HPD
HDMI_SCLK
HDMI_SDATA
PCH_TMDS_CK#
PCH_TMDS_CK
PCH_DPB_HPD16
VGA_HDMI_SDATA23
VGA_HDMI_SCLK23
VGA_HDMI_TXD2-23
VGA_HDMI_TXD2+23
VGA_HDMI_TXD1-23
VGA_HDMI_TXD1+23
VGA_HDMI_TXD0-23
VGA_HDMI_TXD0+23
VGA_HDMI_TXC-23
VGA_HDMI_TXC+23
SDVO_SCLK16
SDVO_SDATA16
PCH_TMDS_D1 16
PCH_TMDS_D2# 16
PCH_TMDS_D2 16
PCH_TMDS_D1# 16
PCH_TMDS_D0# 16
PCH_TMDS_D0 16
PCH_TMDS_CK 16
PCH_TMDS_CK# 16
DGPU_HPD_INT#18
VGA_HDMI_DET23
+3VS
+HDMI_5V_OUT
+5VS
+3VS
+3VS
+3VS
+3VSDGPU
+3VSDGPU
+3VS
+3VS
+3VS
+HDMI_5V_OUT
+3VS
+3VS
+HDMI_5V_OUT
+3VSDGPU
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
HDMI Level Shift & Conn
Custom
31 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
HDMI Level Shift & Conn
Custom
31 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
HDMI Level Shift & Conn
Custom
31 59Tuesday, December 29, 2009
2009/08/01 2010/08/01
Compal Electronics, Inc.
W=40mils
ASM1442 PN: SA00003GT00
Place closed to JHDMI1
DDC to HDMI CONN
1
1
0
1
0
420
0
0
SwingCG0 CG1
0
11 1
450
CG2
420
450
460
340
400
0
400
0
1
1
0
1
01
0
0
0 1
1
Pre-amp
0
0
0
0
0
0
2db
2db
0
0
-3db
-3db
-4db
0
0
0
Slew-rate
(default)
Connection to 3.4K
external resistor.
1
1
0
01
0
1
EqualizationEQ0 EQ1
3dB
6dB
9dB
12dB0
(default)
UMA
VGA
V V X
X
X
VVX
UMAHD@ VGAHD@ HDMI@ @Option
HDMI connector
Pull high at VGA side
SM070001310 400ma 90ohm@100mhz DCR 0.3
1109 RF request
SG V V XX
NO HDMI
SG@
X
X
V
X X X X X
ASMEIDA BUG
R223 2.2K_0402_5%UMAHD@R223 2.2K_0402_5%UMAHD@
1 2
G
D
S
Q44
2N7002E-T1-GE3_SOT23-3
SG@
G
D
S
Q44
2N7002E-T1-GE3_SOT23-3
SG@
2
1 3
R177 0_0402_5%HDMI@R177 0_0402_5%HDMI@
1 2
R608 499_0402_1%VGAHD@R608 499_0402_1%VGAHD@
1 2
R269 2.2K_0402_5%@R269 2.2K_0402_5%@
1 2
C381 0.1U_0402_16V7KVGAHD@C381 0.1U_0402_16V7KVGAHD@
12
R611 499_0402_1%VGAHD@R611 499_0402_1%VGAHD@
1 2
R715
10K_0402_5%
VGAHD@
R715
10K_0402_5%
VGAHD@
12
C410
0.1U_0402_16V4Z
HDMI@
C410
0.1U_0402_16V4Z
HDMI@
1
2
R618 0_0402_5%
@
R618 0_0402_5%
@
1 2
C378 0.1U_0402_16V7KVGAHD@C378 0.1U_0402_16V7KVGAHD@
12
R182 0_0402_5%HDMI@R182 0_0402_5%HDMI@
1 2
C804
12P_0402_50V8J
@
C804
12P_0402_50V8J
@
1
2
R253 2.2K_0402_5%@R253 2.2K_0402_5%@
1 2
R180 0_0402_5%HDMI@R180 0_0402_5%HDMI@
1 2
R590 0_0603_5%
HDMI@
R590 0_0603_5%
HDMI@
1 2
R252 2.2K_0402_5%UMAHD@R252 2.2K_0402_5%UMAHD@
1 2
E
B
C
Q52
MMBT3904_G_SOT23-3
VGAHD@
E
B
C
Q52
MMBT3904_G_SOT23-3
VGAHD@
2
3 1
R614 499_0402_1%VGAHD@R614 499_0402_1%VGAHD@
1 2
U45
ASM1442T_QFN48_7X7 UMAHD@
U45
ASM1442T_QFN48_7X7 UMAHD@
VCC3V
2
REXT
6
HPD#
7
SDA
8
SCL
9
CG_2
10
GND
12 GND
5GND
1
GND
18
GND
24
GND
27
GND
31
GND
36
GND
37
GND
43
VCC3V
11
VCC3V
15
VCC3V
21
VCC3V
26
VCC3V
33
VCC3V
40
VCC3V
46
CG_0
3
CG_1
4
OUT_D4+
13
OUT_D4-
14
OUT_D3+
16
OUT_D3-
17
OUT_D2+
19
IN_D4+ 48
IN_D4- 47
IN_D3+ 45
IN_D3- 44
IN_D2+ 42
IN_D2- 41
IN_D1- 38
OE# 25
SCL_SINK 28
SDA_SINK 29
HPD_SINK 30
DDC_EN 32
OUT_D2-
20
OUT_D1+
22
OUT_D1-
23 IN_D1+ 39
EQ_0 34
EQ_1 35
GND 49
R625 2.2K_0402_5%HDMI@R625 2.2K_0402_5%HDMI@
1 2
C379 0.1U_0402_16V7KVGAHD@C379 0.1U_0402_16V7KVGAHD@
12
R714
0_0402_5%
VGAHD@
R714
0_0402_5%
VGAHD@
1 2
R616
10K_0402_5%
UMAHD@
R616
10K_0402_5%
UMAHD@
12
R610 499_0402_1%VGAHD@R610 499_0402_1%VGAHD@
1 2
G
D
S
Q13 2N7002E-T1-GE3_SOT23-3
VGAHD@
G
D
S
Q13 2N7002E-T1-GE3_SOT23-3
VGAHD@
2
13
D23 CH751H-40PT_SOD323-2
HDMI@
D23 CH751H-40PT_SOD323-2
HDMI@
21
C707
0.1U_0402_16V4Z
HDMI@
C707
0.1U_0402_16V4Z
HDMI@
1
2
R607 499_0402_1%VGAHD@R607 499_0402_1%VGAHD@
1 2
JHDMI1
SUYIN_100042MR019S153ZL
CONN@
JHDMI1
SUYIN_100042MR019S153ZL
CONN@
D2+
1D2_shield
2D2-
3D1+
4D1_shield
5D1-
6D0+
7D0_shield
8D0-
9CK+
10 CK_shield
11 CK-
12 CEC
13 Reserved
14 SCL
15 SDA
16 DDC/CEC_GND
17 +5V
18 HP_DET
19
GND 20
GND 21
GND 22
GND 23
R666 2.2K_0402_5%@R666 2.2K_0402_5%@
1 2
R256
100K_0402_5%
UMAHD@
R256
100K_0402_5%
UMAHD@
12
C720
0.1U_0402_16V4Z
UMAHD@
C720
0.1U_0402_16V4Z
UMAHD@
1
2
D24 CH751H-40PT_SOD323-2
HDMI@
D24 CH751H-40PT_SOD323-2
HDMI@
21
R168 0_0402_5%HDMI@R168 0_0402_5%HDMI@
1 2
F2
1.1A_6V_SMD1812P110TF
HDMI@
F2
1.1A_6V_SMD1812P110TF
HDMI@
21
C382 0.1U_0402_16V7KVGAHD@C382 0.1U_0402_16V7KVGAHD@
12
R638 2.2K_0402_5%UMAHD@R638 2.2K_0402_5%UMAHD@
1 2
R627 2.2K_0402_5%HDMI@R627 2.2K_0402_5%HDMI@
1 2
C721
0.1U_0402_16V4Z
UMAHD@
C721
0.1U_0402_16V4Z
UMAHD@
1
2
R613 499_0402_1%VGAHD@R613 499_0402_1%VGAHD@
1 2
C380 0.1U_0402_16V7KVGAHD@C380 0.1U_0402_16V7KVGAHD@
12
R738 2.2K_0402_5%@R738 2.2K_0402_5%@
1 2
C730
0.1U_0402_16V4Z
UMAHD@
C730
0.1U_0402_16V4Z
UMAHD@
1
2
C725
0.1U_0402_16V4Z
UMAHD@
C725
0.1U_0402_16V4Z
UMAHD@
1
2
R235 3.3K_0402_5%UMAHD@R235 3.3K_0402_5%UMAHD@
1 2
C383 0.1U_0402_16V7KVGAHD@C383 0.1U_0402_16V7KVGAHD@
12
R629 2.2K_0402_5%UMAHD@R629 2.2K_0402_5%UMAHD@
1 2
R190 0_0402_5%HDMI@R190 0_0402_5%HDMI@
1 2
L26
WCM-2012-900T_0805
@
L26
WCM-2012-900T_0805
@
1
122
33
4
4
C803
12P_0402_50V8J
@
C803
12P_0402_50V8J
@
1
2
G
D
S
Q43
2N7002E-T1-GE3_SOT23-3
UMAHD@
G
D
S
Q43
2N7002E-T1-GE3_SOT23-3
UMAHD@
2
13
C384 0.1U_0402_16V7KVGAHD@C384 0.1U_0402_16V7KVGAHD@
12
R219 2.2K_0402_5%UMAHD@R219 2.2K_0402_5%UMAHD@
1 2
R635 2.2K_0402_5%@R635 2.2K_0402_5%@
1 2
R612 499_0402_1%VGAHD@R612 499_0402_1%VGAHD@
1 2
L25
WCM-2012-900T_0805
@
L25
WCM-2012-900T_0805
@
1
122
33
4
4
R634 150K_0402_5%
VGAHD@
R634 150K_0402_5%
VGAHD@
1 2
L24
WCM-2012-900T_0805
@
L24
WCM-2012-900T_0805
@
1
122
33
4
4
R211 2.2K_0402_5%@R211 2.2K_0402_5%@
1 2
R637 2.2K_0402_5%UMAHD@R637 2.2K_0402_5%UMAHD@
1 2
L23
WCM-2012-900T_0805
@
L23
WCM-2012-900T_0805
@
1
122
33
4
4
R234 10K_0402_5%
@
R234 10K_0402_5%
@
1 2
R609 499_0402_1%VGAHD@R609 499_0402_1%VGAHD@
1 2
R183 0_0402_5%HDMI@R183 0_0402_5%HDMI@
1 2
R174 0_0402_5%HDMI@R174 0_0402_5%HDMI@
1 2
R188 0_0402_5%HDMI@R188 0_0402_5%HDMI@
1 2
G
D
S
Q42
2N7002E-T1-GE3_SOT23-3
VGAHD@
G
D
S
Q42
2N7002E-T1-GE3_SOT23-3
VGAHD@
2
13
R230 0_0402_5%
UMAHD@
R230 0_0402_5%
UMAHD@
1 2
R737 2.2K_0402_5%@R737 2.2K_0402_5%@
1 2
R209 2.2K_0402_5%UMAHD@R209 2.2K_0402_5%UMAHD@
1 2
G
D
S
Q12 2N7002E-T1-GE3_SOT23-3
VGAHD@
G
D
S
Q12 2N7002E-T1-GE3_SOT23-3
VGAHD@
2
13
R228 10K_0402_5%@R228 10K_0402_5%@
1 2
C731
0.1U_0402_16V4Z
UMAHD@
C731
0.1U_0402_16V4Z
UMAHD@
1
2
C409
0.1U_0402_16V4Z
UMAHD@
C409
0.1U_0402_16V4Z
UMAHD@
1
2
C727
0.1U_0402_16V4Z
UMAHD@
C727
0.1U_0402_16V4Z
UMAHD@
1
2
C385 0.1U_0402_16V7KVGAHD@C385 0.1U_0402_16V7KVGAHD@
12
R273 2.2K_0402_5%UMAHD@R273 2.2K_0402_5%UMAHD@
1 2
D21
CH491DPT_SOT23-3
@
D21
CH491DPT_SOT23-3
@
2 1
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SATA_PTX_DRX_N0
SATA_PTX_DRX_P0
SATA_DTX_C_PRX_N0
SATA_DTX_C_PRX_P0
SATA_PTX_C_DRX_P0
SATA_PTX_C_DRX_N0
SATA_DTX_PRX_N0
SATA_DTX_PRX_P0
+5VS_HDD1
SATA_DTX_PRX_N1
SATA_DTX_PRX_P1
SATA_PTX_C_DRX_P1
SATA_PTX_C_DRX_N1
+5VS_ODD
SATA_DTX_C_PRX_P013
SATA_DTX_C_PRX_N013
SATA_PTX_DRX_N013
SATA_PTX_DRX_P013
SATA_DTX_C_PRX_P113
SATA_DTX_C_PRX_N113
SATA_PTX_DRX_P113
SATA_PTX_DRX_N113
+5VS
+3VS
+3VS
+5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
HDD & ODD Connector
Custom
32 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
HDD & ODD Connector
Custom
32 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
HDD & ODD Connector
Custom
32 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
SATA ODD Conn.
CL 4.0 mm
SATA HDD1 Conn.
100mils
Place caps. near ODD CONN.
80mils
C734
1U_0402_6.3V4Z
C734
1U_0402_6.3V4Z
1
2
C733
0.1U_0402_16V4Z
C733
0.1U_0402_16V4Z
1
2
C751 0.01U_0402_16V7K C751 0.01U_0402_16V7K
1 2
C680 0.01U_0402_16V7K C680 0.01U_0402_16V7K
1 2
JHDD1
SANTA_192301-1
CONN@
JHDD1
SANTA_192301-1
CONN@
GND
1
A+
2
A-
3
GND
4
B-
5
B+
6
GND
7
V33
8
V33
9
V33
10
GND
11
GND
12
GND
13
V5
14
V5
15
V5
16
GND
17
Reserved
18
GND
19
V12
20
V12
21
V12
22 GND 23
GND 24
C732
1000P_0402_50V7K
C732
1000P_0402_50V7K
1
2
C747 0.01U_0402_16V7K C747 0.01U_0402_16V7K 1 2
C654
1U_0402_6.3V4Z
C654
1U_0402_6.3V4Z
1
2
C678 0.01U_0402_16V7K C678 0.01U_0402_16V7K
1 2
C753 0.01U_0402_16V7K C753 0.01U_0402_16V7K
1 2
C642
10U_0805_10V4Z
C642
10U_0805_10V4Z
1
2
R516 1K_0402_1%@R516 1K_0402_1%@
1 2
C749 0.01U_0402_16V7K C749 0.01U_0402_16V7K 1 2
C643
1000P_0402_50V7K
C643
1000P_0402_50V7K
1
2
C685 0.01U_0402_16V7K C685 0.01U_0402_16V7K
1 2
C653
0.1U_0402_16V4Z
C653
0.1U_0402_16V4Z
1
2
C745
0.1U_0402_16V4Z
C745
0.1U_0402_16V4Z
1
2
C687 0.01U_0402_16V7K C687 0.01U_0402_16V7K
1 2
R105 0_0805_5% R105 0_0805_5%
1 2
JODD1
OCTEK_SLS-13SB1G_RV
CONN@
JODD1
OCTEK_SLS-13SB1G_RV
CONN@
GND
1
A+
2
A-
3
GND
4
B-
5
B+
6
GND
7
DP
8
+5V
9
+5V
10
MD
11
GND
12
GND
13 GND 14
GND 15
GND 17
GND 16
C735
10U_0805_10V4Z
C735
10U_0805_10V4Z
1
2
R669 0_0805_5% R669 0_0805_5%
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LAN_XTALI
LAN_XTALO_R
LAN_XTALO
+LAN_AVDDL
+LAN_GPHYPLLVDDL
+LAN_PCIEPLLVDD
LAN_MIDI1-
LAN_MIDI2-
+LAN_AVDDL
+LAN_PCIEPLLVDD
+LAN_GPHYPLLVDDL
PCIE_DTX_PRX_N1
PCIE_DTX_PRX_P1
LAN_RESET#
LAN_PME#
LAN_RDAC
+LAN_BIASVDDH
+LAN_XTALVDDH
+LAN_XTALVDDH
+LAN_BIASVDDH
+LAN_AVDDH
LAN_MIDI3+
LAN_MIDI0+
LAN_MIDI0-
LAN_MIDI1+
LAN_MIDI2+
LAN_MIDI3-
SPROM_CLK
SPROM_DOUT
+1.2V_LAN_OUT
SPROM_DOUT
SPROM_CLK
LAN_XTALO_R
LAN_XTALI
+LAN_AVDDH
PCIE_DTX_C_PRX_N114
PCIE_PTX_C_DRX_P114
PCIE_PTX_C_DRX_N114
PCH_PCIE_WAKE#15,35
LAN_MIDI1- 34
LAN_MIDI2- 34
EC_PME#37
PCIE_DTX_C_PRX_P114
PLT_RST#5,17,21,37
LAN_CLKREQ#14
LAN_MIDI3+ 34
LAN_MIDI3- 34
LAN_MIDI0+ 34
LAN_MIDI0- 34
LAN_MIDI1+ 34
LAN_MIDI2+ 34
LAN_ACTIVITY# 34
LAN_LINK# 34
CLK_PCIE_LAN#14
CLK_PCIE_LAN14
+3V_LAN
+3V_LAN
+1.2V_LAN
+1.2V_LAN
+1.2V_LAN
+3VALW
+3V_LAN
+1.2V_LAN
+3V_LAN
+3VS
+1.2V_LAN
+3V_LAN
+3V_LAN
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Broadcom BCM57780
Custom
33 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Broadcom BCM57780
Custom
33 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Broadcom BCM57780
Custom
33 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
20mil
20mil
20mil
20mil
60mil
20mil
20mil
On chip
AT24C02
SPROM_CLK
(EECLK)
SPROM_DOUT
(EEDATA)
1 1
01
40mil
SM010005500 500ma 600ohm@100mhz DCR 0.38
SM010005500 500ma 600ohm@100mhz DCR 0.38
091211 EMI add 1000P
L21
BLM18AG601SN1D_2P
L21
BLM18AG601SN1D_2P
1 2
C807
1000P_0402_50V7K
C807
1000P_0402_50V7K
1
2
C301
0.1U_0402_16V4Z
C301
0.1U_0402_16V4Z
1
2
C302
0.1U_0402_16V4Z
C302
0.1U_0402_16V4Z
1
2
C710
10U_0805_10V4Z
C710
10U_0805_10V4Z
1
2
R194
1K_0402_1%
@
R194
1K_0402_1%
@
1 2
R592 0_0402_5%@R592 0_0402_5%@
1 2
R597 0_0402_5% R597 0_0402_5%
1 2
C333
0.1U_0402_16V4Z
C333
0.1U_0402_16V4Z
1
2
BCM57780A0KMLG_QFN48_7X7
U39
BCM57780A0KMLG_QFN48_7X7
U39
AVDDL
39
SR_VDDP 10
TRD1_P 32
CLKREQ#
3
AVDDH 36
AVDDH 30
TRD1_N 31
AVDDL
33
TRD2_P 34
VDDC
6
TRD0_N 29
MODE 5
NC 7
TRD3_P 38
TRD3_N 37
VMAIN_PRSINT
40
LOW_PWR
1
AVDDL
27
RDAC
26
BIASVDDH 25
WAKE#
4
SR_VDD 9
SR_LX 11
XTALI
12
XTALO
13
XTALVDDH 14
VDDC
15
VDDC
41
TRD0_P 28
REST#
2
PCIE_TXD_N
16
EEDATA 43
SR_VFB 8
PCIE_PLLVDDL
18
PCIE_REFCLK_P
20
PCIE_RXD_P
22
GPHY_PLLVDDL
24
PCIE_REFCLK_N
19
PCIE_PLLVDDL
21
PCIE_RXD_N
23
PCIE_TXD_P
17
TRD2_N 35
VDDC
42
EECLK 44
SPD1000LED# 46
SPD100LED# 47
LINKLED# 48
TRAFFICLED# 45
PAD
49
R589 0_0402_5%
R589 0_0402_5%
1 2
C318
4.7U_0603_6.3V6K
C318
4.7U_0603_6.3V6K
1
2
C709
0.1U_0402_16V4Z
C709
0.1U_0402_16V4Z
1
2
C716
4.7U_0603_6.3V6K
C716
4.7U_0603_6.3V6K
1
2
U12
AT24C02_SO8
@U12
AT24C02_SO8
@
A0 1
A1 2
NC 3
GND 4
VCC
8
WP
7
SCL
6
SDA
5
R571
200_0402_1%
R571
200_0402_1%
12
C311
0.1U_0402_16V4Z
C311
0.1U_0402_16V4Z
1
2
C808
1000P_0402_50V7K
C808
1000P_0402_50V7K
1
2
C312
4.7U_0603_6.3V6K
C312
4.7U_0603_6.3V6K
1
2
C700
0.1U_0402_16V7K
C700
0.1U_0402_16V7K
1 2
C696
4.7U_0603_6.3V6K
C696
4.7U_0603_6.3V6K
1
2
C704
27P_0402_50V8J
C704
27P_0402_50V8J
1
2
C712
0.1U_0402_16V4Z
C712
0.1U_0402_16V4Z
1
2
R596 10K_0402_5%
R596 10K_0402_5%
1 2
L63
BLM18AG601SN1D_2P
L63
BLM18AG601SN1D_2P
1 2
L22
BLM18AG601SN1D_2P
L22
BLM18AG601SN1D_2P
1 2
C699
0.1U_0402_16V7K
C699
0.1U_0402_16V7K
1 2
L64
BLM18AG601SN1D_2P
L64
BLM18AG601SN1D_2P
1 2
C702
27P_0402_50V8J
C702
27P_0402_50V8J
1
2
Y3
25MHZ_20PF_7A25000012
Y3
25MHZ_20PF_7A25000012
1 2
L65
4.7UH_PG031B-4R7MS_1.1A_20%
L65
4.7UH_PG031B-4R7MS_1.1A_20%
1 2
R587 4.7K_0402_5%
R587 4.7K_0402_5%
1 2
R595
0_0402_5%
R595
0_0402_5%
12
R175 1K_0402_5%
R175 1K_0402_5%
1 2
C708
0.1U_0402_16V4Z
C708
0.1U_0402_16V4Z
1
2
R193
1K_0402_1%
R193
1K_0402_1%
1 2
C703
0.1U_0402_16V4Z
C703
0.1U_0402_16V4Z
1
2
C697
4.7U_0603_6.3V6K
C697
4.7U_0603_6.3V6K
1
2
R195
1K_0402_1%
@
R195
1K_0402_1%
@
1 2
C695
4.7U_0603_6.3V6K
C695
4.7U_0603_6.3V6K
1
2
C715
0.1U_0402_16V4Z
C715
0.1U_0402_16V4Z
1
2
C705
0.1U_0402_16V4Z
C705
0.1U_0402_16V4Z
1
2
R575
1.24K_0402_1%
R575
1.24K_0402_1%
1 2
C701
0.1U_0402_16V4Z
C701
0.1U_0402_16V4Z
1
2
R196
1K_0402_1%
R196
1K_0402_1%
1 2
L66
BLM18AG601SN1D_2P
L66
BLM18AG601SN1D_2P
1 2
C322 0.1U_0402_16V4Z
@
C322 0.1U_0402_16V4Z
@
1 2
R599
0_1206_5%
R599
0_1206_5%
1 2
R594
0_0402_5%
R594
0_0402_5%
12
L62
BLM18AG601SN1D_2P
L62
BLM18AG601SN1D_2P
1 2
C698
0.1U_0402_16V4Z
C698
0.1U_0402_16V4Z
1
2
C706
0.1U_0402_16V4Z
C706
0.1U_0402_16V4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
RJ45_MIDI2-
RJ45_MIDI2+
RJ45_MIDI1+
RJ45_MIDI0-
RJ45_MIDI1-
RJ45_MIDI0+
RJ45_GND LANGND
LAN_ACTIVITY#
LAN_LINK#
LAN_LINK#
LAN_ACTIVITY#
RJ45_MIDI3-
RJ45_MIDI3+
RJ45_MIDI2-
RJ45_MIDI2+
RJ45_MIDI1-
RJ45_MIDI1+
RJ45_MIDI0-
RJ45_MIDI0+
RJ45_GND
LAN_MIDI2-
LAN_MIDI2+
LAN_MIDI0-
LAN_MIDI1+
LAN_MIDI3+
LAN_MIDI3-
LAN_MIDI0+
LAN_MIDI1-
RJ45_MIDI3-
RJ45_MIDI3+
LAN_ACTIVITY#33
LAN_LINK#33
LAN_MIDI3-33
LAN_MIDI2-33
LAN_MIDI1-33
LAN_MIDI3+33
LAN_MIDI2+33
LAN_MIDI1+33
LAN_MIDI0-33
LAN_MIDI0+33
+3V_LAN
+3V_LAN
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
LAN Magnetic & RJ45
Custom
34 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
LAN Magnetic & RJ45
Custom
34 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
LAN Magnetic & RJ45
Custom
34 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
40mil
40mil
Place close to TCT pin
LAN Connector
BOTHHAND: S X'FORM_ GST5009-D LF LAN, SP050006B00
TIMAG:S X'FORM_ IH-160 LAN , SP050006F00
C659
4.7U_0603_6.3V6K
C659
4.7U_0603_6.3V6K
1
2
C656 68P_0402_50V8J
@
C656 68P_0402_50V8J
@
12
C671
0.1U_0402_16V4Z
C671
0.1U_0402_16V4Z
1
2
C660
0.1U_0402_16V4Z
C660
0.1U_0402_16V4Z
1
2
T16
350UH_IH-037-2
T16
350UH_IH-037-2
TCT1
1
TD1+
2
TD1-
3
TCT2
4
TD2+
5
TD2-
6
TCT3
7
TD3+
8
TD3-
9
TCT4
10
TD4+
11
TD4-
12
MCT1 24
MX1+ 23
MX1- 22
MCT2 21
MX2+ 20
MX2- 19
MCT3 18
MX3+ 17
MX3- 16
MCT4 15
MX4+ 14
MX4- 13
R518 1K_0402_5%R518 1K_0402_5%
12
C297
220P_0402_50V7K
C297
220P_0402_50V7K
1
2
C663
220P_0402_50V7K
C663
220P_0402_50V7K
1
2
JRJ45
SANTA_130451-K
CONN@
JRJ45
SANTA_130451-K
CONN@
Yellow LED-
12
Yellow LED+
11
PR4-
8
PR4+
7
PR2-
6
PR3-
5
PR3+
4
PR2+
3
PR1-
2
PR1+
1
Green LED-
10
Green LED+
9
SHLD2 13
SHLD1 14
R140 1K_0402_5%R140 1K_0402_5%
12
R541
75_0402_1%
R541
75_0402_1%
12
R522
75_0402_1%
R522
75_0402_1%
12
C686
0.1U_0402_16V4Z
C686
0.1U_0402_16V4Z
1
2
D22
PJDLC05C_SOT23-3
@
D22
PJDLC05C_SOT23-3
@
2
3
1
C292
68P_0402_50V8J
@C292
68P_0402_50V8J
@
12
C681
0.1U_0402_16V4Z
C681
0.1U_0402_16V4Z
1
2
R525
75_0402_1%
R525
75_0402_1%
12
C690
0.1U_0402_16V4Z
C690
0.1U_0402_16V4Z
1
2
C661
1000P_1206_2KV7K
C661
1000P_1206_2KV7K
1 2
R549
75_0402_1%
R549
75_0402_1%
12
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
WL_OFF#
PLT_RST_BUF#
MINI1_SMBCLK
MINI1_SMBDATA
E51RXD_P80CLK
E51TXD_P80DATA1_R
PCH_PCIE_W AKE#
WW AN_OFF#
PLT_RST_BUF# 17
WL_OFF# 37
USB20_N12 17
USB20_P12 17
MINI1_CLKREQ#14
E51RXD_P80CLK37
E51TXD_P80DATA37
PCIE_DTX_C_PRX_P214
PCIE_DTX_C_PRX_N214
PCIE_PTX_C_DRX_N214
PCIE_PTX_C_DRX_P214
PCH_PCIE_W AKE#15,33
CLK_PCIE_MINI1#14
CLK_PCIE_MINI114
PCH_SMBDATA 12,14,21
PCH_SMBCLK 12,14,21
MINI1_LED# 37
USB20_P13 17
USB20_N13 17
WW AN_OFF# 37
WW AN_LED# 37
USB20_P10 17
USB20_N10 17
+3VS_WLAN
+3VS
+1.5VS
+3VS_WLAN+3VS_WLAN +1.5VS
+3VS_WLAN
+3V
+3VS +3VS_WLAN
+3VS_WLAN
+3VS_WW AN
+3VS_WW AN
+3VS
+3VS_WW AN
+3VS_WW AN
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
MINI CARD (WLAN & TV-Tuner)
Custom
35 59Monday, January 04, 2010
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
MINI CARD (WLAN & TV-Tuner)
Custom
35 59Monday, January 04, 2010
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
MINI CARD (WLAN & TV-Tuner)
Custom
35 59Monday, January 04, 2010
2008/08/10 2010/08/01
Compal Electronics, Inc.
(WLAN_LED#)
Mini Card Power Rating
+3VS
+3V
+1.5VS
Primary Power (mA)
Peak Normal
1000
330
500
750
250
375
Auxiliary Power (mA)
Normal
250 (wake enable)
5 (Not wake enable)
Power
For Wireless LAN
4 mm High
For 3G / GPS
(9~16mA)
(WLAN_BT_DATA)
(WLAN_BT_CLK)
(WWAN_LED#)
60mil
To 3G Module Connect
(Port 9)
Peak: 2.75A
Normal: 1.1A
Close to WWAN CONN
1109 RF request
C434
0.1U_0402_16V4Z
C434
0.1U_0402_16V4Z
1
2
C441
0.1U_0402_16V4Z
C441
0.1U_0402_16V4Z
1
2
C801
47P_0402_50V8J
3G@
C801
47P_0402_50V8J
3G@
1
2
R280
0_0402_5%
R280
0_0402_5%
1 2
R323 0_0402_5%@R323 0_0402_5%@
1 2
R352 0_1206_5%
3G@
R352 0_1206_5%
3G@
1 2
C460
0.1U_0402_16V4Z
3G@
C460
0.1U_0402_16V4Z
3G@
1
2
JP4
ACES_87036-1001-CP
CONN@
JP4
ACES_87036-1001-CP
CONN@
99
10 10
11
22
33
44
55
66
77
88
GND 11
GND 12
R285
100K_0402_5%
R285
100K_0402_5%
12
R302 0_1206_5%
R302 0_1206_5%
12
R292
0_0402_5%
@R292
0_0402_5%
@
1 2
R291 0_0402_5% R291 0_0402_5%
1 2
C442
0.1U_0402_16V4Z
C442
0.1U_0402_16V4Z
1
2
C452
4.7U_0805_10V4Z
C452
4.7U_0805_10V4Z
1
2
C173
10U_0603_6.3V6M
3G@
C173
10U_0603_6.3V6M
3G@
1
2
R303 0_0603_5% R303 0_0603_5%
1 2
C440
4.7U_0805_10V4Z
C440
4.7U_0805_10V4Z
1
2
JMINI1
ACES_88910-5204
CONN@
JMINI1
ACES_88910-5204
CONN@
3
344
5
566
7
788
9
910 10
11
11 12 12
13
13 14 14
15
15 16 16
17
17 18 18
19
19 20 20
21
21 22 22
23
23 24 24
25
25 26 26
27
27 28 28
29
29 30 30
31
31 32 32
33
33 34 34
35
35 36 36
37
37 38 38
39
39 40 40
41
41 42 42
43
43 44 44
45
45 46 46
47
47 48 48
49
49 50 50
51
51 52 52
1
122
G1
53
G2
54
G3
55
G3
56
R299 0_0603_5%@R299 0_0603_5%@
1 2
+
C465
150U_B2_6.3VM_R35M
@
+
C465
150U_B2_6.3VM_R35M
@
1
2
C423
0.1U_0402_16V4Z
C423
0.1U_0402_16V4Z
1
2
R288 0_0402_5%
@
R288 0_0402_5%
@
1 2
R350
100K_0402_5%
R350
100K_0402_5%
1 2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
USB20_P2
USB20_N2
USB20_N0
USB20_P0
USB20_N1
USB20_N1_1
+USB_VCCA
USB20_P1_1
USB20_P1
USB20_P1_1
USB20_N1_1
SYSON#
BT_ON#
USB20_P9
USB20_N9
SYSON#
USB20_N11 17
USB20_P11 17
USB20_P2 17
USB20_N2 17
USB20_N0 17
USB20_P0 17
USB_OC#2 17
USB20_N117
USB20_P117
USB_OC#0 17
BT_ON#37
USB20_N9 17
USB20_P9 17
5IN1_LED# 38
SYSON#43
+BT_VCC
+USB_VCCB
+USB_VCCA
+3V
+USB_VCCA
+USB_VCCA
+USB_VCCB
+5VALW
+3V
+3VS
+BT_VCC
+3VALW
+3VS
+5VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
USB / BT / USBB
Custom
36 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
USB / BT / USBB
Custom
36 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
USB / BT / USBB
Custom
36 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
USB/B Conn.
(Port 0,2)
BT Wire Cable Note:
Pin 3, Pin 4 NC
BT Conn.
(Port 11)
W=100mils
USB Conn.
(Port 1)
(WLAN_BT_DATA)
(WLAN_BT_CLK)
Card Reader Conn.
W=100mils
W=40mils
2009/08/14 CHANGE cap
2009/08/24 CHANGE Conn to FFC Type
2009/08/25 Update Footprint(follow NAL00)
09/12/28 ADD USB common mode choke
S COM FI_ SUPERWORLD OCE2012120YZF
L68
OCE2012120YZF_0805
L68
OCE2012120YZF_0805
1
122
33
4
4
C796
4.7U_0805_10V4Z
BT@
C796
4.7U_0805_10V4Z
BT@
1
2
JBT1
ACES_87213-0800G
CONN@
JBT1
ACES_87213-0800G
CONN@
11
22
33
44
55
66
77
88
GND
9
GND
10
D
G
S
Q51
AO3413L_SOT23-3
BT@
D
G
S
Q51
AO3413L_SOT23-3
BT@
1
2
3
C408
0.1U_0402_16V4Z
C408
0.1U_0402_16V4Z
1
2
R713
300_0603_5%
BT@
R713
300_0603_5%
BT@
12
C445
4.7U_0805_10V4Z
C445
4.7U_0805_10V4Z
1 2
JUSB2
ACES_85201-1205N
CONN@
JUSB2
ACES_85201-1205N
CONN@
11
22
33
44
55
66
77
88
99
10 10
11 11
12 12
GND
13
GND
14
C736
4.7U_0805_10V4Z
C736
4.7U_0805_10V4Z
1
2
R667 0_0402_5%@R667 0_0402_5%@
1 2
D26
CM1293-04SO_SOT23-6
D26
CM1293-04SO_SOT23-6
CH3
6
Vp
5
CH4
4
CH2 3
Vn 2
CH1 1
R668 0_0402_5%
@
R668 0_0402_5%
@
1 2
+
C726
220U_6.3V_M_R17
+
C726
220U_6.3V_M_R17
12
U17
RT9715BGS_SO8
U17
RT9715BGS_SO8
FLG 5
VIN
3VOUT 6
GND
1
EN
4
VOUT 7
VIN
2VOUT 8
G
D
S
Q50
2N7002E-T1-GE3_SOT23-3
BT@
G
D
S
Q50
2N7002E-T1-GE3_SOT23-3
BT@
2
13
C795
0.1U_0402_16V4Z
BT@
C795
0.1U_0402_16V4Z
BT@
R250
100K_0402_5%
R250
100K_0402_5%
12
C728
470P_0402_50V7K
C728
470P_0402_50V7K
1
2
C744
0.1U_0402_16V4Z
C744
0.1U_0402_16V4Z
1
2
C790
1U_0603_10V4Z
BT@
C790
1U_0603_10V4Z
BT@
1
2
R251
10K_0402_5%
R251
10K_0402_5%
1 2
JCR1
ACES_85201-08051
CONN@
JCR1
ACES_85201-08051
CONN@
GND 9
GND 10
11
22
33
44
55
66
77
88
R681
100K_0402_5%
R681
100K_0402_5%
12
C789
0.1U_0402_16V4Z
BT@
C789
0.1U_0402_16V4Z
BT@
1
2
U46
RT9715BGS_SO8
U46
RT9715BGS_SO8
FLG 5
VIN
3VOUT 6
GND
1
EN
4
VOUT 7
VIN
2VOUT 8
R680
10K_0402_5%
R680
10K_0402_5%
1 2
C788
0.1U_0402_16V4Z
BT@
C788
0.1U_0402_16V4Z
BT@
1
2
C424
4.7U_0805_10V4Z
C424
4.7U_0805_10V4Z
1
2
R706
10K_0402_5%
BT@
R706
10K_0402_5%
BT@
1 2
JUSB1
SUYIN_020133GB004M51PZR
CONN@
JUSB1
SUYIN_020133GB004M51PZR
CONN@
VBUS
1
D-
2
D+
3
GND
4
GND
5
GND
6
GND
7
GND
8
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
E51RXD_P80CLK
E51TXD_P80DATA
KSO[0..17]
KSI[0..7]
KSI1
KSI6
KSI5
KSI7
KSO1
KSO0
KSO2
KSO4
KSO3
KSO5
KSO6
KSO7
KSO8
KSO12
KSO10
KSO13
KSO11
KSO9
KSO15
KSO14
KSI2
KSI0
KSI3
KSI4
EC_CRY2
EC_CRY1
LPC_AD0
LPC_AD1
SERIRQ
LPC_AD3
LPC_AD2
LPC_FRAME#
TP_DATA
TP_CLK
EC_SMB_CK1
EC_SMB_DA1
BEEP#
ENBKL
BKOFF#
EC_SMI#
FSTCHG
EC_SCI#
EC_LID_OUT#
ON/OFF
PM_SLP_S3#
ACIN
PM_SLP_S5#
EC_ON
IREF
DAC_BRIG
EN_DFAN1
EC_PW ROK
VR_ON
SYSON
BT_ON#
EC_SW I#
EC_GA20
EC_KBRST#
AD_BID0
ECAGND
BATT_OVP
BATT_TEMP
EC_RSMRST#
EC_RST#
FAN_SPEED1
BATT_GRN_LED#
BATT_AMB_LED#
E51RXD_P80CLK
E51TXD_P80DATA
+3VALW_EC
ECAGND
ECAGND
KSO16
+EC_VCCA
EC_SPICLK
KSO17
WL_OFF#
EC_SO_SPI_SI
EC_SI_SPI_SO
EC_SPICS#/FSEL#
ACOFF
ADP_I
3S/4S#
EAPDPW R_SUSP_LED
PW R_LED
SBPWR_EN
65W /90W #
E51RXD_P80CLK
E51TXD_P80DATA
BATT_TEMP
BATT_OVP
ACIN
PBTN_OUT#
SUSP#
CALIBRATE#
EC_SMB_DA1
EC_SMB_CK1
LID_SW#
LID_SW#
EC_PME#
KSO1
KSO2
EC_MUTE#
EC_SMB_DA2
PCH_TEMP_ALERT#
SUS_PWR_DN_ACKGFX_CORE_PWRGD
EC_SMB_CK2
EC_PME#
TP_DATA
TP_CLK
3S/4S#
65W /90W #
AD_BID0
EC_CRY1 EC_CRY2
EC_SMB_DA2
EC_SMB_CK2
ENBKLENBKL
WW AN_OFF#
INVT_PW M
EC_ACIN
GFX_CORE_PWRGD
EC_PROJECTID
EC_PROJECTID
E51TXD_P80DATA
LOCAL_DIM
COLOR_ENG_EN
LOCAL_DIM
COLOR_ENG_EN
MINI1_LED#
WLAN_LED#
WW AN_LED#
3G_LED#
KSI[0..7] 38
KSO[0..17] 38
LPC_FRAME#13
LPC_AD213
LPC_AD013
LPC_AD313
LPC_AD113
SERIRQ13
PLT_RST#5,17,21,33
TP_CLK 38
EC_SMB_DA145
EC_SMB_CK145
BEEP# 40
FSTCHG 47
EC_SMI#18
EC_SCI#18
ON/OFF39
PM_SLP_S3#15
PM_SLP_S5#15
DAC_BRIG 29
EN_DFAN1 42
IREF 47
BT_ON#36
EC_KBRST#18
EC_GA2018
BATT_OVP 47 BATT_TEMP 45
FAN_SPEED142
PM_SLP_S4# 15
PM_CLKRUN#15
E51RXD_P80CLK 35
E51TXD_P80DATA 35
EC_SPICLK 38
EC_SPICS#/FSEL# 38
EC_SO_SPI_SI 38
EC_SI_SPI_SO 38
ACOFF 47,48
ADP_I 47
3S/4S# 47
EAPD 40
EC_MUTE# 41
PW R_SUSP_LED38
SBPWR_EN 43
65W /90W # 47
TP_DATA 38
SUSP# 39,43,47,49
PBTN_OUT# 5,15,21
EC_LID_OUT# 14
EC_ON 39
EC_PW ROK 15,39
EC_SW I# 15
BKOFF# 29
EC_RSMRST# 15
WL_OFF# 35
BATT_GRN_LED# 38
BATT_AMB_LED# 38
PW R_LED 38
SYSON 43,50
VR_ON 39,54
ACIN 38,43,44
ENBKL 16,23
CALIBRATE# 47
CLK_PCI_LPC17
LID_SW# 38
EC_PME# 33
SUS_PWR_DN_ACK 15
ME_OVERRIDE 13
EC_SMB_DA214,23
EC_SMB_CK214,23
PCH_TEMP_ALERT# 18,21
WW AN_OFF# 35
INVT_PW M29
EC_ACIN15,23
GFX_CORE_PWRGD 53
SUSCLK15
COLOR_ENG_EN29
LOCAL_DIM29
MINI1_LED#35
WLAN_LED#38
WW AN_LED# 35
3G_LED# 38
+3VALW
+3VALW
+3VALW
+3VALW
+3VALW
+3VS
+5VS
+3VALW
+3VALW
+3VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
EC ENE KB926
B
37 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
EC ENE KB926
B
37 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
EC ENE KB926
B
37 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
For EC Tools
20mil
Place on RAM door
Place on MiniCard
Board ID definition,
Please see page 3.
Ra
Rb
20mil40mil
PCH_TEMP_ALERT# Pull high at Page 18 (PCH side)
EC_PROJECTID HIGH LOW (CAPS_LED#)
(NUM_LED#)
SM010015410 300ma 80ohm@100mhz DCR 0.3
SM010015410 300ma 80ohm@100mhz DCR 0.3
Project ID definition,
Please see page 3.
Ra
Rb
1109 RF request
R373 47K_0402_5%
R373 47K_0402_5%
1 2
R400
2.2K_0402_5%
R400
2.2K_0402_5%
12
R740 0_0402_5%
@
R740 0_0402_5%
@
1 2
JP5
ACES_85205-0400
@
JP5
ACES_85205-0400
@
11
22
33
44
R397
0_0402_5%
R397
0_0402_5%
12
C539
4.7U_0805_10V4Z
C539
4.7U_0805_10V4Z
1
2
C516
22P_0402_50V8J
C516
22P_0402_50V8J
12
C538
0.1U_0402_16V4Z
C538
0.1U_0402_16V4Z
1
2
C533
0.1U_0402_16V4Z
C533
0.1U_0402_16V4Z
1
2
LPC & MISC
Int. K/B
Matrix
SM Bus
GPIO
GPIO
AD Input
PWM Output
DA Output
PS2 Interface
SPI Device Interface
SPI Flash ROM
GPO
GPI
U32
KB926QFD3_LQFP128_14X14
LPC & MISC
Int. K/B
Matrix
SM Bus
GPIO
GPIO
AD Input
PWM Output
DA Output
PS2 Interface
SPI Device Interface
SPI Flash ROM
GPO
GPI
U32
KB926QFD3_LQFP128_14X14
GA20/GPIO00
1
KBRST#/GPIO01
2
SERIRQ#
3
LFRAME#
4
LAD3
5
PM_SLP_S3#/GPIO04
6
LAD2
7
LAD1
8
VCC 9
LAD0
10
GND
11
PCICLK
12
PCIRST#/GPIO05
13
PM_SLP_S5#/GPIO07
14
EC_SMI#/GPIO08
15
LID_SW#/GPIO0A
16
SUSP#/GPIO0B
17
PBTN_OUT#/GPIO0C
18
EC_PME#/GPIO0D
19
SCI#/GPIO0E
20
INVT_PWM/PWM1/GPIO0F 21
VCC 22
BEEP#/PWM2/GPIO10 23
GND
24
EC_THERM#/GPIO11
25
FANPWM1/GPIO12 26
ACOFF/FANPWM2/GPIO13 27
FAN_SPEED1/FANFB1/GPIO14
28
FANFB2/GPIO15
29
EC_TX/GPIO16
30
EC_RX/GPIO17
31
ON_OFF/GPIO18
32
VCC 33
PWR_LED#/GPIO19
34
GND
35
NUMLED#/GPIO1A
36
ECRST#
37
CLKRUN#/GPIO1D
38
KSO0/GPIO20
39
KSO1/GPIO21
40
KSO2/GPIO22
41
KSO3/GPIO23
42
KSO4/GPIO24
43
KSO5/GPIO25
44
KSO6/GPIO26
45
KSO7/GPIO27
46
KSO8/GPIO28
47
KSO9/GPIO29
48
KSO10/GPIO2A
49
KSO11/GPIO2B
50
KSO12/GPIO2C
51
KSO13/GPIO2D
52
KSO14/GPIO2E
53
KSO15/GPIO2F
54
KSI0/GPIO30
55
KSI1/GPIO31
56
KSI2/GPIO32
57
KSI3/GPIO33
58
KSI4/GPIO34
59
KSI5/GPIO35
60
KSI6/GPIO36
61
KSI7/GPIO37
62
BATT_TEMP/AD0/GPIO38 63
BATT_OVP/AD1/GPIO39 64
ADP_I/AD2/GPIO3A 65
AD3/GPIO3B 66
AVCC 67
DAC_BRIG/DA0/GPIO3C 68
AGND
69
EN_DFAN1/DA1/GPIO3D 70
IREF/DA2/GPIO3E 71
DA3/GPIO3F 72
CIR_RX/GPIO40 73
CIR_RLC_TX/GPIO41 74
AD4/GPIO42 75
SELIO2#/AD5/GPIO43 76
SCL1/GPIO44
77
SDA1/GPIO45
78
SCL2/GPIO46
79
SDA2/GPIO47
80
KSO16/GPIO48
81
KSO17/GPIO49
82
PSCLK1/GPIO4A 83
PSDAT1/GPIO4B 84
PSCLK2/GPIO4C 85
PSDAT2/GPIO4D 86
TP_CLK/PSCLK3/GPIO4E 87
TP_DATA/PSDAT3/GPIO4F 88
FSTCHG/SELIO#/GPIO50 89
BATT_CHGI_LED#/GPIO52 90
CAPS_LED#/GPIO53 91
BATT_LOW_LED#/GPIO54 92
SUSP_LED#/GPIO55 93
GND
94
SYSON/GPIO56 95
VCC 96
SDICS#/GPXOA00 97
SDICLK/GPXOA01 98
SDIDO/GPXOA02 99
EC_RSMRST#/GPXO03 100
EC_LID_OUT#/GPXO04 101
EC_ON/GPXO05 102
EC_SWI#/GPXO06 103
ICH_PWROK/GPXO06 104
BKOFF#/GPXO08 105
WL_OFF#/GPXO09 106
GPXO10 107
GPXO11 108
SDIDI/GPXID0 109
PM_SLP_S4#/GPXID1 110
VCC 111
ENBKL/GPXID2 112
GND
113
GPXID3 114
GPXID4 115
GPXID5 116
GPXID6 117
GPXID7 118
SPIDI/RD# 119
SPIDO/WR# 120
VR_ON/XCLK32K/GPIO57 121
XCLK1
122
XCLK0
123 V18R 124
VCC 125
SPICLK/GPIO58 126
AC_IN/GPIO59 127
SPICS# 128
C537
15P_0402_50V8J
C537
15P_0402_50V8J
1
2
R402
10K_0402_5%
R402
10K_0402_5%
1 2
C496
0.1U_0402_16V4Z
C496
0.1U_0402_16V4Z
1
2
R394
100K_0402_5%
@
R394
100K_0402_5%
@
12
R385
0_0805_5%
R385
0_0805_5%
1 2
R508100K_0402_5%
R508100K_0402_5%
12
C534 100P_0402_50V8J C534 100P_0402_50V8J
12
R392 2.2K_0402_5% R392 2.2K_0402_5%
1 2
C489 100P_0402_50V8J
C489 100P_0402_50V8J
12
R423 100K_0402_5%
R423 100K_0402_5%
12
C524
1000P_0402_50V7K
C524
1000P_0402_50V7K
1
2
C519
0.1U_0402_16V4Z
C519
0.1U_0402_16V4Z
1
2
C505
0.1U_0402_16V4Z
C505
0.1U_0402_16V4Z
1
2
C487 0.1U_0402_16V4Z
C487 0.1U_0402_16V4Z
12
C490 100P_0402_50V8J
C490 100P_0402_50V8J
12
R425 100K_0402_5%
R425 100K_0402_5%
1 2
C536
15P_0402_50V8J
C536
15P_0402_50V8J
1
2
R382
18K_0402_5%
R382
18K_0402_5%
12
R395 2.2K_0402_5% R395 2.2K_0402_5%
1 2
L32
FBMA-L11-160808-800LMT_0603
L32
FBMA-L11-160808-800LMT_0603
1 2
R374 47K_0402_5%
R374 47K_0402_5%
1 2
C491 0.01U_0402_16V7K
C491 0.01U_0402_16V7K
12
R732100K_0402_5%
R732100K_0402_5%
12
R398
2.2K_0402_5%
R398
2.2K_0402_5%
12
R408 4.7K_0402_5%
R408 4.7K_0402_5%
12
R424 100K_0402_5%
R424 100K_0402_5%
12
JP6
ACES_85205-0400
@
JP6
ACES_85205-0400
@
11
22
33
44
C511
0.1U_0402_16V4Z
@
C511
0.1U_0402_16V4Z
@
1
2
R422 100K_0402_5% R422 100K_0402_5%
1 2
R426 10K_0402_5%
@
R426 10K_0402_5%
@
1 2
R375 47K_0402_5% R375 47K_0402_5%
12
R404 4.7K_0402_5%
R404 4.7K_0402_5%
12
C488
1000P_0402_50V7K
C488
1000P_0402_50V7K
1
2
R403 47_0402_5%
R403 47_0402_5%
12
R733100K_0402_5%
R733100K_0402_5%
12
L33
FBMA-L11-160808-800LMT_0603
L33
FBMA-L11-160808-800LMT_0603
12
C512
0.1U_0402_16V4Z
C512
0.1U_0402_16V4Z
1
2
R389
100K_0402_5%
R389
100K_0402_5%
1 2
X1
32.768KHZ_12.5PF_Q13MC14610002
X1
32.768KHZ_12.5PF_Q13MC14610002
OSC 4
OSC 1
NC
3
NC
2
KSI3
KSO8
KSI2
KSO9
KSO14
KSO15
KSO13
KSO12
KSI0
KSO10
KSI1
KSO11
KSI6
KSI7
KSI5
KSO0
KSO5
KSO7
KSO4
KSO6
KSO3
KSI4
KSO2
KSO1
KSO[0..17]
KSI[0..7]
SPI_WP#
SPI_HOLD#
EC_SPICS#/FSEL# +SPI_VCC
SPI_WP#
EC_SO_SPI_SI_R
+SPI_VCC
EC_SI_SPI_SO_R
EC_SPICLK_R
SPI_HOLD#
EC_SPICS#/FSEL#
KSO16
KSO17
PWR_LED# PWR_SUSP_LED#
KSI1
KSI6
KSI5
KSI7
KSO1
KSO0
KSO2
KSO4
KSO3
KSO5
KSO6
KSO7
KSO8
KSO12
KSO10
KSO13
KSO11
KSO9
KSO15
KSO14
KSI2
KSI0
KSI3
KSI4
KSO16
KSO17
RIGHT_BTN#LEFT_BTN#
LEFT_BTN#
RIGHT_BTN#
EC_SO_SPI_SI_R
EC_SI_SPI_SO_R
EC_SPICLK_R
LID_SW#
PWR_SUSP_LED#
PWR_LED#
BATT_GRN_LED#
BATT_AMB_LED#
TP_DATA
TP_CLK
RIGHT_BTN#
LEFT_BTN#
PWR_LED#
ON/OFFBTN#
MEDIA_LED#
WLAN_LED#
3G_LED#
ACIN_LED#
LID_SW#
3G_LED#
WLAN_LED#
MEDIA_LED#
PWR_LED#
ON/OFFBTN#
ACIN_LED#
ACIN_LED#
MEDIA_LED#
KSO[0..17] 37
KSI[0..7] 37
EC_SPICS#/FSEL#37
EC_SPICLK 37
EC_SO_SPI_SI 37
EC_SI_SPI_SO 37
PWR_LED37 PWR_SUSP_LED37
LID_SW# 37
TP_DATA 37
TP_CLK 37
BATT_AMB_LED# 37
BATT_GRN_LED# 37
ON/OFFBTN# 39
WLAN_LED# 37
3G_LED# 37
ACIN37,43,44
5IN1_LED# 36
PCH_SATALED# 13
+3VALW
+3VALW
+5VS
+5VS
+3VALW
+3VALW
+3VS
+3VALW
+3VS
+3VALW
+3VS
+3VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
BIOS, I/O Port & K/B Connector
B
38 59Thursday, January 07, 2010
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
BIOS, I/O Port & K/B Connector
B
38 59Thursday, January 07, 2010
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
BIOS, I/O Port & K/B Connector
B
38 59Thursday, January 07, 2010
2008/08/10 2010/08/01
Compal Electronics, Inc.
INT_KBD Conn.
Reserved for BIOS simulator.
Footprint SO8
LED/B LEFT
150mils
220mils
(Left)
(Right)
To TP/B Conn.
LED/B RIGHT
20mil
Blue Amber
Power/SUS Battery 3G/WLAN
Blue Amber Blue Amber
BlueTooth
ON SUS ChargeFull WLAN3G
NEW70/80/90
LED Status ACIN
R341 2.2K_0402_5%
7080@
R341 2.2K_0402_5%
7080@
1 2
A
LED2
HT-191UD5_AMBER
A
LED2
HT-191UD5_AMBER
2 1
C38 100P_0402_50V8J
C38 100P_0402_50V8J
1 2
G
D
S
Q53
2N7002E-T1-GE3_SOT23-3
@
G
D
S
Q53
2N7002E-T1-GE3_SOT23-3
@
2
13
Q26B
DMN66D0LDW-7_SOT363-6
Q26B
DMN66D0LDW-7_SOT363-6
34
5
D18
PJDLC05C_SOT23-3
D18
PJDLC05C_SOT23-3
2
3
1
R391 0_0603_5%
R391 0_0603_5%
1 2
JLED1
ACES_85201-1005N
CONN@
JLED1
ACES_85201-1005N
CONN@
11
22
33
44
55
66
77
88
99
10 10
GND 11
GND 12
C26 100P_0402_50V8J
C26 100P_0402_50V8J
1 2
R340
100K_0402_5%
R340
100K_0402_5%
1 2
C24 100P_0402_50V8J
C24 100P_0402_50V8J
1 2
C35 100P_0402_50V8J
C35 100P_0402_50V8J
1 2
C30 100P_0402_50V8J
C30 100P_0402_50V8J
1 2
C29 100P_0402_50V8J
C29 100P_0402_50V8J
1 2
C31 100P_0402_50V8J
C31 100P_0402_50V8J
1 2
B
LED3
HT-191NB5_BLUE
B
LED3
HT-191NB5_BLUE
2 1
R342 3.9K_0402_5%
7080@
R342 3.9K_0402_5%
7080@
1 2
C41 100P_0402_50V8J
C41 100P_0402_50V8J
1 2
C21 100P_0402_50V8J
C21 100P_0402_50V8J
1 2
R387 0_0402_5%
R387 0_0402_5%
1 2
C506 0.1U_0402_16V4Z
C506 0.1U_0402_16V4Z
1 2
JTP1
ACES_85201-0605N
CONN@
JTP1
ACES_85201-0605N
CONN@
11
22
33
44
55
66
GND
7
GND
8
C32 100P_0402_50V8J
C32 100P_0402_50V8J
1 2
R407 0_0402_5%
R407 0_0402_5%
1 2
SW3
SMT1-05-A_4P
SW3
SMT1-05-A_4P
3
2
1
4
5
6
JKB1
ACES_88747-2601
CONN@
JKB1
ACES_88747-2601
CONN@
KSI7
1KSI6
2KSI5
3KSI4
4KSI3
5KSI2
6KSI1
7KSI0
8KSO17
9KSO16
10 KSO15
11 KSO14
12 KSO13
13 KSO12
14 KSO11
15 KSO10
16 KSO9
17 KSO8
18 KSO7
19 KSO6
20 KSO5
21 KSO4
22 KSO3
23 KSO2
24 KSO1
25 KSO0
26
G1 27
G2 28
C23 100P_0402_50V8J
C23 100P_0402_50V8J
1 2
C497
33P_0402_50V8K
@
C497
33P_0402_50V8K
@
C37 100P_0402_50V8J
C37 100P_0402_50V8J
1 2
C25 100P_0402_50V8J
C25 100P_0402_50V8J
1 2
JLED2
ACES_85201-1005N
CONN@
JLED2
ACES_85201-1005N
CONN@
11
22
33
44
55
66
77
88
99
10 10
GND 11
GND 12
C43 100P_0402_50V8J
C43 100P_0402_50V8J
1 2
R3860_0402_5%
@
R3860_0402_5%
@
1 2
C44 100P_0402_50V8J
C44 100P_0402_50V8J
1 2
Q54A
DMN66D0LDW-7_SOT363-6
Q54A
DMN66D0LDW-7_SOT363-6
6 1
2
R406 4.7K_0402_5%
R406 4.7K_0402_5%
1 2
C22 100P_0402_50V8J
C22 100P_0402_50V8J
1 2
R388 0_0402_5%
R388 0_0402_5%
1 2
C19 100P_0402_50V8J
C19 100P_0402_50V8J
1 2
C34 100P_0402_50V8J
C34 100P_0402_50V8J
1 2
Q54B DMN66D0LDW-7_SOT363-6
Q54B DMN66D0LDW-7_SOT363-6
3 4
5
R343 2.2K_0402_5%
7080@
R343 2.2K_0402_5%
7080@
1 2
D19
PJDLC05C_SOT23-3
D19
PJDLC05C_SOT23-3
2
3
1
R272
100K_0402_5%
@
R272
100K_0402_5%
@
1 2
Q26A
DMN66D0LDW-7_SOT363-6
Q26A
DMN66D0LDW-7_SOT363-6
61
2
R344 3.9K_0402_5%
7080@
R344 3.9K_0402_5%
7080@
1 2
R335
100K_0402_5%
R335
100K_0402_5%
1 2
C28 100P_0402_50V8J
C28 100P_0402_50V8J
1 2
C683
100P_0402_50V8J
@
C683
100P_0402_50V8J
@
1
2
C36 100P_0402_50V8J
C36 100P_0402_50V8J
1 2
C42 100P_0402_50V8J
C42 100P_0402_50V8J
1 2
C684
0.1U_0402_16V4Z
C684
0.1U_0402_16V4Z
1
2
SW2
SMT1-05-A_4P
SW2
SMT1-05-A_4P
3
2
1
4
5
6
R390 4.7K_0402_5%
R390 4.7K_0402_5%
1 2
B
LED4
HT-191NB5_BLUE
B
LED4
HT-191NB5_BLUE
2 1
C39 100P_0402_50V8J
C39 100P_0402_50V8J
1 2
A
LED1
HT-191UD5_AMBER
A
LED1
HT-191UD5_AMBER
2 1
C682
100P_0402_50V8J
@
C682
100P_0402_50V8J
@
1
2
C20 100P_0402_50V8J
C20 100P_0402_50V8J
1 2
U30
MX25L8005M2C-15G_SOP8
@U30
MX25L8005M2C-15G_SOP8
@
CE#
1
SO 2
WP#
3
VSS
4SI 5
SCK 6
HOLD#
7
VDD 8
C27 100P_0402_50V8J
C27 100P_0402_50V8J
1 2
U31
MX25L1005AMC-12G_SOP8
U31
MX25L1005AMC-12G_SOP8
CE#
1
SO 2
WP#
3
VSS
4SI 5
SCK 6
HOLD#
7
VDD 8
C40 100P_0402_50V8J
C40 100P_0402_50V8J
1 2
C33 100P_0402_50V8J
C33 100P_0402_50V8J
1 2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
SYS_PWROK_1
EC_ON
51ON#
SUSP
SUSP#
ON/OFFBTN#
DGPU_PWR_EN
SUSP#
EC_ON37
51ON# 44
EC_PWROK 15,37VR_ON37,54
SUSP43,49
SUSP#37,43,47,49
VGA_ON 23,43,51,52
ON/OFFBTN#38
VS_ON 52
DGPU_PWR_EN14,18,21,43
DGPU_PWR_EN#43
ON/OFF 37
+3VS
+3VALW+3VALW
+3VS
+3VALW +3VALW
+3VALW +3VALW
+3VS
+3VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Power OK
B
39 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Power OK
B
39 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Power OK
B
39 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Power ON Circuit
Power Button
Bottom Side
ON/OFF switch
For South Bridge
For VTT
TOP Side
Test Only
U21B
SN74LVC14APWLE_TSSOP14
U21B
SN74LVC14APWLE_TSSOP14
O4
I
3
P14
G
7
R318
10K_0402_1%
DIS@
R318
10K_0402_1%
DIS@
1 2
U21E
SN74LVC14APWLE_TSSOP14
U21E
SN74LVC14APWLE_TSSOP14
O10
I
11
P14
G
7
R316 0_0402_5%
@
R316 0_0402_5%
@
1 2
G
D
S
Q25
2N7002E-T1-GE3_SOT23-3
G
D
S
Q25
2N7002E-T1-GE3_SOT23-3
2
13
U21A
SN74LVC14APWLE_TSSOP14
U21A
SN74LVC14APWLE_TSSOP14
O2
I
1
P14
G
7
SW1
SMT1-05-A_4P
@
SW1
SMT1-05-A_4P
@
3
2
1
4
5
6
R331
180K_0402_5%
R331
180K_0402_5%
12
R333
10K_0402_1%
@
R333
10K_0402_1%
@
12
R317 0_0402_5%
DIS@
R317 0_0402_5%
DIS@
1 2
C448
0.1U_0402_16V4Z
C448
0.1U_0402_16V4Z
1 2
SW4
SMT1-05-A_4P
@
SW4
SMT1-05-A_4P
@
3
2
1
4
5
6
G
D
S
Q23
2N7002E-T1-GE3_SOT23-3
DIS@
G
D
S
Q23
2N7002E-T1-GE3_SOT23-3
DIS@
2
13
R413
10K_0402_5%
R413
10K_0402_5%
1 2
C456
0.1U_0402_16V7K
C456
0.1U_0402_16V7K
1
2
D7
CH751H-40PT_SOD323-2
@
D7
CH751H-40PT_SOD323-2
@
21
C447
1U_0603_10V6K
DIS@
C447
1U_0603_10V6K
DIS@
1
2
D12
CHN202UPT_SC70-3
D12
CHN202UPT_SC70-3
1
2
3
R332 0_0402_5%
@
R332 0_0402_5%
@
1 2
U21D
SN74LVC14APWLE_TSSOP14
U21D
SN74LVC14APWLE_TSSOP14
O8
I
9
P14
G
7
U21C
SN74LVC14APWLE_TSSOP14
U21C
SN74LVC14APWLE_TSSOP14
O6
I
5
P14
G
7
U21F
SN74LVC14APWLE_TSSOP14
U21F
SN74LVC14APWLE_TSSOP14
O12
I
13
P14
G
7
R320 0_0402_5%
R320 0_0402_5%
1 2
R409
100K_0402_5%
R409
100K_0402_5%
1 2
C455
1U_0603_10V6K
@
C455
1U_0603_10V6K
@1
2
R334
249K_0402_1%
R334
249K_0402_1%
1 2
R321 0_0402_5%
@
R321 0_0402_5%
@
1 2
G
D
S
Q32
2N7002E-T1-GE3_SOT23-3
G
D
S
Q32
2N7002E-T1-GE3_SOT23-3
2
13
R319
31.6K_0402_1%
@
R319
31.6K_0402_1%
@
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MONO_IN
INT_MIC_RINT_MIC_L
CODEC_VREF
AMP_RIGHT
AMP_LEFT
MIC2_C_R
MIC2_C_L
INT_MICINT_MIC_R
SENSE_B
HP_RIGHT
HP_LEFT
MONO_IN
MIC1_C_L
HDA_SDIN0_AUDIOMIC1_C_RMIC1_R
MIC1_L
SENSE_A
+3VS_DVDD
BEEP#37
PCH_SPKR13
HDA_SYNC_AUDIO13
HDA_SDOUT_AUDIO13
HDA_RST_AUDIO#13
HDA_BITCLK_AUDIO 13
HDA_SDIN0 13
HP_PLUG#41
MIC_PLUG#41
MIC1_L41
MIC1_R41
AMP_RIGHT 41
AMP_LEFT 41
HP_RIGHT 41
EAPD37
HP_LEFT 41
+5VAMP
+3VS
MIC2_VREFO
+VDDA
+5VAMP
+5VS
+AVDD_HDA
MIC1_VREFO
+VDDA +3VS
MIC2_VREFO
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
HD Audio Codec ALC272X
Custom
40 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
HD Audio Codec ALC272X
Custom
40 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
HD Audio Codec ALC272X
Custom
40 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
GND GNDA
GND GNDA
15mil
For EMI
Int. MIC
15mil
4.75V
(output = 300 mA)
60mil 40mil
External MIC
Internal MIC REF
272@
External MIC REF
272@
272@amp
Place next pin27
Place near Codec
For EMI
DGND
10mil
40mil
HD Audio Codec
10mil
AGND
10mil
Place near Codec
SM010015410 300ma 80ohm@100mhz DCR 0.3
SM010004010 300ma 70ohm@100mhz DCR 0.3
SM010014520 3000ma 220ohm@100mhz DCR 0.04
SM010032020 600ma 120ohm@100mhz DCR 0.25
L70
FBMA-L11-160808-800LMT_0603
L70
FBMA-L11-160808-800LMT_0603
1 2
R672 0_0402_5%
R672 0_0402_5%
1 2
R283 0_0805_5%
R283 0_0805_5%
1 2
R695 20K_0402_1% R695 20K_0402_1% 12
C438
0.1U_0402_16V4Z
C438
0.1U_0402_16V4Z
1
2
R698
10K_0402_5%
R698
10K_0402_5%
12
D32
CH751H-40PT_SOD323-2
D32
CH751H-40PT_SOD323-2
2 1
R685 5.11K_0402_1% R685 5.11K_0402_1% 12
C777
4.7U_0603_6.3V6K
C777
4.7U_0603_6.3V6K
1 2
C786
220P_0402_50V7K
C786
220P_0402_50V7K
1
2
D10
PJDLC05C_SOT23-3
@
D10
PJDLC05C_SOT23-3
@
2
3
1
C754
2.2U_0402_6.3VM
C754
2.2U_0402_6.3VM
1 2
R701
560_0402_5%
R701
560_0402_5%
1 2
C739
0.1U_0402_16V4Z
C739
0.1U_0402_16V4Z
1
2
L28
FBMA-L11-201209-221LMA30T_0805
L28
FBMA-L11-201209-221LMA30T_0805
1 2
R707 0_0805_5%
R707 0_0805_5%
1 2
C778
4.7U_0603_6.3V6K
C778
4.7U_0603_6.3V6K
1 2
L71
MBK1608121YZF_0603
L71
MBK1608121YZF_0603
1 2
C776
4.7U_0603_6.3V6K
C776
4.7U_0603_6.3V6K
1 2
R702
1K_0402_1%
R702
1K_0402_1%
12
C785
1U_0402_6.3V4Z
C785
1U_0402_6.3V4Z
1 2
D31
CH751H-40PT_SOD323-2
D31
CH751H-40PT_SOD323-2
2 1
R699
560_0402_5%
R699
560_0402_5%
1 2
C
B
E
Q49
2SC2411K_SOT23-3
C
B
E
Q49
2SC2411K_SOT23-3
1
2
3
U19
G9191-475T1U_SOT23-5
@
U19
G9191-475T1U_SOT23-5
@
IN
1
GND
2
SHDN
3
OUT 5
BYP 4
C775
4.7U_0603_6.3V6K
C775
4.7U_0603_6.3V6K
1 2
C772
0.1U_0402_16V4Z
C772
0.1U_0402_16V4Z
1
2
C765 10U_0805_10V4Z C765 10U_0805_10V4Z 1 2
C752
22P_0402_50V8J
C752
22P_0402_50V8J
1 2
R704
10K_0402_5%
R704
10K_0402_5%
12
L27
FBMA-L11-201209-221LMA30T_0805
@
L27
FBMA-L11-201209-221LMA30T_0805
@
1 2
JP1
ACES_88266-02001
CONN@
JP1
ACES_88266-02001
CONN@
11
22
G2 4
G1 3
C764 0.1U_0402_16V4Z C764 0.1U_0402_16V4Z 1 2
C444
0.1U_0402_16V4Z
C444
0.1U_0402_16V4Z
1
2
R673 20K_0402_1% R673 20K_0402_1% 1 2
C758
2.2U_0402_6.3VM
C758
2.2U_0402_6.3VM
1
2
R696
10K_0402_5%
R696
10K_0402_5%
12
R298 0_0805_5%
R298 0_0805_5%
1 2 R339 0_0805_5%
R339 0_0805_5%
1 2
C738
10U_0805_10V4Z
C738
10U_0805_10V4Z
1
2
R308 0_0805_5%
R308 0_0805_5%
1 2
C439
0.01U_0402_16V7K
@
C439
0.01U_0402_16V7K
@
1 2
C783 1U_0402_6.3V4Z
C783 1U_0402_6.3V4Z
1 2
C748
0.1U_0402_16V4Z
C748
0.1U_0402_16V4Z
1
2
C746
10U_0805_10V4Z
C746
10U_0805_10V4Z
1
2
L29 FBMA-L11-160808-700LMT_2P
L29 FBMA-L11-160808-700LMT_2P
1 2
R687 33_0402_5%
R687 33_0402_5%
1 2
C780
1U_0402_6.3V4Z
C780
1U_0402_6.3V4Z
1 2
R703
2.2K_0402_5%
R703
2.2K_0402_5%
12
R670 0_0805_5%
R670 0_0805_5%
1 2
U48
ALC272X-GR_LQFP48_7X7
U48
ALC272X-GR_LQFP48_7X7
LINE2_L
14
LINE2_R
15
MIC2_R
17
MIC2_L
16
LINE1_L
23
LINE1_R
24
LINE1_VREFO
18
LINE2_VREFO
20
MIC2_VREFO
19
MIC1_L
21
MIC1_R
22
SENSE A
13
PCBEEP_IN
12
LOUT1_L 35
LOUT_R 36
MONO_OUT 37
RESET#
11
SYNC
10
BITCLK 6
SDATA_OUT
5
SDATA_IN 8
GPIO0/DMIC_DATA1/2
2
GPIO1/DMIC_DATA3/4
3
CBP 29
CBN 30
MIC1_VREFO 28
VREF 27
DVDD 1
DVDD_IO 9
AVDD1 25
AVDD2 38
HPOUT_R 32
DMIC_CLK1/2 46
EAPD
47
SPDIFO1
48
DVSS1
4
DVSS2
7
CPVEE 31
HPOUT_L 33
SENSE B
34
NC 43
DMIC_CLK3/4 44
SPDIFO2 45
JDREF 40
AVSS1 26
AVSS2 42
LOUT2_L 39
LOUT2_R 41
C760
0.1U_0402_16V4Z
C760
0.1U_0402_16V4Z
1
2
R329 0_0805_5%
R329 0_0805_5%
1 2
R694 2.4K_0402_1% R694 2.4K_0402_1%
1 2
R686 0_0402_5%
R686 0_0402_5%
1 2
C773
1U_0402_6.3V4Z
C773
1U_0402_6.3V4Z
1 2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
HPOUT_L_2
HPOUT_R_2
MIC1_L_1
MIC1_R_1
SPKL-
SPKL+
SPK_L-
SPK_L+
MIC1_L_R
MIC_PLUG#
HPOUT_R_1
HPOUT_L_1
MIC_PLUG#
MIC1_R_R
HP_PLUG#
HP_PLUG#
SPK_R+
SPK_R-
SPKR+
SPKR-
GAIN0
SPKR+
SPKR-
SPKL-
AMP_C_RIGHT
GAIN1
SPKL+
AMP_C_LEFT
EC_MUTE#
MIC1_L40
MIC1_R40
MIC_PLUG#40
HP_PLUG#40
AMP_LEFT40
EC_MUTE#37
AMP_RIGHT40
HP_LEFT40
HP_RIGHT40
+5VAMP
+5VAMP
MIC1_VREFO
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Amplifier & Audio Jack
Custom
41 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Amplifier & Audio Jack
Custom
41 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Amplifier & Audio Jack
Custom
41 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Headphone Out
MIC JACK
Int. Speaker Conn.
Headphone Out
(Use NAL00 PCB Footprint)
20mil
Left Side
Right Side
Keep 10 mil width
10 dB
90k
70k
45k
25k
1
1 1
0
10dB
6dB
15.6dB
21.6dB
GAIN0
0
1
GAIN1
0
0
AV(inv) Ri
SM010004010 300ma 70ohm@100mhz DCR 0.3
SM010004010 300ma 70ohm@100mhz DCR 0.3
D11
PJDLC05C_SOT23-3
D11
PJDLC05C_SOT23-3
2
3
1
C794
0.47U_0603_10V7K
C794
0.47U_0603_10V7K
1
2
C791 0.47U_0603_10V7K
C791 0.47U_0603_10V7K
1 2
L73
FBMA-L11-160808-700LMT_2P
L73
FBMA-L11-160808-700LMT_2P
1 2
D28
PJDLC05C_SOT23-3
D28
PJDLC05C_SOT23-3
2
3
1
JSPK2
ACES_88266-02001
CONN@
JSPK2
ACES_88266-02001
CONN@
1
1
2
2
G2
4G1
3
C759
220P_0402_50V7K
C759
220P_0402_50V7K
1
2
C779 0.47U_0603_10V7K
C779 0.47U_0603_10V7K
1 2
JHP1
SINGA_2SJ-0960-C01
CONN@
JHP1
SINGA_2SJ-0960-C01
CONN@
1
2
3
4
5
6
R709
100K_0402_5%
@R709
100K_0402_5%
@
12
JMIC1
SINGA_2SJ-A960-C01
CONN@
JMIC1
SINGA_2SJ-A960-C01
CONN@
1
2
3
4
5
6
R347 0_0603_5% R347 0_0603_5% 1 2
R711
100K_0402_5%
@R711
100K_0402_5%
@
12
R689
1K_0603_1%
R689
1K_0603_1%
1 2
L77 FBMA-L11-160808-700LMT_2P L77 FBMA-L11-160808-700LMT_2P
1 2
R348 0_0603_5% R348 0_0603_5% 1 2
C793 0.47U_0603_10V7K
C793 0.47U_0603_10V7K
1 2
R359 0_0603_5% R359 0_0603_5% 1 2
R710
100K_0402_5%
R710
100K_0402_5%
12
U50
TPA6017A2PWPR_TSSOP20
U50
TPA6017A2PWPR_TSSOP20
GND4
1GND3
11 GND2
13 GND1
20
VDD 16
PVDD1 15
RIN-
17
BYPASS 10
NC 12
LOUT- 8
LOUT+ 4
ROUT- 14
ROUT+ 18
RIN+
7
LIN-
5
LIN+
9
GAIN0 2
GAIN1 3
PVDD2 6
SHUTDOWN
19
GND5
21
R688
4.7K_0402_5%
R688
4.7K_0402_5%
12
D29
CH751H-40PT_SOD323-2
D29
CH751H-40PT_SOD323-2
21
R674
1K_0603_1%
R674
1K_0603_1%
1 2
R708
100K_0402_5%
R708
100K_0402_5%
12
R697 0_0603_5%
R697 0_0603_5%
1 2
D27
CH751H-40PT_SOD323-2
D27
CH751H-40PT_SOD323-2
21
C787
330P_0402_50V7K
C787
330P_0402_50V7K
1
2
C743
220P_0402_50V7K
C743
220P_0402_50V7K
1
2
C457
0.1U_0402_16V4Z
C457
0.1U_0402_16V4Z
1
2
L78 FBMA-L11-160808-700LMT_2P L78 FBMA-L11-160808-700LMT_2P
1 2
R712 0_0603_5%
R712 0_0603_5%
1 2
R676
4.7K_0402_5%
R676
4.7K_0402_5%
12
R700 56.2_0603_1%R700 56.2_0603_1%
1 2
D9
PJDLC05C_SOT23-3
D9
PJDLC05C_SOT23-3
2
3
1
D30
PJDLC05C_SOT23-3
D30
PJDLC05C_SOT23-3
2
3
1
JSPK1
ACES_88266-02001
CONN@
JSPK1
ACES_88266-02001
CONN@
1
1
2
2
G2
4G1
3
C792 0.47U_0603_10V7K
C792 0.47U_0603_10V7K
1 2
R705 56.2_0603_1%R705 56.2_0603_1%
1 2
L72
FBMA-L11-160808-700LMT_2P
L72
FBMA-L11-160808-700LMT_2P
1 2
C784
330P_0402_50V7K
C784
330P_0402_50V7K
1
2
C453
10U_0805_10V4Z
C453
10U_0805_10V4Z
1
2
R354 0_0603_5% R354 0_0603_5% 1 2
+VCC_FAN1
+VCC_FAN1
FAN_SPEED137
EN_DFAN137
+5VS
+3VS
+5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
FAN & Screw Hole
B
42 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
FAN & Screw Hole
B
42 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
FAN & Screw Hole
B
42 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
FAN1 Conn
40mil
GNDA
H17
H_3P0
@
H17
H_3P0
@
1
H9
H_4P2
@
H9
H_4P2
@
1
H4
H_4P0
@
H4
H_4P0
@
1
H18
H_3P4
@
H18
H_3P4
@
1
C562
1000P_0402_50V7K
C562
1000P_0402_50V7K
1
2
D15
BAS16_SOT23-3
@
D15
BAS16_SOT23-3
@
1 2
H21
H_3P0
@
H21
H_3P0
@
1
H2
H_3P0
@
H2
H_3P0
@
1
H5
H_3P0
@
H5
H_3P0
@
1
H19
H_3P0X3P5N
@
H19
H_3P0X3P5N
@
1
FD1
@
FIDUCIAL_C40M80
FD1
@
FIDUCIAL_C40M80
1
H10
H_3P0
@
H10
H_3P0
@
1
FD4
@
FIDUCIAL_C40M80
FD4
@
FIDUCIAL_C40M80
1
JFAN1
ACES_85205-03001
CONN@
JFAN1
ACES_85205-03001
CONN@
1
2
3
FD2
@
FIDUCIAL_C40M80
FD2
@
FIDUCIAL_C40M80
1
H3
H_3P0
@
H3
H_3P0
@
1
C568
10U_0805_10V4Z
C568
10U_0805_10V4Z
1 2
FD3
@
FIDUCIAL_C40M80
FD3
@
FIDUCIAL_C40M80
1
H7
H_3P0N
@
H7
H_3P0N
@
1
H22
H_3P0
@
H22
H_3P0
@
1
C542 10U_0805_10V4Z
C542 10U_0805_10V4Z
1 2
R461 300_0402_5%
R461 300_0402_5%
12
H6
H_3P0
@
H6
H_3P0
@
1
H20
H_3P0
@
H20
H_3P0
@
1
H13
H_4P2
@
H13
H_4P2
@
1
C563
1000P_0402_50V7K
C563
1000P_0402_50V7K
1 2
D13
1SS355_SOD323-2
@
D13
1SS355_SOD323-2
@
12
H1
H_3P0
@
H1
H_3P0
@
1
C570
0.1U_0402_16V4Z
C570
0.1U_0402_16V4Z
1
2
U35
APL5607KI-TRG_SO8
U35
APL5607KI-TRG_SO8
EN
1
VIN
2
VOUT
3
VSET
4
GND 8
GND 7
GND 6
GND 5
H8
H_4P2
@
H8
H_4P2
@
1
H15
H_3P0
@
H15
H_3P0
@
1
H11
H_3P0
@
H11
H_3P0
@
1
H16
H_3P0
@
H16
H_3P0
@
1
H14
H_4P2
@
H14
H_4P2
@
1
R445
10K_0402_5%
R445
10K_0402_5%
12
H12
H_4P0
@
H12
H_4P0
@
1
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
SUSP
SUSP
3VS_GATE
SUSP
5VS_GATE
SUSP
SYSON#
SBPWR_EN#
3V_GATE
SBPWR_EN#
SBPWR_EN#
SUSP
SUSP
SYSON#SUSP SUSP
ACIN
1.5VS_GATE
SUSP
SUSP
ACIN
1.5VSDGPU_GATE VGA_ON#
VGA_ON#
VGA_ON#
ACIN
1.8VSDGPU_GATE VGA_ON#
VGA_ON#
SYSON
DGPU_PWR_EN#
SUSP39,49
SYSON37,50
SUSP#37,39,47,49
SBPWR_EN37
SBPWR_EN#20
SYSON#36
ACIN37,38,44
VGA_ON#23,51,52
VGA_ON23,39,51,52
DGPU_PWR_EN14,18,21,39
DGPU_PWR_EN#39
+5VALW
+5VALW
+5VALW
+3VS
+VSB
+5VS
+1.8VS
+3VALW
+VSB
+3V
+5VALW
+1.5V
+VSB
+1.5VS
+1.5V+0.75VS
+VSB
+1.5V
+VSB
+1.5VSDGPU
+1.05VS_VTT
+5VALW
+1.8VS
+VSB
+1.8VSDGPU
+5VALW
+3VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
DC Interface
B
43 59Thursday, January 07, 2010
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
DC Interface
B
43 59Thursday, January 07, 2010
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
DC Interface
B
43 59Thursday, January 07, 2010
2008/08/10 2010/08/01
Compal Electronics, Inc.
+5VALW TO +5VS +3VALW TO +3V(PCH AUX Power)
+1.5V to +1.5VS
Short J5 for PCH VCCSUS3.3
+1.5V to +1.5VSDGPU for GPU
2009/08/14
CP_S3PowerReduction
WhitePaper_Rev0.9
0.75VS speed up discharge
2009/08/17 add VGA_ON#
20mil
20mil
20mil
20mil
20mil
10mil
10mil
10mil
10mil
10mil
40mil
+1.8VS to +1.8VSDGPU for GPU
20mil 10mil
+3VALW TO +3VS
1211 EMI ADD 0.1U close PJ5
G
D
S
Q38
2N7002E-T1-GE3_SOT23-3
@
G
D
S
Q38
2N7002E-T1-GE3_SOT23-3
@
2
13
C664
1U_0603_10V4Z
DIS@
C664
1U_0603_10V4Z
DIS@
1
2
R593
470_0603_5%
DIS@
R593
470_0603_5%
DIS@
1 2
U40
AO4430L_SO8
DIS@
U40
AO4430L_SO8
DIS@
6
2
4
1
3
5
7
8
R185
510K_0402_5%
@R185
510K_0402_5%
@
12
C763
10U_0805_10V4Z
C763
10U_0805_10V4Z
1
2
R326
100K_0402_5%
DIS@
R326
100K_0402_5%
DIS@
1 2
C756
0.1U_0603_25V7K
C756
0.1U_0603_25V7K
1
2
R505
510K_0402_5%
DIS@
R505
510K_0402_5%
DIS@
12
C421
0.1U_0603_25V7K
@
C421
0.1U_0603_25V7K
@
1
2
C328
10U_0805_10V4Z
C328
10U_0805_10V4Z
1
2
C407
10U_0805_10V4Z
C407
10U_0805_10V4Z
1
2
Q27A
DMN66D0LDW-7_SOT363-6
Q27A
DMN66D0LDW-7_SOT363-6
61
2
C346
0.1U_0603_25V7K
C346
0.1U_0603_25V7K
1
2
R472
510K_0402_5%
@
R472
510K_0402_5%
@
12
G
D
S
Q1
2N7002E-T1-GE3_SOT23-3
@
G
D
S
Q1
2N7002E-T1-GE3_SOT23-3
@
2
13
R692
470_0603_5%
R692
470_0603_5%
1 2
C389
10U_0805_10V4Z
C389
10U_0805_10V4Z
1
2
R427
470_0603_5%
R427
470_0603_5%
1 2
G
D
S
Q15
2N7002E-T1-GE3_SOT23-3
DIS@
G
D
S
Q15
2N7002E-T1-GE3_SOT23-3
DIS@
2
13
Q22B
DMN66D0LDW-7_SOT363-6
Q22B
DMN66D0LDW-7_SOT363-6
34
5
R226
470_0603_5%
@
R226
470_0603_5%
@
1 2
C717
10U_0805_10V4Z
DIS@
C717
10U_0805_10V4Z
DIS@
1
2
C338
1U_0603_10V4Z
C338
1U_0603_10V4Z
1
2
G
D
S
Q24
2N7002E-T1-GE3_SOT23-3
DIS@
G
D
S
Q24
2N7002E-T1-GE3_SOT23-3
DIS@
2
13
R30
100K_0402_5%
@
R30
100K_0402_5%
@
12
C767
1U_0603_10V4Z
C767
1U_0603_10V4Z
1
2
C714
10U_0805_10V4Z
DIS@
C714
10U_0805_10V4Z
DIS@
1
2
C451
10U_0805_10V4Z
C451
10U_0805_10V4Z
1
2
R684
200K_0402_5%
R684
200K_0402_5%
12
Q22A
DMN66D0LDW-7_SOT363-6
Q22A
DMN66D0LDW-7_SOT363-6
61
2
C393
10U_0805_10V4Z
C393
10U_0805_10V4Z
1
2
U20
SI4800BDY-T1-GE3_SO8
U20
SI4800BDY-T1-GE3_SO8
36
5
7
8
2
4
1
U37
SI4800BDY-T1-GE3_SO8
DIS@U37
SI4800BDY-T1-GE3_SO8
DIS@
36
5
7
8
2
4
1
U13
SI4800BDY-T1-GE3_SO8
U13
SI4800BDY-T1-GE3_SO8
36
5
7
8
2
4
1
C449
10U_0805_10V4Z
C449
10U_0805_10V4Z
1
2
C713
1U_0603_10V4Z
DIS@
C713
1U_0603_10V4Z
DIS@
1
2
Q16A
DMN66D0LDW-7_SOT363-6
@
Q16A
DMN66D0LDW-7_SOT363-6
@
61
2
R502
470_0603_5%
DIS@
R502
470_0603_5%
DIS@
1 2
G
D
S
Q11
2N7002E-T1-GE3_SOT23-3
G
D
S
Q11
2N7002E-T1-GE3_SOT23-3
2
13
R338
10K_0402_5%
R338
10K_0402_5%
12
R181
470_0603_5%
R181
470_0603_5%
1 2
C766
10U_0805_10V4Z
C766
10U_0805_10V4Z
1
2
C711
0.1U_0603_25V7K
DIS@
C711
0.1U_0603_25V7K
DIS@
1
2
R345
100K_0402_5%
R345
100K_0402_5%
12
G
D
S
Q37
2N7002E-T1-GE3_SOT23-3
@
G
D
S
Q37
2N7002E-T1-GE3_SOT23-3
@
2
13
G
D
S
Q33
2N7002E-T1-GE3_SOT23-3
G
D
S
Q33
2N7002E-T1-GE3_SOT23-3
2
13
R232
100K_0402_5%
DIS@
R232
100K_0402_5%
DIS@
1 2
R325
100K_0402_5%
DIS@
R325
100K_0402_5%
DIS@
12
Q9A
DMN66D0LDW-7_SOT363-6
Q9A
DMN66D0LDW-7_SOT363-6
61
2
R586
510K_0402_5%
DIS@
R586
510K_0402_5%
DIS@
12
Q16B
DMN66D0LDW-7_SOT363-6
@
Q16B
DMN66D0LDW-7_SOT363-6
@
34
5
R200
22_0603_5%
R200
22_0603_5%
12
R569
470_0603_5%
@
R569
470_0603_5%
@
1 2
C809
0.1U_0402_16V4Z
C809
0.1U_0402_16V4Z
1
2
R184
510K_0402_5%
R184
510K_0402_5%
12
Q47B
DMN66D0LDW-7_SOT363-6
Q47B
DMN66D0LDW-7_SOT363-6
34
5
C761
10U_0805_10V4Z
C761
10U_0805_10V4Z
1
2
U49
SI4800BDY-T1-GE3_SO8
U49
SI4800BDY-T1-GE3_SO8
36
5
7
8
2
4
1
Q40A
DMN66D0LDW-7_SOT363-6
DIS@
Q40A
DMN66D0LDW-7_SOT363-6
DIS@
61
2
+
C624
330U_2.5V_M_R15
DIS@
+
C624
330U_2.5V_M_R15
DIS@
12
R584
510K_0402_5%
@
R584
510K_0402_5%
@
12
Q35A
DMN66D0LDW-7_SOT363-6
DIS@
Q35A
DMN66D0LDW-7_SOT363-6
DIS@
61
2
C450
0.1U_0603_25V7K
C450
0.1U_0603_25V7K
1
2
R31
100K_0402_5%
@
R31
100K_0402_5%
@
1 2
C810
0.1U_0402_16V4Z
C810
0.1U_0402_16V4Z
1
2
R524
470_0603_5%
R524
470_0603_5%
1 2
C374
10U_0805_10V4Z
C374
10U_0805_10V4Z
1
2
R255
200K_0402_5%
@R255
200K_0402_5%
@12
R231
22K_0402_5%
DIS@
R231
22K_0402_5%
DIS@
12
Q9B
DMN66D0LDW-7_SOT363-6
Q9B
DMN66D0LDW-7_SOT363-6
34
5
R322
200K_0402_5%
R322
200K_0402_5%
12
Q35B
DMN66D0LDW-7_SOT363-6
DIS@
Q35B
DMN66D0LDW-7_SOT363-6
DIS@
34
5
Q40B
DMN66D0LDW-7_SOT363-6
DIS@
Q40B
DMN66D0LDW-7_SOT363-6
DIS@
34
5
Q47A
DMN66D0LDW-7_SOT363-6
Q47A
DMN66D0LDW-7_SOT363-6
61
2
C650
0.1U_0603_25V7K
DIS@
C650
0.1U_0603_25V7K
DIS@
1
2
R337
100K_0402_5%
R337
100K_0402_5%
1 2
G
D
S
Q34
2N7002E-T1-GE3_SOT23-3
@
G
D
S
Q34
2N7002E-T1-GE3_SOT23-3
@
2
13
Q27B
DMN66D0LDW-7_SOT363-6
Q27B
DMN66D0LDW-7_SOT363-6
34
5
J5
JUMP_43X79
@J5
JUMP_43X79
@
1
122
C648
10U_0805_10V4Z
DIS@
C648
10U_0805_10V4Z
DIS@
1
2
C454
10U_0805_10V4Z
C454
10U_0805_10V4Z
1
2
G
D
S
Q36
2N7002E-T1-GE3_SOT23-3
G
D
S
Q36
2N7002E-T1-GE3_SOT23-3
2
13
C670
10U_0805_10V4Z
DIS@
C670
10U_0805_10V4Z
DIS@
1
2
G
D
S
Q10
2N7002E-T1-GE3_SOT23-3
@
G
D
S
Q10
2N7002E-T1-GE3_SOT23-3
@
2
13
R346
100K_0402_5%
R346
100K_0402_5%
1 2
C392
1U_0603_10V4Z
C392
1U_0603_10V4Z
1
2
C446
1U_0603_10V4Z
C446
1U_0603_10V4Z
1
2
U14
SI4800BDY-T1-GE3_SO8
@U14
SI4800BDY-T1-GE3_SO8
@
36
5
7
8
2
4
1
R315
470_0603_5%
R315
470_0603_5%
1 2
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
DC_IN_S1
N1
N2
CHGRTCP
DC_IN_S2
+RTCBATT
51ON#39
ACIN37,38,43
PACIN47,48
+3VALWP +3VALW
+5VALWP
+VSBP +VSB
+0.75VS+0.75VSP
+1.5V+1.5VP
+1.8VSP +1.8VS
+5VALW
VIN
VS
BATT+
RTCVREF
+CHGRTC
VS
VIN
VIN
RTCVREF
VIN
+RTCBATT
+1.05VS_VTTP +1.05VS_VTT
+VGA_CORE
+VGA_COREP
+VGFX_CORE
+VGFX_COREP
+1.0VSPDGPU +1.0VSDGPU
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
DCIN & DETECTOR
Custom
44 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
DCIN & DETECTOR
Custom
44 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
DCIN & DETECTOR
Custom
44 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
3.3V
Min. Typ Max.
H-->L 16.976V 17.525V 17.728V
L-->H 17.430V 17.901V 18.384V
Vin Dectector
- +
NEW70 M/B LA-5891P Schematic
PR305
68_1206_5%
PR305
68_1206_5%
12
PR311
560_0603_5%
PR311
560_0603_5%
1 2
PJ15
JUMP_43X118
PJ15
JUMP_43X118
11
2
2
PJ6
JUMP_43X118
PJ6
JUMP_43X118
11
2
2
PR309
200_0603_5%
PR309
200_0603_5%
12
PC208
100P_0402_50V8J
PC208
100P_0402_50V8J
12
PJ9
JUMP_43X118
PJ9
JUMP_43X118
11
2
2
PL24
SMB3025500YA_2P
PL24
SMB3025500YA_2P
1 2
PR303
10K_0402_1%
PR303
10K_0402_1%
1 2
PC210
0.1U_0603_25V7K
PC210
0.1U_0603_25V7K
12
PC211
1000P_0402_50V7K
PC211
1000P_0402_50V7K
12
PJ23
JUMP_43X118
PJ23
JUMP_43X118
11
2
2
PR307
100K_0402_1%
PR307
100K_0402_1%
12
PQ42
TP0610K-T1-E3_SOT23-3
PQ42
TP0610K-T1-E3_SOT23-3
2
13
PJ17
JUMP_43X39
PJ17
JUMP_43X39
11
2
2
PU18A
LM393DG_SO8
PU18A
LM393DG_SO8
+3
-2
O
1
P8
G
4
PJ2
JUMP_43X118
PJ2
JUMP_43X118
11
2
2
PC214
10U_0805_10V4Z
PC214
10U_0805_10V4Z
12
PJ11
JUMP_43X39
PJ11
JUMP_43X39
11
2
2
PC213
0.1U_0603_25V7K
PC213
0.1U_0603_25V7K
12
PC209
1000P_0402_50V7K
PC209
1000P_0402_50V7K
12
PJ7
JUMP_43X118
PJ7
JUMP_43X118
11
2
2
PR295
1M_0402_1%
PR295
1M_0402_1%
1 2
PC206
1000P_0402_50V7K
PC206
1000P_0402_50V7K
12
PJ4
JUMP_43X118
PJ4
JUMP_43X118
11
2
2
PR304
68_1206_5%
PR304
68_1206_5%
12
PR297
84.5K_0402_1%
PR297
84.5K_0402_1%
12
PR296
10K_0402_5%
PR296
10K_0402_5%
12
PR301
20K_0402_1%
PR301
20K_0402_1%
12
PR298
22K_0402_5%
PR298
22K_0402_5%
1 2
PR306
200_0603_5%
PR306
200_0603_5%
1 2
PR310
560_0603_5%
PR310
560_0603_5%
1 2
PR308
22K_0402_1%
PR308
22K_0402_1%
1 2
PJ5
JUMP_43X118
PJ5
JUMP_43X118
11
2
2
PR299
10K_0402_5%
PR299
10K_0402_5%
1 2
PC207
100P_0402_50V8J
PC207
100P_0402_50V8J
12
PJ14
JUMP_43X118
PJ14
JUMP_43X118
11
2
2
PR302
10K_0402_1%
PR302
10K_0402_1%
12
PC215
1U_0805_25V4Z
PC215
1U_0805_25V4Z
12
PC212
0.22U_0603_25V7K
PC212
0.22U_0603_25V7K
12
PU14
G920AT24U_SOT89-3
PU14
G920AT24U_SOT89-3
IN 2
GND
1
OUT
3
PJ10
JUMP_43X118
PJ10
JUMP_43X118
11
2
2
PD3
LL4148_LL34-2
PD3
LL4148_LL34-2
12
PJ16
JUMP_43X118
PJ16
JUMP_43X118
11
2
2
PD2
LL4148_LL34-2
PD2
LL4148_LL34-2
1 2
PJ8
JUMP_43X118
PJ8
JUMP_43X118
11
2
2
PJP1
ACES_50305-00441-001
PJP1
ACES_50305-00441-001
1
3
4
GND
GND
2
PBJ1
ML1220T13RE
<BOM Structure>
PBJ1
ML1220T13RE
<BOM Structure>
12
PD1
GLZ4.3B_LL34-2
PD1
GLZ4.3B_LL34-2
12
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
TH
EC_SMCA
EC_SMDA
PI
BATT_S1
BATT_TEMP 37
EC_SMB_CK1 37
EC_SMB_DA1 37
MAINPW ON 18,46,48
SPOK46
+3VALW P
VL
VL
B+ +VSBP
VL
BATT+
VMB
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
BATTERY CONN / OTP
Custom
45 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
BATTERY CONN / OTP
Custom
45 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
BATTERY CONN / OTP
Custom
45 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
NEW70 M/B LA-5891P Schematic
Recovery at 56 degree C
CPU thermal protection at 92 degree C
PH1 under CPU botten side :
<40,41>
<40,41>
PC381
0.1U_0603_25V7K
PC381
0.1U_0603_25V7K
12
G
D
S
PQ45
2N7002W -T/R7_SOT323-3
G
D
S
PQ45
2N7002W -T/R7_SOT323-3
2
13
PR330
1K_0402_5%
PR330
1K_0402_5%
1 2
PR544
1K_0402_5%
PR544
1K_0402_5%
12
PR551
47K_0402_1%
@PR551
47K_0402_1%
@
1 2
PQ44
TP0610K-T1-E3_SOT23-3
PQ44
TP0610K-T1-E3_SOT23-3
2
13
PR543
100_0402_1%
PR543
100_0402_1%
1 2
PR547
100K_0402_1%
@PR547
100K_0402_1%
@
1 2
PR549
9.53K_0402_1%
PR549
9.53K_0402_1%
1 2
PJP2
SUYIN_200275GR008G13GZR
CONN@
PJP2
SUYIN_200275GR008G13GZR
CONN@
11
33
44
55
66
88
22
77
GND 9
GND 10
PC221
0.22U_0603_25V7K
PC221
0.22U_0603_25V7K
12
PC222
0.1U_0603_25V7K
PC222
0.1U_0603_25V7K
12
PH2
100K_0402_1%_NCP15W F104F03RC
@PH2
100K_0402_1%_NCP15W F104F03RC
@
12
PU30
G718TM1U_SOT23-8
PU30
G718TM1U_SOT23-8
RHYST2 5
OT1
3
OT2
4
GND
2
VCC
1
TMSNS2 6
RHYST1 7
TMSNS1 8
PR327
22K_0402_1%
PR327
22K_0402_1%
1 2
PC379
1000P_0402_50V7K
PC379
1000P_0402_50V7K
12
PR329
100K_0402_1%
PR329
100K_0402_1%
1 2
PR542
100_0402_1%
PR542
100_0402_1%
1 2
PL44
SMB3025500YA_2P
PL44
SMB3025500YA_2P
1 2
PH1
100K_0402_1%_NCP15W F104F03RC
PH1
100K_0402_1%_NCP15W F104F03RC
12
PR550
1K_0402_1%
PR550
1K_0402_1%
12
PR325
100K_0402_1%
PR325
100K_0402_1%
12
PC380
0.01U_0402_25V7K
PC380
0.01U_0402_25V7K
12
PR548
6.49K_0402_1%
PR548
6.49K_0402_1%
12
PR546
21K_0402_1%
PR546
21K_0402_1%
12
PC224
1U_0402_6.3V6K
PC224
1U_0402_6.3V6K
12
PR545
10K_0402_1%
PR545
10K_0402_1%
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
2VREF_ISL6237
HG5
ILIM2
BST3A
UG3
EN_LDO
BST5A
SW 5
LG5
BST5A-1
SW 3
FB5
3/5V_VIN
ILM1
FB3
3/5V_VCC
BST3A-1
3/5V_EN1
2VREF_ISL6237
LG3
5V_SKIP
3/5V_TON
EN_LDO-1
3/5V_NC
3V_SNB
SPOK 45
VL
VL
ISL6237_B+
VS
+3VALWP
+5VALWP
B+
VL
2VREF_ISL6237
ISL6237_B+
VS
VL
MAINPWON18,45,48
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
46 59
Tuesday, December 29, 2009
2009/02/04
Compal Electronics, Inc.
2010/08/01
Custom
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
46 59
Tuesday, December 29, 2009
2009/02/04
Compal Electronics, Inc.
2010/08/01
Custom
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
46 59
Tuesday, December 29, 2009
2009/02/04
Compal Electronics, Inc.
2010/08/01
Custom
3VALW/5VALW
For +5VALWP
Power Budget=8.8A, Ipeak=7A, I max=4.9A
Fsw=300KHz by RT8206 setting.
I=2.61A, 1/2I=1.306A
5uA*PR344=10*Iocpmin*18m*1.3
=>PR344=397K~402K
5uA*402K=10*ILIMTmin*18m*1.3
ILIMTmin=8.589A
5uA*402K=10*ILIMTmax*15m*1.1
ILMIT=12.181A
Iocp=9.89A~13.48A
For +3VALWP
Power Budget=4.72A, Ipeak=4.72A, Imax=4A
Iocpmin=4.72*1.2=5.664~5.7A
Fsw=375KHz, I=1.547A, 1/2I=0.773A
5uA*PR345=10*Iocpmin*Rdsonmax*1.3
5uA*PR345=10*5.7A*18m*1.3
PR345=266.76K~267K
5uA*267K=10*ILIMTmin*18m*1.3
ILIMTmin=5.705A
5uA*267K=10*ILIMTmax*15m*1.1
ILIMTmax=8.09A
Iocp=6.47A~8.86A
080414:PQ23 ,Del @
NEW70 M/B LA-5891P Schematic
PQ48
AO4712_SO8
PQ48
AO4712_SO8
3 6
5
7
8
2
4
1
PC231
4.7U_0603_6.3V6K
PC231
4.7U_0603_6.3V6K
12
PR347
0_0402_5%
PR347
0_0402_5%
1 2
PC225
10U_1206_25V6M
PC225
10U_1206_25V6M
12
PQ49
AO4712_SO8
PQ49
AO4712_SO8
3 6
5
7
8
2
4
1
PR350
0_0402_5%
PR350
0_0402_5%
12
PC236
0.1U_0603_25V7K
PC236
0.1U_0603_25V7K
1 2
PR337
61.9K_0402_1%
@PR337
61.9K_0402_1%
@
1 2
PD7
RLZ5.1B_LL34
PD7
RLZ5.1B_LL34
1 2
PR336
4.7_1206_5%
PR336
4.7_1206_5%
12
PR349
47K_0402_5%
@
PR349
47K_0402_5%
@
1 2
PU16
RT8206BGQW QFN 32P
PU16
RT8206BGQW QFN 32P
DRVH2
26
VBST2
24
LL2
25
DRVL2
23
VOUT2
30
REFIN2
32
TONSE
2
LDOREFIN
8
NC
20
EN_LDO
4
EN2
27
EN1
14
PGOOD1 13
PGOOD2 28
V5DRV 19
V5FILT 3
SKIPSEL 29
LDO 7
TRIP2 31
VSW 9
VOUT1 10
GND
21
PGND 22
DRVL1 18
LL1 16
VBST1 17
DRVH1 15
VIN 6
VREF3
5
VREF2
1
FB1 11
TRIP1 12
TP
33
PC240
0.22U_0603_25V7K
PC240
0.22U_0603_25V7K
1 2
PQ50
TP0610K-T1-E3_SOT23-3
PQ50
TP0610K-T1-E3_SOT23-3
2
1 3
PC239
0.22U_0603_25V7K
PC239
0.22U_0603_25V7K
1 2
PR341
0_0402_5%
PR341
0_0402_5%
1 2
PC230
1U_0603_10V6K
PC230
1U_0603_10V6K
1 2
PQ46
AO4466_SO8
PQ46
AO4466_SO8
3 6
5
7
8
2
4
1
PR345
267K_0402_1%
PR345
267K_0402_1%
12
PC229
0.1U_0603_25V7K
PC229
0.1U_0603_25V7K
1 2
+
PC233
220U_6.3VM_R15
+
PC233
220U_6.3VM_R15
1
2
PR561
806K_0603_1%
PR561
806K_0603_1%
12
PC243
0.047U_0402_16V7K@
PC243
0.047U_0402_16V7K@
12
PR340
0_0402_5%@
PR340
0_0402_5%@
12
PR339
0_0402_5%
PR339
0_0402_5%
1 2
PC234
0.1U_0603_25V7K
PC234
0.1U_0603_25V7K
1 2
PC235
680P_0603_50V7K
PC235
680P_0603_50V7K
12
PR348
0_0402_5%
PR348
0_0402_5%
12
PC241
1U_0603_10V6K
PC241
1U_0603_10V6K
12
PR343
200K_0402_5%
PR343
200K_0402_5%
1 2
PQ47
AO4466_SO8
PQ47
AO4466_SO8
3 6
5
7
8
2
4
1
PC228
2200P_0402_50V7K
PC228
2200P_0402_50V7K
12
PR332
4.7_1206_5%
PR332
4.7_1206_5%
12
+
PC237
220U_6.3VM_R15
+
PC237
220U_6.3VM_R15
1
2
PC227
10U_1206_25V6M
PC227
10U_1206_25V6M
12
PC238
680P_0603_50V7K
PC238
680P_0603_50V7K
12
PL28
4.7UH_SIL104R-4R7PF_5.7A_30%
PL28
4.7UH_SIL104R-4R7PF_5.7A_30%
1 2
PC226
2200P_0402_50V7K
PC226
2200P_0402_50V7K
12
PR344
402K_0402_1%
PR344
402K_0402_1%
12
PR335
0_0402_5%
PR335
0_0402_5%
1 2
PR3332.2_0603_5%
PR3332.2_0603_5%
1 2
PR338
10K_0402_1%@
PR338
10K_0402_1%@
1 2
PL27
4.7UH_SIL104R-4R7PF_5.7A_30%
PL27
4.7UH_SIL104R-4R7PF_5.7A_30%
12
PC242
0.047U_0402_16V7K
PC242
0.047U_0402_16V7K
12
PC232
1U_0603_10V6K
PC232
1U_0603_10V6K
1 2
PD8
1SS355_SOD323-2
PD8
1SS355_SOD323-2
12
PL26
HCB4532KF-800T90_1812
PL26
HCB4532KF-800T90_1812
1 2
PR3342.2_0603_5%
PR3342.2_0603_5%
1 2
PR331
0_0805_5%
PR331
0_0805_5%
1 2
PR346
0_0402_5%
@PR346
0_0402_5%
@
1 2
PR342
100K_0402_1%
PR342
100K_0402_1%
1 2
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
CHGCHG
ACOFF
6251_EN CSON
ACOFF
6251VDD
FSTCHG
6251VDD
SUSP#
6251VREF
CSOP
DCIN
PACIN
FSTCHG
BST_CHG
PACIN
DH_CHG
CSIP
DCIN
DL_CHG
CSIN
LX_CHG
6251VDDP
BST_CHGA
ACON
6251VDD
6251VREF 6251ACLIM
IREF37
FSTCHG37
ADP_I37
PACIN44,48
ACOFF37,48
CALIBRATE#37
SUSP# 37,39,43,49
BATT_OVP37
ACON48
3S/4S#37
65W/90W#37
VIN
VIN
BATT+
P2 P3
B+
CHG_B+
P3
VIN
B+
VMB
VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
CHARGER
Custom
47 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
CHARGER
Custom
47 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
CHARGER
Custom
47 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
-
LI-3S :13.5V----BATT-OVP=1.5012V
BATT-OVP=0.1112*VMB
Per cell=4.5V
BATT Type Charging Voltage
(0x15)
Normal 3S LI-ON Cells
12600mV
CV mode
12.60V
Iada=0~4.74A(90W/19V=4.736A)
Iada=0~3.42A(90W/19V=3.421A)
CP = 85%*Iada ; CP = 4.07A
CP = 85%*Iada ; CP = 2.91A
ADP_I = 19.9*Iadapter*Rsense
CC=0.6~4.48A
IREF=0.43V~3.24V
Iinput=(1/0.02)(0.05*Vaclm/2.39+0.05)
where Vaclm=1.502V, Iinput=4.07A
CP mode
<40,41>
<40,41>
wrong Value
TCR=50ppm / C
NEW70 M/B LA-5891P Schematic
Ki
Vchlim=Iref*(PR374/(PR372+PR374))
=Iref*(100K/(80.6K+100K))
=Iref*0.5537
Ichanrge=(165mV/PR369)*(Vchlim/3.3V)
=(165m/20m)*(1/3.3V)*Iref*0.5537
=1.3842*Iref
Iref=0.7224*Ichanrge =>Ki=0.7224
Kv
Rinternal ic=514K Rec=3K R1=PR379=15.4K R2=PR381=31.6K
R=514K//31.6K//(15.4K+3k)=11.372K
r=514K//514K//31.6K=28.14K
Vcell=0.175*Vadj+3.99v
4.2V=0.175*Vadj+3.99V =>Vadj=1.2V
Vadj=Vref*(R/(R+514K))+CALIBRATE*(r/(r=514K))
1.1483=CALIBRATE*0.6046 =>CALIBRATE=1.899
1.899=(4.2-(Vcell+A*0.175))*Kv=(4.2-(4.2+A*0.175))*Kv
A=Vref*(R/(R+514K))=0.052
Kv=9.451
Iref=0.7224*Ichanrge
kI=0.7224
PC248
5600P_0402_25V7K
PC248
5600P_0402_25V7K
1 2
PC256
0.01U_0402_25V7K
PC256
0.01U_0402_25V7K
1 2
PR370
4.7_1206_5%
PR370
4.7_1206_5%
12
PR381
31.6K_0402_1%
PR381
31.6K_0402_1%
1 2
PQ54 TP0610K-T1-E3_SOT23-3PQ54 TP0610K-T1-E3_SOT23-3
2
13
PC245
10U_1206_25V6M
PC245
10U_1206_25V6M
12
PU17
ISL6251AHAZ-T_QSOP24
PU17
ISL6251AHAZ-T_QSOP24
EN
3
CELLS
4
VDD
1
ACSET
2
ICOMP
5
VCOMP
6
CHLIM
9
ACPRN 23
CSIP 19
UGATE 17
PHASE 18
BOOT 16
PGND 13
GND
12
ICM
7
VREF
8
VADJ
11
DCIN 24
CSIN 20
ACLIM
10
LGATE 14
VDDP 15
CSOP 21
CSON 22
G
D
S
PQ61
2N7002W -T/R7_SOT323-3
G
D
S
PQ61
2N7002W -T/R7_SOT323-3
2
13
PR355
100K_0402_1%
PR355
100K_0402_1%
12
PQ65
PDTC115EU_SOT323
PQ65
PDTC115EU_SOT323
2
13
PR376
4.7_0603_5%
PR376
4.7_0603_5%
1 2
PC251
0.1U_0402_16V7K
PC251
0.1U_0402_16V7K
1 2
PQ64
AO4466_SO8
PQ64
AO4466_SO8
3 6
5
7
8
2
4
1
PC255 6800P_0402_25V7KPC255 6800P_0402_25V7K
1 2
PQ53 AO4407A_SO8PQ53 AO4407A_SO8
3 6
5
7
8
2
4
1
PL29
10UH_PCMB104T-100MS_6A_20%
PL29
10UH_PCMB104T-100MS_6A_20%
1 2
PC253
0.1U_0603_25V7K
PC253
0.1U_0603_25V7K
12
G
D
S
PQ63
2N7002W -T/R7_SOT323-3
G
D
S
PQ63
2N7002W -T/R7_SOT323-3
2
13
PQ62
AO4466_SO8
PQ62
AO4466_SO8
3 6
5
7
8
2
4
1
PQ58
PDTC115EU_SOT323
PQ58
PDTC115EU_SOT323
2
13
PR372
80.6K_0402_1%
PR372
80.6K_0402_1%
12
PR357
200K_0402_1%
PR357
200K_0402_1%
1 2
PC266
0.01U_0402_25V7K
PC266
0.01U_0402_25V7K
12
PR371
22K_0402_5%
PR371
22K_0402_5%
1 2
PD13
RB751V-40_SOD323-2
PD13
RB751V-40_SOD323-2
12
PR354
200K_0402_1%
PR354
200K_0402_1%
12
PC259
0.1U_0402_16V7K
PC259
0.1U_0402_16V7K
1 2
PR374
100K_0402_1%
PR374
100K_0402_1%
12
PR377
2.55K_0402_1%
PR377
2.55K_0402_1%
12
PC252
0.1U_0603_25V7K
PC252
0.1U_0603_25V7K
12
PR369
0.02_1206_1%
PR369
0.02_1206_1%
1
3
4
2
PC267
0.01U_0402_25V7K
PC267
0.01U_0402_25V7K
12
G
D
S
PQ59
2N7002W -T/R7_SOT323-3
G
D
S
PQ59
2N7002W -T/R7_SOT323-3
2
13
PQ57
PDTC115EU_SOT323
PQ57
PDTC115EU_SOT323
2
13
PR375
12.1K_0402_1%
PR375
12.1K_0402_1%
1 2
PR383
10K_0402_1%
PR383
10K_0402_1%
1 2
PR351 0.02_2512_1%PR351 0.02_2512_1%
1
3
4
2
PC265
4.7U_0603_6.3V6K
PC265
4.7U_0603_6.3V6K
1 2
PQ52 AO4407A_SO8PQ52 AO4407A_SO8
3 6
5
7
8
2
4
1
PR353
47K_0402_1%
PR353
47K_0402_1%
12
PR356
10K_0402_1%
PR356
10K_0402_1%
1 2
PC244
10U_1206_25V6M
PC244
10U_1206_25V6M
12
PC264
10U_1206_25V6M
PC264
10U_1206_25V6M
12
PR352
47K_0402_1%
PR352
47K_0402_1%
1 2
PR363
20_0402_5%
PR363
20_0402_5%
1 2
G
D
S
PQ66
2N7002W -T/R7_SOT323-3
G
D
S
PQ66
2N7002W -T/R7_SOT323-3
2
13
PU13B
LM358DT_SO8
PU13B
LM358DT_SO8
+5
-6
0
7
P8
G
4
PC257
0.1U_0603_25V7K
PC257
0.1U_0603_25V7K
1 2
PD12
1SS355_SOD323-2
PD12
1SS355_SOD323-2
1 2
PR364
20_0402_5%
PR364
20_0402_5%
1 2
PR373
0_0603_5%
PR373
0_0603_5%
1 2
PR380
340K_0402_1%
PR380
340K_0402_1%
12
PC246
0.1U_0603_25V7K
PC246
0.1U_0603_25V7K
12
PQ60
PDTC115EU_SOT323
PQ60
PDTC115EU_SOT323
2
13
PQ55
PDTC115EU_SOT323
PQ55
PDTC115EU_SOT323
2
13
PR368
100_0402_1%
PR368
100_0402_1%
1 2
PR360 47K_0402_5%PR360 47K_0402_5%
1 2
PR366 10K_0402_1%PR366 10K_0402_1%
1 2
PC260
0.1U_0603_25V7K
PC260
0.1U_0603_25V7K
12
47K
47K
PQ56
PDTA144EU_SOT323-3
47K
47K
PQ56
PDTA144EU_SOT323-3
2
1 3
PR358
100K_0402_1%
PR358
100K_0402_1%
12
PR362
100K_0402_1%
PR362
100K_0402_1%
12
PD10
BAS40CW _SOT323-3
PD10
BAS40CW _SOT323-3
2
3
1
PC250
2.2U_0603_6.3V6K
PC250
2.2U_0603_6.3V6K
12
PC263
10U_1206_25V6M
PC263
10U_1206_25V6M
12
PC262
680P_0402_50V7K
PC262
680P_0402_50V7K
12
PR378
20K_0402_1%
PR378
20K_0402_1%
12
PR365
20_0402_5%
PR365
20_0402_5%
12
PQ51 AO4407A_SO8PQ51 AO4407A_SO8
36
5
7
8
2
4
1
PR367
2_0402_5%
PR367
2_0402_5%
1 2
PC254
0.047U_0402_16V7K
PC254
0.047U_0402_16V7K
1 2
PR379
15.4K_0402_1%
PR379
15.4K_0402_1%
1 2
PC247
2200P_0402_25V7K
PC247
2200P_0402_25V7K
12
PR384
105K_0402_1%
PR384
105K_0402_1%
12
PJ18
JUMP_43X118
PJ18
JUMP_43X118
11
2
2
PC261
0.01U_0402_25V7K
PC261
0.01U_0402_25V7K
12
PC258
100P_0402_50V8J@
PC258
100P_0402_50V8J@
1 2
PC249
0.1U_0603_25V7K
PC249
0.1U_0603_25V7K
12
PD9
1SS355_SOD323-2
PD9
1SS355_SOD323-2
1 2
PR359
10K_0402_5%
PR359
10K_0402_5%
12
PR382
499K_0402_1%
PR382
499K_0402_1%
12
PD11 1SS355_SOD323-2PD11 1SS355_SOD323-2
1 2
PR361
150K_0402_1%
PR361
150K_0402_1%
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PRG++
ACOFF37,47
ACON47
MAINPWON18,45,46
PACIN 44,47
VIN B+
RTCVREF
VL
+5VALW
B+
VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
PRECHARGE
Custom
48 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
PRECHARGE
Custom
48 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
PRECHARGE
Custom
48 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Precharge detector
Min. typ. Max.
H-->L 14.589V 14.84V 15.243V
L-->H 15.562V 15.97V 16.388V
ACIN
Precharge detector
Min. typ. Max.
H-->L 6.138V 6.214V 6.359V
L-->H 7.196V 7.349V 7.505V
BATT ONLY
NEW70 M/B LA-5891P Schematic
PD15
BAS40CW _SOT323-3
PD15
BAS40CW _SOT323-3
2
3
1
PR385
2.2M_0402_5%
PR385
2.2M_0402_5%
12
PR398
47K_0402_5%
PR398
47K_0402_5%
12
PR388
1K_1206_5%
PR388
1K_1206_5%
1 2
PC269
1000P_0402_50V7K
32.4
PC269
1000P_0402_50V7K
32.4
12
PQ70
PDTC115EU_SOT323
PQ70
PDTC115EU_SOT323
2
13
PR396
100K_0402_5%
PR396
100K_0402_5%
12
PR386
1K_1206_5%
PR386
1K_1206_5%
1 2
PR391
1K_1206_5%
PR391
1K_1206_5%
1 2
G
D
S
PQ69
2N7002W -T/R7_SOT323-3
G
D
S
PQ69
2N7002W -T/R7_SOT323-3
2
13
PQ71
PDTC115EU_SOT323
PQ71
PDTC115EU_SOT323
2
13
PR390
1K_1206_5%
PR390
1K_1206_5%
1 2
PC268
0.1U_0603_25V7K
PC268
0.1U_0603_25V7K
12
PR394
191K_0402_1%
PR394
191K_0402_1%
12
PD14
LL4148_LL34-2
PD14
LL4148_LL34-2
12
PQ68
PDTC115EU_SOT323
PQ68
PDTC115EU_SOT323
2
13
PC270
0.01U_0402_25V7K
PC270
0.01U_0402_25V7K
12
PU18B
LM393DG_SO8
PU18B
LM393DG_SO8
+5
-6
O
7
P8
G
4
PR399
66.5K_0402_1%
@PR399
66.5K_0402_1%
@
12
PR395
499K_0402_1%
PR395
499K_0402_1%
12
PR397
34K_0402_1%
PR397
34K_0402_1%
12
PR387
499K_0402_1%
PR387
499K_0402_1%
12
PR389
100K_0402_1%
PR389
100K_0402_1%
12
PR392
100K_0402_5%
PR392
100K_0402_5%
12
PQ67
TP0610K-T1-E3_SOT23-3
PQ67
TP0610K-T1-E3_SOT23-3
2
13
PR393
100K_0402_5%
PR393
100K_0402_5%
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
1.8V_EN
LX_1.8V
1.8V_EN
SUSP
SUSP39,43
SUSP#
37,39,43,47
+1.5V
+3VALW
+0.75VSP
+5VALW
+1.8VSP
+1.5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
+1.8VSP/+0.75VSP
Custom
49 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
+1.8VSP/+0.75VSP
Custom
49 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
+1.8VSP/+0.75VSP
Custom
49 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
VFB=0.8V
NEW70 M/B LA-5891P Schematic
OP1 Short
OP2 Short
PD16
B340A_SMA2
@PD16
B340A_SMA2
@
12
PU20
MP2121DQ-LF-Z_QFN10_3X3
PU20
MP2121DQ-LF-Z_QFN10_3X3
SW
3
GND
2
IN 7
GND 9
SW 8
POK 6
EN/SYNC 10
BS
5
IN
4
FB
1
TP 11
PL30
2.2UH_MSCDRI-74A-2R2M-E_6.5A_20%
PL30
2.2UH_MSCDRI-74A-2R2M-E_6.5A_20%
1 2
APL5336KAI-TRL SO8
PU21
APL5336KAI-TRL SO8
PU21
GND
2
VIN
1
REFEN
3
VOUT
4
NC 5
VCNTL 6
NC 7
NC 8
GND 9
PC382
680P_0402_50V7K
PC382
680P_0402_50V7K
12
PC287
1U_0402_6.3V6K
OP1@ PC287
1U_0402_6.3V6K
OP1@
12
PC284
4.7U_0603_6.3V6K
PC284
4.7U_0603_6.3V6K
1 2
PR408
1K_0402_1%
PR408
1K_0402_1%
12
PJ20
JUMP_43X39
PJ20
JUMP_43X39
11
2
2
PC274
0.47U_0603_16V7K
PC274
0.47U_0603_16V7K
12
PC282
10U_0805_10V4Z
PC282
10U_0805_10V4Z
12
PC286
0.1U_0402_16V7K
PC286
0.1U_0402_16V7K
12
PR407
402K_0402_1%
PR407
402K_0402_1%
1 2
PC279
22U_0805_6.3V6M
PC279
22U_0805_6.3V6M
12
PR409
24.9K_0402_1%
OP1@ PR409
24.9K_0402_1%
OP1@
1 2
G
D
S
PQ102
2N7002W -T/R7_SOT323-3
OP1@
G
D
S
PQ102
2N7002W -T/R7_SOT323-3
OP1@
2
13
PR566
0_0402_5%
PR566
0_0402_5%
1 2
PC288
10U_0805_6.3V6M
PC288
10U_0805_6.3V6M
12
G
D
S
PQ72
2N7002W -T/R7_SOT323-3
G
D
S
PQ72
2N7002W -T/R7_SOT323-3
2
13
2 1
PR409
0_0402_5%
OP2@
2 1
PR409
0_0402_5%
OP2@
PC281
0.01U_0402_16V7K
PC281
0.01U_0402_16V7K
1 2
PR563
4.7_1206_5%
PR563
4.7_1206_5%
1 2
PR401
22K_0402_5%
PR401
22K_0402_5%
1 2
PC285
1U_0402_6.3V6K
PC285
1U_0402_6.3V6K
12
PR410
1K_0402_1%
PR410
1K_0402_1%
12
PC283
10U_0805_10V4Z
PC283
10U_0805_10V4Z
12
PJ24
JUMP_43X39
PJ24
JUMP_43X39
11
2
2
PC278
22U_0805_6.3V6M
PC278
22U_0805_6.3V6M
12
PR405
309K_0402_1%
PR405
309K_0402_1%
1 2
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
BST_1.5V-1
LG_1.5V
LX_1.5V
UG_1.5V
1.5V_EN
51117_1.5V_B+
BST_1.5V
SYSON37,43
+5VALW
+1.5VP
+5VALW
B+
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
1.5VP
Custom
50 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
1.5VP
Custom
50 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
1.5VP
Custom
50 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
VFB=0.75V
Vo=VFB*(1+PR418/PR419)=1.52V
Freq=282KHz(min) , 300KHz(typ)
Cesr=15m ohm
Ipeak=15.82A
Iocpmin=18.98A
I=((19-1.5)*(1.5/19))/(L*Freq)=4.899A
1/2I=2.449A
Iocp=18.09A~29.13A
VFB=0.75V
Rds=4.5m(Typ)
5.6m(Max)
EN_PSV
1. GND=>Disable SMPS
2. FLOAT=>PWM_only mode
3. HIGH=>Auto_skip mode
open-drain
Because +1.5VSP has 17.74A power budget, it includes
DDR3, VGA chip, VRAM, so must use molding choke.
NEW70 M/B LA-5891P Schematic
PQ73
AO4466_SO8
PQ73
AO4466_SO8
3 6
5
7
8
2
4
1
PQ74
AO4456_SO8
PQ74
AO4456_SO8
3 6
5
7
8
2
4
1
+
PC293
330U_6.3V_M
+
PC293
330U_6.3V_M
1
2
PR417
11K_0402_1%
PR417
11K_0402_1%
12
PR413
47K_0402_5%
@PR413
47K_0402_5%
@
12
PC289
4.7U_0805_25V6-K
PC289
4.7U_0805_25V6-K
12
PL32
1UH_FDUE1040D-1R0M-P3_21.3A_20%
PL32
1UH_FDUE1040D-1R0M-P3_21.3A_20%
1 2
PC294
680P_0603_50V7K
PC294
680P_0603_50V7K
12
PC290
4.7U_0805_25V6-K
PC290
4.7U_0805_25V6-K
12
PC296
4.7U_0603_6.3V6K
PC296
4.7U_0603_6.3V6K
12
PR412
0_0402_5%
PR412
0_0402_5%
1 2
PC292
0.1U_0603_25V7K
PC292
0.1U_0603_25V7K
1 2
PR416
100_0603_1%
PR416
100_0603_1%
1 2
PR419
5.76K_0402_1%
PR419
5.76K_0402_1%
12
PR414
0_0603_5%
PR414
0_0603_5%
1 2
PC297
47P_0402_50V8J
@PC297
47P_0402_50V8J
@
1 2
PR411
280K_0402_1%
PR411
280K_0402_1%
1 2
PR415
4.7_1206_5%
PR415
4.7_1206_5%
12
PL31
FBMA-L18-453215-900LMA90T_1812
PL31
FBMA-L18-453215-900LMA90T_1812
12
PU22
RT8209BGQW _W QFN14_3P5X3P5
PU22
RT8209BGQW _W QFN14_3P5X3P5
VOUT
3
VDD
4
EN/DEM 1
TON
2
FB
5
PGOOD
6LGATE 9
UGATE 13
PHASE 12
GND
7
PGND
8
CS 11
VDDP 10
BOOT 14
NC 15
PC295
4.7U_0805_10V6K
PC295
4.7U_0805_10V6K
12
PC291
0.1U_0402_16V7K
@PC291
0.1U_0402_16V7K
@
12
PR418
5.9K_0402_1%
PR418
5.9K_0402_1%
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LX_VCORE
VGA_ON
7138_VCORE
B+_CORE
DH_VCORE
BST_VCORE
7138_VCORE
DL_VCORE
GCORE_SEN
VGA_ON
23,39,43,52
VGA_PWROK18
GCORE_SEN 24
GPU_VID0 23
GPU_VID1 23
VGA_ON#23,43,52
B+
+VGA_COREP
7138_VCORE
+5VS
+3VS
+3VS
+3VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
VGA_COREP/+1.1VSDGPU
Custom
51 59Tuesday, December 29, 2009
2007/12/18 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
VGA_COREP/+1.1VSDGPU
Custom
51 59Tuesday, December 29, 2009
2007/12/18 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
VGA_COREP/+1.1VSDGPU
Custom
51 59Tuesday, December 29, 2009
2007/12/18 2010/08/01
Compal Electronics, Inc.
NEW70 M/B LA-5891P Schematic
ESR=10mohm
VFB=0.6V
Rds=4.5m/5.6mOHM
VGA_CORE
F=1/(75*e-12*44.2)=300K
Ipeak=33A Imax=23.1A Iocp=39.6A
Iocpmin=(5.11K*26uA)/((5.6mohm/2)*1.2)=39.54A
Iocpmin=39.54A
0
0
01
1 1 0.90 V
1.05 V
Core Voltage Level
PARK XT
0.93 V
1.12 V
1.05 V
1.00 V
GPU_VID1
0
Core Voltage Level
MADISON PRO
1
GPU_VID0
0.95 V
1.00 V
X
X
PR195/PC172/PC174 must pop and modify in PVT.
PR556
10K_0402_5%
VGA@ PR556
10K_0402_5%
VGA@
12
PC175
4700P_0402_25V7K
VGA@ PC175
4700P_0402_25V7K
VGA@
12
PR195
49.9K_0402_1%
VGA@ PR195
49.9K_0402_1%
VGA@
12
+
PC169
390U_2.5V_M
VGA@
+
PC169
390U_2.5V_M
VGA@
1
2
PQ75
AO4456_SO8
VGA@ PQ75
AO4456_SO8
VGA@
3 6
5
7
8
2
4
1
PR560
10K_0402_5%
VGA@ PR560
10K_0402_5%
VGA@
12
PR196
36.5K_0402_1%
VGA@
PR196
36.5K_0402_1%
VGA@
12
PC171
680P_0603_50V7K
VGA@ PC171
680P_0603_50V7K
VGA@
12
PR204
10K_0402_5%
@PR204
10K_0402_5%
@
12
PC998
0.01U_0402_25V7K
@PC998
0.01U_0402_25V7K
@
12
PU998
APW7138NITRL_SSOP16
VGA@ PU998
APW7138NITRL_SSOP16
VGA@
EN
5
BOOT 15
PVCC 14
VIN
3
VCC
4
PGOOD 2
PHASE 1
UG 16
LG 13
PGND 12
VO
10
NC
6
FB
7
FSET
9
ISEN 11
GND 8
PR189
10K_0402_1%
VGA@ PR189
10K_0402_1%
VGA@
1 2
PC172
22P_0402_50V8J
VGA@ PC172
22P_0402_50V8J
VGA@
12
PC167
2.2U_0603_6.3V6K
VGA@ PC167
2.2U_0603_6.3V6K
VGA@
1 2
PR199
10K_0402_5%
VGA@ PR199
10K_0402_5%
VGA@
1 2
PR187
10K_0402_5%
@PR187
10K_0402_5%
@
1 2
PC174
6800P_0402_25V7K
VGA@ PC174
6800P_0402_25V7K
VGA@
12
PR184 0_0603_5%
VGA@
PR184 0_0603_5%
VGA@
1 2
PR210
10K_0402_5%
VGA@ PR210
10K_0402_5%
VGA@
1 2
PR190
5.11K_0402_1%
VGA@ PR190
5.11K_0402_1%
VGA@
1 2
PQ79
SI7686DP-T1-E3_SO8
@PQ79
SI7686DP-T1-E3_SO8
@
3 5
2
4
1
PC177
4700P_0402_25V7K
VGA@ PC177
4700P_0402_25V7K
VGA@
12
G
D
S
PQ98
2N7002W-T/R7_SOT323-3
VGA@
G
D
S
PQ98
2N7002W-T/R7_SOT323-3
VGA@
2
13
PR193
4.99K_0402_1%
VGA@ PR193
4.99K_0402_1%
VGA@
1 2
PR200
10K_0402_5%
@PR200
10K_0402_5%
@
1 2
PR555
10K_0402_5%
@PR555
10K_0402_5%
@
1 2
PC164
10U_1206_25V6M
VGA@ PC164
10U_1206_25V6M
VGA@
12
PR553
10_0402_5%
VGA@ PR553
10_0402_5%
VGA@
12
PR552
0_0402_5%
VGA@ PR552
0_0402_5%
VGA@
12
PC165
10U_1206_25V6M
VGA@ PC165
10U_1206_25V6M
VGA@
12
PR201
31.6K_0402_1%
MAD@ PR201
31.6K_0402_1%
MAD@
PR197
43.2K_0402_1%
PAK@ PR197
43.2K_0402_1%
PAK@
1 2
PR182
10K_0402_1%
@PR182
10K_0402_1%
@
12
G
D
S
PQ77
2N7002W-T/R7_SOT323-3
VGA@
G
D
S
PQ77
2N7002W-T/R7_SOT323-3
VGA@
2
13
PQ38
SI7686DP-T1-E3_SO8
VGA@ PQ38
SI7686DP-T1-E3_SO8
VGA@
3 5
2
4
1
PR559
10K_0402_5%
VGA@ PR559
10K_0402_5%
VGA@
12
PR201
25.5K_0402_1%
PAK@ PR201
25.5K_0402_1%
PAK@
12
PR198
8.87K_0402_1%
PAK@ PR198
8.87K_0402_1%
PAK@
12
PR191
4.7_1206_5%
VGA@ PR191
4.7_1206_5%
VGA@
12
PR202
10K_0402_5%
VGA@ PR202
10K_0402_5%
VGA@
1 2
PL14
0.36UH_PCMC104T-R36MN1R17_30A_20%
VGA@ PL14
0.36UH_PCMC104T-R36MN1R17_30A_20%
VGA@
1 2
G
D
S
PQ99
2N7002W-T/R7_SOT323-3
VGA@
G
D
S
PQ99
2N7002W-T/R7_SOT323-3
VGA@
2
13
G
D
S
PQ100
2N7002W-T/R7_SOT323-3
VGA@
G
D
S
PQ100
2N7002W-T/R7_SOT323-3
VGA@
2
13
G
D
S
PQ76
2N7002W-T/R7_SOT323-3
VGA@
G
D
S
PQ76
2N7002W-T/R7_SOT323-3
VGA@
2
13
PR211
10K_0402_5%
VGA@ PR211
10K_0402_5%
VGA@
1 2
PL13
FBMA-L11-322513-201LMA40T_1210
VGA@ PL13
FBMA-L11-322513-201LMA40T_1210
VGA@
1 2
PC166
0.1U_0603_25V7K
VGA@ PC166
0.1U_0603_25V7K
VGA@
1 2
PR557
10K_0402_5%
VGA@ PR557
10K_0402_5%
VGA@
12
PR198
9.53K_0402_1%
MAD@ PR198
9.53K_0402_1%
MAD@
PR558
10K_0402_5%
@PR558
10K_0402_5%
@
1 2
PQ78
AO4456_SO8
VGA@ PQ78
AO4456_SO8
VGA@
3 6
5
7
8
2
4
1
PR197
68.1K_0402_1%
MAD@ PR197
68.1K_0402_1%
MAD@
PC170
0.1U_0402_16V7K
VGA@ PC170
0.1U_0402_16V7K
VGA@
12
PC168
2.2U_0603_6.3V6K
VGA@ PC168
2.2U_0603_6.3V6K
VGA@
12
PR185
0_0603_5%
VGA@ PR185
0_0603_5%
VGA@
12
PR186
4.7_0603_5%
VGA@ PR186
4.7_0603_5%
VGA@
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DH_1.05VS_VTT
BST_1.05VS_VTT
6268_VCORE_1.05VS_VTT
DL_1.05VS_VTT
6268_B+
LX_1.05VS_VTT
6268_VCORE_1.05VS_VTT
VS_ON39
H_VTTPWRGD 5
VGA_ON23,39,43,51
VGA_ON#23,43,51
VTT_SENSE 7
B+
+1.05VS_VTTP
+5VS
+3VS
+1.05VS_VTTP
+1.5V
+1.0VSPDGPU
+5VS
+1.05VS_VTT
+5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
+1.05VS_VTTP
Custom
52 59Tuesday, December 29, 2009
2009/4/15 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
+1.05VS_VTTP
Custom
52 59Tuesday, December 29, 2009
2009/4/15 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
+1.05VS_VTTP
Custom
52 59Tuesday, December 29, 2009
2009/4/15 2010/08/01
Compal Electronics, Inc.
DCR=2.7m(Typ)
3.0m(Max)
VFB=0.6V
Material Note:
330uF/9 m, number
are 3, Power 1, HW 2
Layout Note:
Close IC
Layout Note:
Close IC
Pin15
Fsw=1/(PR470*K)=231KHz,
K=75*10^-12
+1.05VSP_VTT
Ipeak=25A
Imax=17.5A
Rsen(PR467)=2.2K
Iocp=31.19A~56.41A
Vref=(Rb/(Rtop+Rbot))*Vo
=>0.6=(6.65/(5.11+6.65))*Vo
Vo=1.061V
PGOOD=1V
Rdson=2.3m/3.2m
NEW70 M/B LA-5891P Schematic
FB=0.8V
PC331
0.1U_0402_16V7K
PC331
0.1U_0402_16V7K
12
PC332
680P_0603_50V7K
PC332
680P_0603_50V7K
12
PC999
0.01U_0402_25V7K
@PC999
0.01U_0402_25V7K
@
12
PU28
APL5913-KAC-TRL_SO8
VGA@ PU28
APL5913-KAC-TRL_SO8
VGA@
VIN
9
EN
8
VCNTL
6
VIN
5
POK
7
GND
1
FB 2
VOUT 4
VOUT 3
PR564
0_0402_5%
PR564
0_0402_5%
1 2
PR464
4.7_0603_5%
PR464
4.7_0603_5%
1 2
PR472
5.11K_0402_1%
PR472
5.11K_0402_1%
1 2
PJ22
JUMP_43X118
@PJ22
JUMP_43X118
@
11
2
2
PR463
0_0603_5%
PR463
0_0603_5%
12
PR459
2K_0402_1%
PR459
2K_0402_1%
12
PC327
10U_1206_25V6M
PC327
10U_1206_25V6M
12
PC365
0.022U_0402_25V7K
VGA@
PC365
0.022U_0402_25V7K
VGA@
12
+
PC333
390U_2.5V_M
+
PC333
390U_2.5V_M
1
2
PR458
0_0402_5%
PR458
0_0402_5%
1 2
PR462
1K_0402_1%
@PR462
1K_0402_1%
@
1 2
PL37
FBMA-L18-453215-900LMA90T_1812
PL37
FBMA-L18-453215-900LMA90T_1812
12
PC328
0.1U_0603_25V7K
PC328
0.1U_0603_25V7K
1 2
PR562
22K_0402_5%
@PR562
22K_0402_5%
@
12
PR530
27K_0402_1%
VGA@ PR530
27K_0402_1%
VGA@
1 2
PR468
10K_0402_5%
@PR468
10K_0402_5%
@
12
PR473
10_0402_5%
@PR473
10_0402_5%
@
1 2
PQ83
TPCA8028-H_SOP-ADVANCE8-5
PQ83
TPCA8028-H_SOP-ADVANCE8-5
4
1
2
3 5
PC369
1U_0402_6.3V6K
VGA@ PC369
1U_0402_6.3V6K
VGA@
12
PC367
4.7U_0603_6.3V6K
VGA@ PC367
4.7U_0603_6.3V6K
VGA@
12
PC330
2.2U_0603_6.3V6K
PC330
2.2U_0603_6.3V6K
12
PR529
6.04K_0402_1%
VGA@ PR529
6.04K_0402_1%
VGA@
12
PC366
22U_0805_6.3V6M
VGA@ PC366
22U_0805_6.3V6M
VGA@
12
PQ95
TPCA8028-H_SOP-ADVANCE8-5
@
PQ95
TPCA8028-H_SOP-ADVANCE8-5
@
4
1
2
3 5
PR469
90.9K_0402_1%
PR469
90.9K_0402_1%
12
PC326
10U_1206_25V6M
PC326
10U_1206_25V6M
12
G
D
S
PQ101
2N7002W-T/R7_SOT323-3
VGA@
G
D
S
PQ101
2N7002W-T/R7_SOT323-3
VGA@
2
13
PR476
6.65K_0402_1%
PR476
6.65K_0402_1%
12
PR467
4.99K_0402_1%
PR467
4.99K_0402_1%
1 2
PR528
1.54K_0402_1%
VGA@ PR528
1.54K_0402_1%
VGA@
12
PQ82
SI7686DP-T1-E3_SO8
PQ82
SI7686DP-T1-E3_SO8
3 5
2
4
1
PR471
0_0402_5%
@PR471
0_0402_5%
@
1 2
PR461
0_0603_5%
PR461
0_0603_5%
1 2
PR466
57.6K_0402_1%
PR466
57.6K_0402_1%
1 2
PU999
APW7138NITRL_SSOP16
PU999
APW7138NITRL_SSOP16
EN
5
BOOT 15
PVCC 14
VIN
3
VCC
4
PGOOD 2
PHASE 1
UG 16
LG 13
PGND 12
VO
10
NC
6
FB
7
FSET
9
ISEN 11
GND 8
PR460
2K_0402_1%
@
PR460
2K_0402_1%
@
12
PL38
1UH_FDUE1040D-1R0M-P3_21.3A_20%
PL38
1UH_FDUE1040D-1R0M-P3_21.3A_20%
1 2
PC329
2.2U_0603_6.3V6K
PC329
2.2U_0603_6.3V6K
1 2
PC320
1U_0402_6.3V6K
VGA@ PC320
1U_0402_6.3V6K
VGA@
12
PR470
57.6K_0402_1%
PR470
57.6K_0402_1%
12
PC336
6800P_0402_25V7K
PC336
6800P_0402_25V7K
12
PR465
4.7_1206_5%
PR465
4.7_1206_5%
12
PC334
22P_0402_50V8J
PC334
22P_0402_50V8J
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ISUM-
VSS_AXG_SENSE
ISUM+
ISUM+
DL_GFX
LX_GFX
BST_GFX
ISUM-
GFX_B+
DH_GFX
GFX_CORE_PWRGD37
GFXVR_VID_0 8
GFXVR_VID_1 8
GFXVR_VID_2 8
GFXVR_VID_3 8
GFXVR_VID_4 8
GFXVR_VID_5 8
GFXVR_VID_6 8
GFXVR_EN 8
GFXVR_DPRSLPVR 8
GFXVR_IMON 8
VCC_AXG_SENSE8
VSS_AXG_SENSE8
+5VALW
B+
+VGFX_COREP
+5VALW
+VGFX_COREP
+VGFX_COREP
+1.05VS_VTT
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
GFX_COREP
C
53 59Tuesday, December 29, 2009
2009/4/15 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
GFX_COREP
C
53 59Tuesday, December 29, 2009
2009/4/15 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
1.0
GFX_COREP
C
53 59Tuesday, December 29, 2009
2009/4/15 2010/08/01
Compal Electronics, Inc.
147K for CPU
47K for GPU
Material Note:
330uF/6 m, number are 3, PW
1, HW 1, 1 of HW is backup
Layout Note:
Place near Choke
DCR=1.1 mOHM
Rds=4.5mOHM(typ)
Rds=5.6mOHM(max)
Intel Auburndale CPU(Integrate Graphics) Ipeak=22A Imax=15A
OCP calculation : Assume DCR=1.1m ohm
G1=Rn/(Rn+Rsum)=0.617
where Rn=PR277 // (PR274+PH3)=5.875k ohm
Rsum=PR269=3.65k ohm
LL=2*Rdroop*G1*DCR/Ri= 6.96m V/A
where Rdroop=PR271=8.66k ohm, Ri=PR283=1.69k ohm
Iocp=OCP Threshold*Rdroop/LL=24.89A
NEW70 M/B LA-5891P Schematic
2009-1214 common circiut modify.
PR294
47K_0402_1%
UMA@ PR294
47K_0402_1%
UMA@
12
PR2870_0402_5% UMA@ PR2870_0402_5% UMA@
12
PH3
10K +-5% TSM0A103J4302RE 0402
UMA@ PH3
10K +-5% TSM0A103J4302RE 0402
UMA@
1 2
PL10
0.45UH_PCMB104T-R45MN_25A_20%
UMA@ PL10
0.45UH_PCMB104T-R45MN_25A_20%
UMA@
1
3
4
2
PC194
330P_0402_50V7K
UMA@ PC194
330P_0402_50V7K
UMA@
12
PR292
10_0402_1%
UMA@ PR292
10_0402_1%
UMA@
12
PR268
4.7_1206_5%
UMA@ PR268
4.7_1206_5%
UMA@
12
PR266
0_0603_5%
UMA@ PR266
0_0603_5%
UMA@
1 2
PR265
22.6K_0402_1%
UMA@ PR265
22.6K_0402_1%
UMA@
1 2
PR273
0_0603_5%
UMA@ PR273
0_0603_5%
UMA@
1 2
PC205
180P 50V J NPO 0402
@PC205
180P 50V J NPO 0402
@
1 2
PR270
0_0402_5%
UMA@
PR270
0_0402_5%
UMA@
12
PC202
0.1U_0402_16V7K
UMA@ PC202
0.1U_0402_16V7K
UMA@
1 2
PR2800_0402_5% UMA@ PR2800_0402_5% UMA@
12
PR2850_0402_5% UMA@ PR2850_0402_5% UMA@
12
PC200
150P_0402_50V8J
UMA@ PC200
150P_0402_50V8J
UMA@
12
+
PC130
330U_X_2VM_R6M
UMA@
+
PC130
330U_X_2VM_R6M
UMA@
1
2
PC189
1U_0402_6.3V6K
UMA@ PC189
1U_0402_6.3V6K
UMA@
12
PR2860_0402_5% UMA@ PR2860_0402_5% UMA@
12
PU12
ISL62881HRZ-T_QFN28_4X4
UMA@ PU12
ISL62881HRZ-T_QFN28_4X4
UMA@
FB
6
CLK_EN#
1
PGOOD
2
ISUM+ 10
ISUM 9
VID5
25
VID1 21
LGATE 18
VSSP 17
VID2
22
UGATE 15
RTN 8
RBIAS
3
VW
4
COMP
5
VID0 20
VCCP 19
VID3
23
VID4
24
VID6
26
VR_ON
27
DPRSLPVR
28
VSEN
7
VDD 11
VIN 12
IMON 13
BOOT 14
PHASE 16
AGND 29
PC204
0.01U_0402_16V7K
UMA@ PC204
0.01U_0402_16V7K
UMA@
1 2
PR567
0_0402_5%
UMA@ PR567
0_0402_5%
UMA@
12
PR269
3.65K_0805_1%
UMA@ PR269
3.65K_0805_1%
UMA@
12
PR2910_0402_5% @PR2910_0402_5% @
12
PR288
82.5_0402_1%
UMA@ PR288
82.5_0402_1%
UMA@
1 2
PR284
100_0402_1%
@PR284
100_0402_1%
@
1 2
PC190
0.22U_0603_25V7K
UMA@ PC190
0.22U_0603_25V7K
UMA@
12
PC187
2200P_0402_50V7K
UMA@ PC187
2200P_0402_50V7K
UMA@
12
PR275
17.8K_0402_1%
UMA@ PR275
17.8K_0402_1%
UMA@
12
PR272
825K_0402_1%
UMA@ PR272
825K_0402_1%
UMA@
1 2
PR263
0_0603_5%
UMA@ PR263
0_0603_5%
UMA@
1 2
PR283
1.69K_0402_1%
UMA@ PR283
1.69K_0402_1%
UMA@
1 2
PQ39
SI7686DP-T1-E3_SO8
UMA@ PQ39
SI7686DP-T1-E3_SO8
UMA@
3 5
2
4
1
PC125
10U_1206_25V6M
UMA@ PC125
10U_1206_25V6M
UMA@
12
PC201
22P_0402_50V8J
UMA@ PC201
22P_0402_50V8J
UMA@
1 2
PL23
FBMA-L18-453215-900LMA90T_1812
UMA@ PL23
FBMA-L18-453215-900LMA90T_1812
UMA@
12
PC126
10U_1206_25V6M
UMA@ PC126
10U_1206_25V6M
UMA@
12
PC188
0.1U_0402_25V6
@PC188
0.1U_0402_25V6
@
12
PQ40
AO4456_SO8
UMA@ PQ40
AO4456_SO8
UMA@
3 6
5
7
8
2
4
1
PC192
1000P_0402_50V7K
UMA@ PC192
1000P_0402_50V7K
UMA@
1 2
PC196
100P_0402_50V8J
UMA@ PC196
100P_0402_50V8J
UMA@
1 2
PR274
2.61K_0402_1%
UMA@ PR274
2.61K_0402_1%
UMA@
1 2
PR293
10_0402_1%
UMA@ PR293
10_0402_1%
UMA@
12
PR277
11K_0402_1%
UMA@ PR277
11K_0402_1%
UMA@
1 2
PC193
0.22U_0603_25V7K
UMA@ PC193
0.22U_0603_25V7K
UMA@
1 2
PR264
1_0603_5%
UMA@ PR264
1_0603_5%
UMA@
12
PR2890_0402_5% UMA@ PR2890_0402_5% UMA@
12
PC191
0.22U_0402_6.3V6K
UMA@ PC191
0.22U_0402_6.3V6K
UMA@
1 2
PC198
2.2U_0603_6.3V6K
UMA@ PC198
2.2U_0603_6.3V6K
UMA@
12
PR2810_0402_5% UMA@ PR2810_0402_5% UMA@
12
PQ41
AO4456_SO8
UMA@
PQ41
AO4456_SO8
UMA@
3 6
5
7
8
2
4
1
PR271
8.66K_0402_1%
UMA@ PR271
8.66K_0402_1%
UMA@
12
PC199
680P_0603_50V7K
UMA@ PC199
680P_0603_50V7K
UMA@
1 2
PR276
8.06K_0402_1%
UMA@ PR276
8.06K_0402_1%
UMA@
12
PR279
10K_0402_1%
@PR279
10K_0402_1%
@
12
PC195
330P_0402_50V7K
UMA@ PC195
330P_0402_50V7K
UMA@
1 2
PC197
1000P_0402_50V7K
UMA@ PC197
1000P_0402_50V7K
UMA@
12
PR2820_0402_5% UMA@ PR2820_0402_5% UMA@
12
PR2900_0402_5% UMA@ PR2900_0402_5% UMA@
12
PC203
0.1U_0402_16V7K
UMA@ PC203
0.1U_0402_16V7K
UMA@
1 2
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
H H
G G
F F
E E
D D
C C
B B
A A
3212_DRVL2
3212_CS_PH1
3212_DRVL2
3212_DRVH2
CSREF
3212_DRVH2
3212_SW1
3212_VRTT
3212_CSCOMP
VSSSENSE
VCCSENSE
3212_FB
3212_DRVH1
+5VS_3212
IMVP_IMON
3212_DRVL1
3212_CS_PH1
3212_CS_PH2
3212_DRVL1
3212_DRVH1
3212_SW1
3212_DRVH1
3212_FBRTN
CLK_EN#
CLK_EN#
+5VS_3212
3212_SW2 3212_DRVH2
3212_SW2
3212_DRVL2
CSREF
TTSense
3212_CSCOMP
CSREF
3212_DRVL1
3212_CS_PH1
TTSENSE
3212_CS_PH2
+5VS_3212 3212_CS_PH2
3212_VRTT
+5VS_3212
CPU_VID07
CPU_VID17
CPU_VID27
CPU_VID37
CPU_VID47
CPU_VID57
CPU_VID67
VR_ON37,39
H_DPRSLPVR7
CLK_ENABLE#12
VGATE12,15
H_PSI#7
H_PROCHOT#5
IMVP_IMON7
VCCSENSE 7
VSSSENSE 7
+3VS
+5VS
+CPU_B+
B+
+CPU_B+
+CPU_B+
+CPU_CORE
+3VS
+CPU_CORE
+1.05VS_VTT
+3VS
+5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
CPU_CORE
C
54 59Tuesday, December 29, 2009
2009/02/04 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
CPU_CORE
C
54 59Tuesday, December 29, 2009
2009/02/04 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
CPU_CORE
C
54 59Tuesday, December 29, 2009
2009/02/04 2010/08/01
Compal Electronics, Inc.
2.05K
PH0 PH1 # of PH
0 1
1 1
Connect to input caps
Avoid high dV/dt
2
3
Place PH1 close to
PHASE 1 inductor on
the same layer
39
1.9m
Icc_Dyn
0.95 TBD
Clarksfield SV
TBD
0.975
HFM_Icc LL
37
48
27
1.9m
Auburndale 45W
29Auburndale 35W
Icc_TDC
Clarksfield XE
1.9m
65
HFM_VID
380.95
35
38
1.075
51
50
AGND PGND
DCR=1.1m OHM
PC353
150P_0402_50V8J
PC353
150P_0402_50V8J
1 2
PR516
162K_0402_1%
PR516
162K_0402_1%
12
PR523
165K_0402_1%
PR523
165K_0402_1%
1 2
PR514
80.6K_0402_1%
PR514
80.6K_0402_1%
12
PL40
0.36UH +-20% ETQP4LR36WFC 24A
PL40
0.36UH +-20% ETQP4LR36WFC 24A
1
3
4
2
PQ91
TPCA8030-H_SOP-ADV8-5
@PQ91
TPCA8030-H_SOP-ADV8-5
@
4
5
1
2
3
PR499
4.7_1206_5%
@
PR499
4.7_1206_5%
@
12
PR500
10_0402_5%
PR500
10_0402_5%
12
PC352
12P_0402_50V8J
PC352
12P_0402_50V8J
12
PC359
680P_0603_50V7K
@
PC359
680P_0603_50V7K
@
12
PC348
0.068U_0402_16V7K
PC348
0.068U_0402_16V7K
12
PQ90
TPCA8030-H_SOP-ADV8-5
PQ90
TPCA8030-H_SOP-ADV8-5
4
5
1
2
3
PR525 130K_0603_1%PR525 130K_0603_1%
12
PR522
73.2K_0402_1%
PR522
73.2K_0402_1%
12
PR503
1.65K_0402_1%
PR503
1.65K_0402_1%
1 2
PR482 0_0402_5%PR482 0_0402_5%
12
PC339
10U_1206_25V6M
PC339
10U_1206_25V6M
12
PR526
100_0402_1%
@PR526
100_0402_1%
@
12
PR511 0_0402_5%PR511 0_0402_5%
1 2
PR494 0_0402_5%PR494 0_0402_5%
12
PR484 0_0402_5%PR484 0_0402_5%
12
PL41
0.36UH +-20% ETQP4LR36WFC 24A
PL41
0.36UH +-20% ETQP4LR36WFC 24A
1
3
4
2
PC346
0.1U_0603_25V7K
PC346
0.1U_0603_25V7K
12
PR517
649K_0402_1%
PR517
649K_0402_1%
12
PC362
680P_0402_50V7K
PC362
680P_0402_50V7K
12
PR508
0_0402_5%
PR508
0_0402_5%
1 2
PR501
5.49K_0402_1%
PR501
5.49K_0402_1%
1 2
PC358
0.1U_0603_25V7K
PC358
0.1U_0603_25V7K
12
PQ88
TPCA8028-H_SOP-ADVANCE8-5
PQ88
TPCA8028-H_SOP-ADVANCE8-5
4
1
2
3 5
PR504
39.2K_0402_1%
PR504
39.2K_0402_1%
1 2
PC354
10U_1206_25V6M
PC354
10U_1206_25V6M
12
+
PC343
220U_25V_M
+
PC343
220U_25V_M
1
2
G
D
S
PQ94
2N7002W-T/R7_SOT323-3
G
D
S
PQ94
2N7002W-T/R7_SOT323-3
2
13
PR515
69.8K_0402_1%
PR515
69.8K_0402_1%
12
PQ93
TPCA8028-H_SOP-ADVANCE8-5
VGA@ PQ93
TPCA8028-H_SOP-ADVANCE8-5
VGA@
4
1
2
3 5
PR490 499_0402_1%PR490 499_0402_1%
12
PC361
1000P_0402_50V7K
PC361
1000P_0402_50V7K
12
PR488 0_0402_5%PR488 0_0402_5%
12
PC364
1U_0603_16V6K
PC364
1U_0603_16V6K
1 2
PR510
499_0402_1%
@
PR510
499_0402_1%
@
1 2
PC355
10U_1206_25V6M
PC355
10U_1206_25V6M
12
PC360
0.01U_0402_50V7K
PC360
0.01U_0402_50V7K
12
PC349
1000P_0402_50V7K
PC349
1000P_0402_50V7K
1 2
PR483 0_0402_5%PR483 0_0402_5%
12
PR506
100_0402_1%
PR506
100_0402_1%
1 2
PR487 0_0402_5%PR487 0_0402_5%
12
PR493
3K_0402_5%
PR493
3K_0402_5%
1 2
PQ92
TPCA8028-H_SOP-ADVANCE8-5
PQ92
TPCA8028-H_SOP-ADVANCE8-5
4
1
2
3 5
PR520
1K_0402_1%
PR520
1K_0402_1%
12
PR491
0_0603_5%
PR491
0_0603_5%
12
PR527 100_0402_1%
@
PR527 100_0402_1%
@
12
PR489 0_0402_5%PR489 0_0402_5%
12
PQ86
TPCA8030-H_SOP-ADV8-5
@PQ86
TPCA8030-H_SOP-ADV8-5
@
4
5
1
2
3
PC342
2200P_0402_50V7K
PC342
2200P_0402_50V7K
12
PR498
0_0603_5%
PR498
0_0603_5%
12
PC363
1200P_0402_50V7K
PC363
1200P_0402_50V7K
1 2
PR509
0_0603_5%
PR509
0_0603_5%
12
PQ89
TPCA8028-H_SOP-ADVANCE8-5
VGA@ PQ89
TPCA8028-H_SOP-ADVANCE8-5
VGA@
4
1
2
3 5
PR524 130K_0603_1%PR524 130K_0603_1%
12
PR518
7.32K_0402_1%
PR518
7.32K_0402_1%
12
PC350
4.7U_0603_6.3V6K
PC350
4.7U_0603_6.3V6K
12
PC356
0.1U_0603_25V7K
@PC356
0.1U_0603_25V7K
@
12
PR486 0_0402_5%PR486 0_0402_5%
12
PH7
100K_0402_1%_NCP15WF104F03RC
PH7
100K_0402_1%_NCP15WF104F03RC
1 2
PR496
0_0402_5%
@PR496
0_0402_5%
@
12
PR495 0_0402_5%PR495 0_0402_5%
1 2
PH6
100K_0402_1%_NCP15WF104F03RC
PH6
100K_0402_1%_NCP15WF104F03RC
1 2
PR502
100_0402_1%
PR502
100_0402_1%
1 2
PR519
2.05K_0402_1%
PR519
2.05K_0402_1%
12
PR485 0_0402_5%PR485 0_0402_5%
12
PC345
0.1U_0603_25V7K
@
PC345
0.1U_0603_25V7K
@
12
PR497 0_0402_5%PR497 0_0402_5%
1 2
PR512
4.7_1206_5%
@
PR512
4.7_1206_5%
@
12
PQ87
TPCA8030-H_SOP-ADV8-5
PQ87
TPCA8030-H_SOP-ADV8-5
4
5
1
2
3
PR481
10_0603_5%
PR481
10_0603_5%
12
PR513
10_0402_5%
PR513
10_0402_5%
1 2
PR521
0_0402_5%
PR521
0_0402_5%
12
PC347
680P_0603_50V7K
@
PC347
680P_0603_50V7K
@
12
PR565
0_0805_5%
PR565
0_0805_5%
12
PR505 5.11K_0402_1% PR505 5.11K_0402_1%
12
PR507
0_0402_5%
PR507
0_0402_5%
1 2
PC344
1U_0603_16V6K
PC344
1U_0603_16V6K
1 2
PU27
ADP3212MNR2G_QFN48_7X7
PU27
ADP3212MNR2G_QFN48_7X7
PH0 39
SW2 27
PSI 41
DPRSLP 40
EN
1
IMON
3
CLKEN
4
COMP
7
TRDET
8
VARFR
9
VID0 48
PWRGD
2
PWM3
23
CSSUM
19
RT
15
SWFB2 28
DRVL1 31
FB
6
LLINE
17
RAMP
16
SWFB3
24
FBRTN
5
VRTT
10
TTSNS
11
PGND 30
VCC 37
VID2 46
VID6 42
SW1 34
RPM
14
SWFB1 33
DRVL2 29
CSCOMP
20
OD3
22
PVCC 32
VID4 44
VID1 47
VID3 45
CSREF
18 VID5 43
PH1 38
GND
12
IREF
13
ILIM
21
BST1 36
DRVH1 35
DRVH2 26
BST2 25
AGND
49
PR492
3K_0402_5%
PR492
3K_0402_5%
1 2
PC341
10U_1206_25V6M
PC341
10U_1206_25V6M
12
PL39
FBMA-L18-453215-900LMA90T_1812
PL39
FBMA-L18-453215-900LMA90T_1812
12
PC351 150P_0402_50V8JPC351 150P_0402_50V8J
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (PWR)
Custom
55 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (PWR)
Custom
55 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (PWR)
Custom
55 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Version change list (P.I.R. List) Page 1 of 3
for PWR
Reason for change Rev. PG# Modify List Date PhaseFixed IssueItem
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
For BOM unique. 0.1 46
0.1
0.1
0.1
54
54
52
0.1
0.1 47
0.1 49
0.1 54
0.1
54
52
NEW70 M/B LA-5891P Schematic
For BOM unique. Change PD8 from SC1SS355003(S DIO 1SS355)
to SC100001K00( DIO 1SS355 SOD323 T/R-5K) 2009-1021 to DVT
For BOM unique. For BOM unique. Delete PQ86/PQ91 SB00000HL00(S TR TPCA8030-H 1N SOP).
Add PQ87/PQ90 SB00000HL00(S TR TPCA8030-H 1N SOP). 2009-1021 to DVT
For UMA Arrandale CPU
commond design.
For UMA Arrandale CPU, we just only pop 1 HS MOS
and 1 LS MOS. Delete PQ89/PQ93 SB00000GL00(S TR TPCA8028-H 1N SOP) 2009-1021 to DVT
For VTT Power rail commond design. For VTT Power rail commond design, we pop 1 HS MOS
and 1LS MOS. Delete PQ95 SB00000GL00(S TR TPCA8028-H 1N SOP) 2009-1021 to DVT
CIS link error. CIS link error. Change PR500 from SD028100A00(S RES 1/16W 10 +-5% 0402)
to SD028100A80(S RES 1/16W 10 +-5% 0402) 2009-1021 to DVT
Chnage PC265 from SE107475M80(S CER CAP 4.7U 6.3V M X5R
0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)
Chnage PC284 from SE107475M80(S CER CAP 4.7U 6.3V M X5R
0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)
Chnage PC350 from SE107475M80(S CER CAP 4.7U 6.3V M X5R
0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)
BOM unique. BOM unique.
BOM unique. BOM unique.
BOM unique. BOM unique.
Chnage PC367 from SE107475M80(S CER CAP 4.7U 6.3V M X5R
0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)
BOM unique.(For Madison/Park SKU)
Change PC225/PC227 from SE153106K80(S CER CAP 10U 25V K
X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)
Change PC339/PC341 from SE153106K80(S CER CAP 10U 25V K
X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)
Change PC354/PC355 from SE153106K80(S CER CAP 10U 25V K
X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)
BOM unique. BOM unique.
BOM unique.BOM unique.
0.1
0.1
46
54
BOM unique.(For Madison/Park SKU)
+1.05VS_VTTP Cost down 1 LS MOS. +1.05VS_VTTP Cost down 1 LS MOS.
0.2 52
Delete PQ95 SB00000GL00(S TR TPCA8028-H 1N SOP )
2009-1021 to DVT
2009-1021 to DVT
2009-1021 to DVT
2009-1021 to DVT
2009-1021 to DVT
2009-1021 to DVT
2009-1029 to DVT
HW request. Because +1.05VS_VTT has voltage drop issue,
HW request, remote sense to close to PCH.
Delete PR471 SD028000080(S RES 0 0402 5%)
Delete PR473 from SD034100A80(S RES 10 0402 5%)
2009-1029 to DVT
+1.8VSP2, Using MP2121 for 1.8V
only.
No need to use LDO for +1.8V.
Delete all PU19 circiut.
49 Delete PU19 SA00001NC00 (S IC APL5913-KAC-TRL SO 8P)
+1.8VSP2, Using MP2121 for 1.8V
only.
No need to use LDO for +1.8V.
Delete all PU19 circiut.
49 Delete PR402 SD034150280, PR404 SD034120280.
Delete PC273 SE075103K80 PC275 SE000000I10
+1.8VSP2, Using MP2121 for 1.8V
only.
49
No need to use LDO for +1.8V.
Delete all PU19 circiut.
Delete PC272 SE107475K80, PC271 SE107105M80
Delete PR401 and PR403 SD028220280, PC274 SE026474K80
2009-1029 to DVT
2009-1029 to DVT
2009-1029 to DVT
Adjust +1.05VS_VTTP OCP. Because we remove a LS MOS, so OCP must adjust.
52
+VGA_COREP, efficiency issue. Increase Freq, decrease choke, to improve efficiency.
51 Change PL14 from SL200000V00 to SH000005680
Change PR196 from SD034442280 to SD034365280.
Change PR467 from SD000004O80(S RES 1/16W 2.2K +-1% 0402)
to SD034499180(S RES 1/16W 4.99K 0402 1%)
2009-1029 to DVT
+VGA_COREP, OVP issue. Becasue if PR199/PR202 pop 0ohm, it will cause OVP
when VID change from 00 to 11)
51 Change PR199/PR202 from SD028000080 to SD028100280
(S RES 1/16W 10K 0402 5%) 2009-1029 to DVT
Cost down.+VGA_COREP, cost issue.
Change PQ75/PQ78 from SB00000GL00(S TR TPCA8028-H 1N SOP)
to SB000009F80(S TR AO4456 1N SO8)
51 2009-1029 to DVT
+VGA_COREP, satndard design. +VGA_COREP, satndard design, pop 1HS MOS and 2LS MOS,
so remove one HS MOS PQ79.
51 Delete PQ79 SB000008L80 (S TR SI7686DP-T1-E3 1N
POWERPAK SO8 ) 2009-1029 to DVT
+GFX_COREP, spike issue. Because +GFX_COREP has spike voltage issue, add
schottky diode across GFXVR_EN and VS_ON to solve it.
51 Add PD17 SCS00000Z00 (S SCH DIO RB751V-40 SOD-323 ) 2009-1029 to DVT
+VGA_COREP, OCP caaculation erroe
issue.
Because VGA_CORE has 2 LS MOS, APW7138 detect LS Rdson,
so when caculate OCP, Rdson must reduce 1/2.
51 Change PR190 from SD034649180 to SD034511180
(S RES 1/16W 5.11K 0402 1%)
2009-1029 to DVT
0.2
0.2
0.2
0.2
0.2
0.2
0.2
0.2
0.2
0.2
Add PR564 SD028000080(S RES 1/16W 0 0402 5%)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (PWR)
Custom
56 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (PWR)
Custom
56 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (PWR)
Custom
56 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Version change list (P.I.R. List) Page 2 of 3 for PWR
Reason for change Rev. PG# Modify List Date PhaseFixed IssueItem
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
NEW70 M/B LA-5891P Schematic
to DVT
to DVT
to DVT
2009-1029 to DVT
CPU choke TOHO quality issue. Because TOHO has quality issue before, change to
Panasonic choke. 54
Change PL40/PL41 from SHSH00000F000 S COIL 0.36UH +-20%
SF-I104-R36 23A to SH000005680 S COIL 0.36UH +-20%
PCMC104T-R36MN1R17
0.2
+VGA_COREP, voltage change. ATI updated Park output voltage. 0.2 51 Change PR197 from SD034649280 to SD034432280.
+VGA_COREP, voltage change. ATI updated Park output voltage. 0.2 51 Chnage PR198 from SD034953180 to SD034887180.
+VGA_COREP, voltage change. ATI updated Park output voltage. 0.2 51 CHange PR201 from SD034316280 to SD034255280.
2009-1029
2009-1029
2009-1029
+1.0VSPDGPU,adjust power sequence. Because HW request that adjust power sequence,
we will follow the value which given by HW. 0.2 52 Change PC369 from SE076104K80 to SE000000K80
(S CER CAP 1U 0402 X7R)
+1.0VSPDGPU,adjust power sequence. Because HW request that adjust power sequence,
we will follow the value which given by HW. 0.2 52
+1.0VSPDGPU,adjust power sequence. Because HW request that adjust power sequence,
we will follow the value which given by HW. 0.2
Change PR530 from SD028150380 to SD034270280
(S RES 1/16W 27K 0402 1%)
52 Delete PR562 SD028220280 (S RES 1/16W 22K +-5% 0402)
+VGA_COREP, initial state unknow. When VGA_CORE start up, but VBIOS doesn't ready,
the VID is unknow, add pull down R. 0.2 51 Add PR557/PR560 SD028100280( S RES 1/16W 10K 0402 5%)
+0.75VSP,adjust power sequence. Because HW request that adjust power sequence,
we will follow the value which given by HW. 0.2 49 Change PR409 SD028000080 to SD034249280( 24.9K 0402 1%)
Change PC287 from SE076104K80 to SE000000K80
=1.8VSP, voltage too small. Because +1.8VSP drop in HW side, increase +1.8VSP. 0.2 49 Change PR405 from SD034316380(S RES 1/16W 316K +-1% 0402)
to SD034309380(S RES 1/16W 309K 0402 1%)
+GFX_COREP, spike voltage issue. Because GFX_COREP has spike voltage issue, originally
we add a schottcky diode to solve it, but Intel's
command is that do not add it, because of overdriving,
so delete it now.
0.3 53 Delete PD17 SCS00000Z00( S SCH DIO RB751V-40 SOD-323)
2009-1029 to DVT
to DVT
2009-1029
2009-1029
2009-1029
to DVT
to DVT
2009-1104
to DVT
2009-1029
2009-1029
to DVT
to DVT
+GFX_COREP, EMI request. EMI request to add snubber. 0.3 53
+1.05VS_VTTP, EMI request. EMI request to add snubber. 0.3 52 Add PR465 SD001470B80(S RES 1/4W 4.7 +-5% 1206)
Add PC332 SE025681K80(S CER CAP 680P 50V K X7R 0603)
Add PR268 SD001470B80(S RES 1/4W 4.7 +-5% 1206)
Add PC199 SE025681K80(S CER CAP 680P 50V K X7R 0603)
+VGA_COREP, EMI request. EMI request to add snubber.
0.3 51 Add PC171 SE025681K80(S CER CAP 680P 50V K X7R 0603)
Add PR191 SD001470B80(S RES 1/4W 4.7 +-5% 1206)
+1.5VP, EMI request. EMI request to add snubber. 0.3 50
Add PR415 SD001470B80(S RES 1/4W 4.7 +-5% 1206)
Add PC294 SE025681K80(S CER CAP 680P 50V K X7R 0603)
Charger, EMI request. EMI request to add snubber. 0.3 47 Add PR370 SD001470B80(S RES 1/4W 4.7 +-5% 1206)
Add PC262 SE074681K80 (S CER CAP 680P 50V K X7R 0402)
CPU_COREP, transient, load line
modify.
CPU_COREP, transient, load line
modify. 0.3 54 Change PR524/PR525 from SD014120380 to SD014130380.
Change PR501 from SD034536180 to SD034549180
Change PC362 from SE074391K80 to SE074681K80
Change PL40/PL41 from SH000005680 to SH12036BM00.
2009-1104 to DVT
2009-1104 to DVT
2009-1104 to DVT
2009-1104 to DVT
2009-1104 to DVT
2009-1104 to DVT
+VSBP, EMI request. EMI request to add cap to reduce EMI noise on B+ 0.3 45 Add PC221 SE000005Z80 S CER CAP .22U 25V K X7R 0603.
Add PC222 SE042104K80 S CER CAP .1U 25V K X7R 0603 2009-1104 to DVT
+1.8VSP BOM error. Loss +1.8VSP enable circiut. 0.3 49 Add PR401 SD014220280 S RES 1/16W 22K 0402 5%
Add PC274 SE026474K80 S CER CAP 0.47U 16V K X7R 0603 2009-1104 to DVT
+VGA_COREP, output voltage change. Because ATI change Park output voltage, we saperate
Park and Madison by PAK@ and MAD@. And Change Madison
X63 BOM.
0.4 51 Change PR197 from SD034432280 to SD034681280.
Chnage PR198 from SD034887180 to SD034953180.
Change PR201 SD034255280 to SD034316280. to DVT2009-1113
+CPU_COREP, power measure. Because HW want to measure CPU_CORE IC power loss,
Add 0805 R to saperate +5VS. 0.4 54 Add PR565 SD002000080 S RES 1/8W 0 +-5% 0805 2009-1113 to DVT
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (PWR)
Custom
57 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (PWR)
Custom
57 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (PWR)
Custom
57 59Tuesday, December 29, 2009
2007/09/20 2010/08/01
Compal Electronics, Inc.
Version change list (P.I.R. List) Page 3 of 3 for PWR
Reason for change Rev. PG# Modify List Date PhaseFixed IssueItem
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
NEW70 M/B LA-5891P Schematic
+CPU_COREP, IMON design change. Intel release IMON RC time constant new request,
change PC348 to 0.068u to meet spec. 0.4 54 2009-1113 to DVT
Change PC348 from SE076103K80 S CER CAP .01U 16V K X7R 0402
to SE000003J80 S CER CAP 0.068U 16V K X7R 0402
+CPU_COREP, cost issue. SF000000G80 will cost up, change to SF22004M210. 0.4 54 Change PC343 from SF000000G80 to SF22004M210. 2009-1113 to DVT
+3V/+5V cost issue. Because Nippon cost up thier OS-CON cap, so we change
Nippon cap to Sanyo cap by sourcer request.
0.5 46 Change PC233/PC237 from SF22001M300 S ELE CAP 220U 6.3V M
F60(6.3X5.7) PXC to SF22001M200 S ELE CAP 220U 6.3V M B
C6 SVPC ESR15
2009-1118 to DVT
+1.05VS_VTTP choke unique to +1.5VP.+1.05VS_VTTP issue. Change PL38 from SH000008V80 S COIL 1UH +-20% PCMB103E-1R0MS
20A to SH000009U00 S COIL 1UH +-20% FDUE1040D-1R0M=P3 21.3A
2009-1118 to DVT0.5 52
+VGA_COREP 2nd source issue. In order to phase in 2nd source of APW7138, must add
Pin6 components to meet ISL6268 reqirement.
0.6 51
Add PC172 SE071220J80 S CER CAP 22P 50V J NPO 0402
Add PC174 SE075682K80 S CER CAP 6800P 25V K X7R 0402
Add PR195 SD034909280 S RES 1/16W 90.9K 0402 1%
2009-1208 to PVT
In order to phase in 2nd source of APW7138, must add
Pin6 components to meet ISL6268 reqirement.
+VGA_COREP 2nd source issue.
0.6 51
Change location PU23 to PU998.
2009-1208 to PVT
+1.05VS_VTTP 2nd source issue. In order to phase in 2nd source, change ISL6268 to
APW7138.
0.6 52
Change PU26 from SA00001HT80 S IC ISL6268CAZ-T SSOP 16P
to PU999 SA00002O600 S IC APW7138NITRL SSOP 16P
2009-1208 to PVT
+1.05VS_VTTP 2nd source issue. APW7138 needn't pop PC335.
0.6 52
Delete PC335 SE075103K80 S CER CAP .01U 25V K X7R 0402
and change location to PC999.
2009-1208 to PVT
HDD LED flash issue. HDD LED will flash when plug in adapter, because
+3VS rise a little. HW request add PC224 to solve it.
0.6 45 Add PC224 SE000000K80 S CER CAP 1U 6.3V K X5R 0402 2009-1208 to PVT
HDD LED flash issue. If add PC224, must change PR330 from 0 to 1K to avoid
SPOK pin fail. that is add a current limit R on SPOK pin.
0.6 45 Chnage PR330 from SD028000080 to SD028100180. 2009-1208 to PVT
BOM error. +1.8VSP choke use wrong material.
0.6 49 Change PL30 from SH000006I80 S COIL 2.2UH +-20% PCMC063T
-2R2MN 8A to SH000009Q00 S COIL 2.2UH 20% MSCDRI-74A-
2R2M-E 6.5A
2009-1208 to PVT
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (HW)
Custom
58 59Friday, January 08, 2010
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (HW)
Custom
58 59Friday, January 08, 2010
2007/09/20 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
1.0
PIR (HW)
Custom
58 59Friday, January 08, 2010
2007/09/20 2010/08/01
Compal Electronics, Inc.
NEW70 M/B LA-5891P Schematic
A --> B Change List
1012:---------------------------
Page 29,30 Update F1,F2 symbol to SP04301P120(F_SMD1812P110TF)
Page 36,38 C789,C788,C684 symbol update (have pin define)
Page 31, U3 P/N change from SA00001RM00 to SA00003O900
1102:---------------------------
Page 7,8 C97,C675,C134,C136,C251,C268,C541,C667 symbol update from SGA00002380 to SGA00002U00
Page 23. Add C609 0.1u_0402(SE076104K80) R739 24K_0402(SD034240280) fix +3VSDGPU Ramp up issue
Page 17,35 Add 1 more USB trace to 3G/B connector from PCH USB20_P10 & USB20_N10
1103:---------------------------
Page 43 R200 change symbol from 22_0402_5% to 22_0603_5%
Page 39 SW1,SW4 BOM structure change to @
Page 36 C789.2 power source +3VS change to +3VALW
1104:---------------------------
Page 8, Add C797,C798,C799,C800 0.1u_0402 at between +1.5V&+1.5V_1(Intel suggest)
Page 15,37 U41.F3 modify net from GPIO62 to susclk
Page 37 Add R740(@) close U32.123
1105:---------------------------
Page 8 R98 change from 4.7K_0402_5% to 330ohm_0402_5% (Intel feekback VGFX_CORE issue solution)
1109:---------------------------
Page 23 Change R717,R718,R720,R509 BOM structure from VGA@ to @ (Madison&Park prodution remove JTAG option2)
Page 24 Change R64 BOM structure from @ to VGA@ (Madison&Park prodution remove JTAG option2)
Page 23 Remove and short R729 (A2VDD)
Page 23 Change C600,C172,C599 BOM structure from VGA@ to @ (+A2VDD)
Page 23 Remove and short L6 (+A2VDDQ)
Page 26 Remove and short R730,R731,R732,R733,R734,R735,R736,R737,R738, (DPB,DPC,DPD power source)
Page 37 Add R508 100K_0402 Pull down to GND(EC E51TXD_P80DATA)(fix Intel WLAN Card reset issue)
RF request:---------------------------
Page 35 Add C801 (SE071470J80 47P_0402) and C173(SE000005T80 10U_0603)(+3VS_WWAN)
Page 23 Remove R508 (100_0402) change to C802(@) (12P_0402_50V8J)(SE071120J80) (VGA_CLK_27M)
Page 29 Add two shunt C804,C803 12P_0402_50V8J(SE071120J80)(P31.DDC to HDMI conn)
Page 29 Add two shunt C805,C806 22P_0402_50V8J(SE071220J80)(P29.LCD Conn)
pop R403(47_0402) and C516 (22P_0402)(CLK_PCI_LPC)
pop R163 (10_0402)and C319 (10P_0402) (CLK_BUF_ICH_14M)
EMI request:---------------------------
Page 36 POP D26, CM1293-04SO(SC300000O00)
Page 38,40,41 POP D18,D19,D10,D9,D11,D28,D30 PJDLC05C(SCA00001100)
1110:---------------------------
Page 38 Add Q53(ACIN_LED#)
1111:---------------------------
Page 40 C775,C776,C777,C778 change Symbol from SE093475K80(4.7U_0805) to SE107475M80(4.7U_0603)
Page 38 R341,R343 100_0402_5% change to 680_0402_5%(BLUE LED Bright)
Page 38 R342,R344 300_0402_5% change to 3.9K_0402_5%(Orange LED Bright)
1113:---------------------------
Page 8 R98 change from 330_0402_5% to 470_0402_5%(SD028470080)
Page 23 Change back R717,R718,R720,R509 BOM structure from @ to VGA@ (Madison&Park prodution remove JTAG option2)
Page 24 Change back R64 BOM structure from VGA@ to @ (Madison&Park prodution remove JTAG option2)
1116:---------------------------
Page 13 U41 change P/N from SA00003N700 to SA00003N7B0
Page 34 T16 change P/N from SP050006C00 to SP050006B00
1117:---------------------------
Page 58 Add HW PIR
B --> C Change List
1211:---------------------------
ADD C807,C808 1000P_0402(SE074102K80) LAN EMI
ADD C610 0.1U_0402 Y5V(SE070104Z80) VGFX_CORE EMI
ADD C809 C810 0.1U_0402 Y5V(SE070104Z80) +1.5V EMI
1211B:---------------------------
Add U32.36 WLAN_LED# (output)
Add U32.91 3G_LED# (output)
Add U32.85 WWAN_LED# (input)
1214:---------------------------
ADD R735 For U24 power source +3VS (POP)
ADD R736 For U24 power source +5VS (@)
1215:---------------------------
ADD R737 asmedia CLK-
ADD R738 asmedia CLK+
U24 PN change to SA00000U500 (74AHC1G125GW_SOT353-5)
1216:---------------------------
C465 change BOM structure to @(3G 150U)
R41 change BOM structure to @(CRT DET)
Q20 change BOM structure to @(CRT DET)
R343,R341 change to 2.2K_0402_5%(SD028220180) (LED)
R334 change to 249K_0402_1%(SD034249380)
1217:---------------------------
R253 2.2K_0402_5% change to @
R252 2.2K_0402_5% change to UMAHD@
R343 change to 2.2K_0402_5%(7080@) 680_0402_5%(90@)
R344 change to 3.9K_0402_5%(7080@) 680_0402_5%(90@)
R341 change to 2.2K_0402_5%(7080@) 680_0402_5%(90@)
R342 change to 3.9K_0402_5%(7080@) 680_0402_5%(90@)
1219:
R382 change to 18K_0402(SD028180280)(Board ID)
R389 ADD 100K_0402_5%(SD028100380) PH +3VALW(Board ID)
1223:
R157 change to R167 10K_0402_5% (GPIO66: L:6L H:8L)
GPIO21 define to Project ID (L:NEW50/70/80/90 H:NEW71/91)
1209:---------------------------
R679 change BOM structure to @
D13,D15 change BOM structure to @
Change R717,R718,R720,R509 BOM structure from VGA@ to @ (Madison&Park prodution remove JTAG option2)
Change R64 BOM structure from @ to VGA@ (Madison&Park prodution remove JTAG option2)
Add R729 0_0402(SD028000080,@)
Add R730 0_0402(SD028000080,@) LOCAL_DIM for Panel new feature
Add R731 0_0402(SD028000080,@) COLOR_ENG_EN for Panel new feature
Add R732 100K_0402(SD028100380)LOCAL_DIM PD to GND
Add R733 100K_0402(SD028100380)COLOR_ENG_EN PD to GND
Q53 change BOM structure to @
ADD Q54 2N7002DWH_SOT363-6(SB00000AR10) for AC PLUG HDD LED flash issue
DEL U16 for AC PLUG HDD LED flash issue
C97,C134,C136,C251,C541,C268,C675,C667 symbol update from SGA00002U00 to SGA00001Q80
C775,C776,C777,C778 change P/N SE107475M80 to SE107475K80(4.7U_0603_6.3V6K)
R272(100K PU +3VS) change BOM structure to @
Add U32.85 WWAN_LED# (input)
Add U32.17 MINI1_LED# (input)
ADD R734 PD to GND (fix CPT Panel Flash issue)
C --> MP Change List
1228:
MB PCB P/N (DA80000H700)change to (DAZ0C900100)
Q5,Q9,Q16,Q19,Q21,Q22,Q26,Q27,Q35,Q40,Q47,Q54 change SB00000AR10 to SB00000D900
DEL D10 (Int. MIC ESD Diode PASS Can remove)
R382 change to 18K_0402_5%(SD028180280 Board ID rev0.3)
DEL R667,R668(SD028000080) USb common mode choke
DEL R167,(SD028100280)(GPIO66 PH 8L,PD 6L) 10K_0402_5%
ADD R157 (SD028100280)(GPIO66 PH 8L,PD 6L) 10K_0402_5%
ADD R389 (SD028100380)(Board ID)100K_0402_5%
ADD L68(SM070001600 12ohm bead) USB common mode choke
Modify U24 Symbol
0104:
ADD R350 100K_0402_5%(SD028100380)(3G PH +3VS_WWAN)
0107:
Q5,Q9,Q16,Q19,Q21,Q22,Q26,Q27,Q35,Q40,Q47,Q54 change SB00000D900 to SB00000DH00
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Option Component
Custom
59 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Option Component
Custom
59 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
NEW70 M/B LA-5891P Schematic
1.0
Option Component
Custom
59 59Tuesday, December 29, 2009
2008/08/10 2010/08/01
Compal Electronics, Inc.
0_0805_5%: SD002000080
15P_0402_50V8J: SE071150J80
12P_0402_50V8J: SE071120J80
CRT Option Components
LA-5891P MB with Small Board Rev1: DAZ0C900100
PCB
LA-5891P MB Rev1: DA80000H710
LA-5891P MB Rev0: DA80000H700
X76
VGA
PARK XT M2 A11: SA00003MC10
X76198BOL01 VRAM 512M SAM NEW70
X76198BOL02 VRAM 512M HYN NEW70
X76198BOL03 VRAM 1G SAM NEW70
X76198BOL04 VRAM 1G HYN NEW70
Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V )
Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)
Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)
Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V )
PCH SKU Option
GPIO19
X76198BOL05 VRAM 512M AMD NEW70
X76198BOL06 VRAM 1G AMD NEW70
AMD :SA00003PF10
(S IC D3 64M16/800 23EY2387MB-12 PG-TFBGA 96P 1.5V)
AMD :SA00003PF10
(S IC D3 64M16/800 23EY2387MB-12 PG-TFBGA 96P 1.5V)
NEW90 LED Option
ZZZ
X76198BOL06
X766@
ZZZ
X76198BOL06
X766@
2 1
R344 680_0402_5%
5090@2 1
R344 680_0402_5%
5090@1
2
C592
15P_0402_50V8J
DIS@
1
2
C592
15P_0402_50V8J
DIS@
2 1
R259 10K_0402_5%
UMAO@
2 1
R259 10K_0402_5%
UMAO@
2 1
L47 0_0805_5%DIS@
2 1
L47 0_0805_5%DIS@U34
216-0774007 A11 PARK XT M2
PARK@
U34
216-0774007 A11 PARK XT M2
PARK@
1
2
C607
15P_0402_50V8J
DIS@
1
2
C607
15P_0402_50V8J
DIS@
1
2
C593
12P_0402_50V8J
DIS@
1
2
C593
12P_0402_50V8J
DIS@
ZZZ
LA-5891P REV1 M/B
ZZZ
LA-5891P REV1 M/B
1
2
C603
12P_0402_50V8J
DIS@
1
2
C603
12P_0402_50V8J
DIS@
2 1
R341 680_0402_5%
5090@2 1
R341 680_0402_5%
5090@
ZZZ
X76198BOL04
X764@
ZZZ
X76198BOL04
X764@
ZZZ
X76198BOL05
X765@
ZZZ
X76198BOL05
X765@
ZZZ
X76198BOL01
X761@
ZZZ
X76198BOL01
X761@
2 1
R343 680_0402_5%
5090@2 1
R343 680_0402_5%
5090@
2 1
L38 0_0805_5%DIS@
2 1
L38 0_0805_5%DIS@
1
2
C567
15P_0402_50V8J
DIS@
1
2
C567
15P_0402_50V8J
DIS@
2 1
L40 0_0805_5%DIS@
2 1
L40 0_0805_5%DIS@
ZZZ
X76198BOL02
X762@
ZZZ
X76198BOL02
X762@
ZZZ
X76198BOL03
X763@
ZZZ
X76198BOL03
X763@
2 1
R342 680_0402_5%
5090@2 1
R342 680_0402_5%
5090@
1
2
C569
12P_0402_50V8J
DIS@
1
2
C569
12P_0402_50V8J
DIS@
www.s-manuals.com

Navigation menu