Globalscale Technologies GTIMW300WFL GTI-MW300 Module User Manual

Globalscale Technologies INC GTI-MW300 Module

User manual

Download: Globalscale Technologies GTIMW300WFL GTI-MW300 Module User Manual
Mirror Download [FCC.gov]Globalscale Technologies GTIMW300WFL GTI-MW300 Module User Manual
Document ID3274534
Application IDL+LJIEAg8KNPNvMVwcDZ+A==
Document DescriptionUser manual
Short Term ConfidentialNo
Permanent ConfidentialNo
SupercedeNo
Document TypeUser Manual
Display FormatAdobe Acrobat PDF - pdf
Filesize36.76kB (459440 bits)
Date Submitted2017-02-01 00:00:00
Date Available2017-02-01 00:00:00
Creation Date2017-02-01 21:56:23
Producing SoftwareAcrobat Distiller 7.0 (Windows)
Document Lastmod2017-02-01 09:16:34
Document TitleUser manual
Document CreatorPScript5.dll Version 5.2
Document Author: Administrator

GTI_MW300_L Applications
WLAN Microcontroller IEEE 802.11 b/g/n (Rev1.0 )
1. General Description
The GTI‐MW300L is a high performance, low‐power WLAN WiFi Module with highly integrated System‐on‐Chip (SoC)
solution designed for a broad array of smart devices for Internet of Things (IoT),
Machine‐to‐Machine (M2M), home automation, and Smart Energy applications. A high degree of integration enables
very low system costs requiring only a single 3.3V power input, a 38.4 MHz crystal, and SPI Flash. It has been Integrated
with on board sheet metal stamping antenna and another U.FL connector optional for external antenna. The SoC
includes a full‐featured W LAN subsystem powered by proven and mature IEEE 802.11n/g/b Marvell technology. The
WLAN subsystem integrates a WLAN MAC, baseband, and direct‐conversion RF radio with integrated PA, LNA, and
transmit/receive switch. It also integrates a CPU subsystem with integrated memory to run Marvell WLAN firmware to
handle real time WLAN protocol processing to off‐load many WLAN functions from the main application CPU. The
88MW300 application subsystem is powered by an ARM Cortex‐M4F CPU that operates up to 200 MHz. The device
supports an integrated 512 KB SRAM, 128 KB mask ROM, and a QSPI interface to external Flash. An integrated Flash
Controller with a 32 KB SRAM cache enables execute In Place (XIP) support for firmware from Flash. The SoC is designed
for low‐power operation and includes several low‐power states and fast wake‐up times. Multiple power domains and
clocks can be individually shut down to save power. The SoC also has a high‐efficiency internal PA that can be operated in
low‐power mode to save power. The microcontroller and WLAN subsystems can be placed into low‐power states,
independently, supporting a variety of application use cases. An internal DC‐DC regulator provides the 1.8V rail for the
WLAN subsystem. The SoC provides a full array of peripheral interfaces including SSP/SPI/I2S (3x), UART (3x), I2C (2x),
General Purpose Timers and PWM, ADC, DAC, Analog Comparator, and GPIOs. It also includes a hardware cryptographic
engine, RTC, and Watchdog Timer. The 88MW300 includes a high speed USB On‐The‐Go (OTG) interface to enable USB
audio, video, and other applications. A complete set of digital and analog interfaces enable direct interfacing for I/O
avoiding the need for external chips. The application CPU can be used to support custom application development
avoiding the need for another microcontroller or processor.
Figure 1 Block Diagram
Key Features
Highly integrated SoC requiring very few external components for a full system operation
Multiple low‐power modes and fast wake‐up times„Full‐featured, single stream 802.11n/g/b WLAN
High‐efficiency PA with a low‐power (10 dB) mode
Cortex‐M4F application CPU for applications with integrated 512 KB SRAM and 128 KB mask ROM
Flash Controller with embedded 32 KB SRAM cache to support XIP from external SPI Flash„Secure boot
Full set of digital and analog I/O interfaces
Power Management
Power modes—active, idle, standby, sleep, shutoff, power‐down
Integrated high efficiency buck DC‐DC converter
Independent power domains
Brownout detection„Integrated POR
Wake‐up through dedicated GPIO, IRQ, and RTC
Temperature
Extended: ‐30 to 85°C
Industrial: ‐40 to 85°C
Storage: ‐55 to 125
Wireless
IEEE 802.11n/g/b, 1x1 SISO 2.4 GHz and HT20
Integrated CPU, memory, MAC, DSSS/OFDM baseband, direct conversion RF radio, encryption
Antenna diversity
CMOS and low‐swing sine wave input clock
Low‐power with deep sleep and standby modes
Pre‐regulated supplies
Integrated T/R switch, PA, and LNA
Optional 802.11n features
One Time Programmable (OTP) memory to eliminate need for external EEPROM
WLAN Rx Path
Direct conversion architecture eliminates need for external SAW filter
On‐chip gain selectable LNA with optimized noise figure and power consumption
High dynamic range AGC function in receive mode
WLAN Tx Path
Integrated PA with power control
Optimized Tx gain distribution for linearity and noise performance
WLAN Local Oscillator
Fractional‐N for multiple reference clock support
Fine channel step
WLAN Encryption
WEP 64‐ and 128‐bit encryption with hardware TKIP processing (WPA)
AES‐CCMP hardware implementation as part of 802.11i security standard (WPA2)
Enhanced AES engine performance
AES‐Cipher‐Based Message Authentication Code (CMAC) as part of the 802.11w security standard
WLAN Authentication and Privacy Infrastructure (WAPI)
IEEE 802.11 Standards
802.11 data rates of 1 and 2 Mbps
802.11b data rates of 5.5 and 11 Mbps
802.11g data rates 6, 9, 12, 18, 24, 36, 48, and 54 Mbps for multimedia content transmission
802.11g/b performance enhancements
802.11n compliant with maximum data rates up to 72.2 Mbps (20 MHz channel)
802.11d international roaming
802.11e quality of service
802.11h transmit power control
802.11i enhanced security
802.11k radio resource measurement
802.11n block acknowledgement extension
802.11r fast hand‐off for AP roaming
802.11w protected management frames
Fully supports clients (stations) implementing IEEE Power Save mode
Wi‐Fi direct connectivity
7 / 18 Microprocessor Processor
ARM Cortex‐M4F, 32‐bit
200 MHz main bus clock
Memory
128 KB ROM
512 KB RAM
Flash Controller
Supports QSPI Flash devices
Memory‐mapped access to QSPI Flash devices
32 KB SRAM cache
Digital Interfaces
3x I2S stereo (share BCK, DIN pins with PDM)
3x SPI master/slave
2x I2C master/slave
3x UART
1x QSPI
Up to 50 GPIOs
2x wake‐up pins
Analog
2‐step ADC with integrated PGA and configurable resolution/speed
12‐bit/2 MHz sample(s) for fast conversion
16‐bit/16 kHz sample/s with voice quality
8 single channels or 4 differential channels
2‐Channel or 1 differential channel DAC, 10‐bit/500 ksps
2 Analog Comparators with programmable speed/current
On‐die/off‐chip temperature sensing and battery monitor
Counters/Timers/PWM
General Purpose Timers (GPT) with LED PWM support
Real Time Clock (RTC)
CM4 system tick
Watchdog Timer
FCC Warning Statements:
This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device
may not cause harmful interference, and (2) this device must accept any interference received, including interference
that may cause undesired operation.
Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority
to operate the equipment.
NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part
15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a
residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and
used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no
guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference
to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged
to try to correct the interference by one or more of the following
measures:
‐‐ Reorient or relocate the receiving antenna.
‐‐ Increase the separation between the equipment and receiver.
‐‐ Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
‐‐ Consult the dealer or an experienced radio/TV technician for help.
FCC Radiation Exposure Statement
The modular can be installed or integrated in mobile or fix devices only. This modular cannot be installed in any portable
device, for example, USB dongle like transmitters is forbidden.
This modular complies with FCC RF radiation exposure limits set forth for an uncontrolled environment. This transmitter
must not be co‐located or operating in conjunction with any other antenna or transmitter. This modular must be
installed and operated with a minimum distance of 20 cm between the radiator and user body.
If the FCC identification number is not visible when the module is installed inside another device, then the outside of the
device into which the module is installed must also display a label referring to the enclosed module. This exterior label
can use wording such as the following: “Contains Transmitter Module FCC ID: YCJGTIMW300WFL or Contains FCC ID:
YCJGTIMW300WFL”
when the module is installed inside another device, the user manual of this device must contain below warning
statements;
1. This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:
(1) This device may not cause harmful interference.
(2) This device must accept any interference received, including interference that may cause undesired operation.
2. Changes or modifications not expressly approved by the party responsible for compliance could void the user's
authority to operate the equipment.
The devices must be installed and used in strict accordance with the manufacturer's instructions as described in the user
documentation that comes with the product
Radio Technology
: IEEE802.11b/g/n
FCC Operation frequency
IEEE 802.11b: 2412MHz—2462MHz
: IEEE 802.11g: 2412MHz—2462MHz
IEEE 802.11n HT20: 2412MHz—2462MHz
Modulation
IEEE 802.11b: DSSS(CCK,DQPSK,DBPSK)
: IEEE 802.11g: OFDM(64QAM, 16QAM, QPSK, BPSK)
IEEE 802.11n HT20: OFDM (64QAM, 16QAM, QPSK,BPSK)
Ant.
Model Name
Antenna Type
Connector
Gain (dBi)
Integrated PCB
antenna
NA
2.23
2.4 GHz WiFi antenna
PIFA antenna
TPX port to SMA
2.7
Note: The EUT has two antennas.
One of Ant. 1 or Ant.2 can be used as transmitting/receiving antenna.
The EUT supports the antenna with TX/RX SISO function only.

Source Exif Data:
File Type                       : PDF
File Type Extension             : pdf
MIME Type                       : application/pdf
PDF Version                     : 1.6
Linearized                      : No
Author                          : Administrator
Create Date                     : 2017:02:01 21:56:23+08:00
Modify Date                     : 2017:02:01 09:16:34-05:00
Title                           : 
XMP Toolkit                     : Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26
Metadata Date                   : 2017:02:01 09:16:34-05:00
Creator Tool                    : PScript5.dll Version 5.2
Format                          : application/pdf
Creator                         : Administrator
Document ID                     : uuid:ed29825c-9ae0-4bcc-9f33-273fe5253c00
Instance ID                     : uuid:4fe2083f-3361-44ec-9d93-3d70b1eb79bb
Producer                        : Acrobat Distiller 7.0 (Windows)
Page Count                      : 6
EXIF Metadata provided by EXIF.tools
FCC ID Filing: YCJGTIMW300WFL

Navigation menu