RISC V ISA Manual V2.2
The%20RISC-V%20Instruction%20Set%20Manual%20Volume%20I%20User-Level%20ISA-V2.2
The%20RISC-V%20Instruction%20Set%20Manual%20Volume%20I%20User-Level%20ISA-V2.2
User Manual: Pdf
Open the PDF directly: View PDF
Page Count: 145 [warning: Documents this large are best viewed by clicking the View PDF Link!]
- Preface
- Introduction
- RV32I Base Integer Instruction Set, Version 2.0
- RV32E Base Integer Instruction Set, Version 1.9
- RV64I Base Integer Instruction Set, Version 2.0
- RV128I Base Integer Instruction Set, Version 1.7
- ``M'' Standard Extension for Integer Multiplication and Division, Version 2.0
- ``A'' Standard Extension for Atomic Instructions, Version 2.0
- ``F'' Standard Extension for Single-Precision Floating-Point, Version 2.0
- F Register State
- Floating-Point Control and Status Register
- NaN Generation and Propagation
- Subnormal Arithmetic
- Single-Precision Load and Store Instructions
- Single-Precision Floating-Point Computational Instructions
- Single-Precision Floating-Point Conversion and Move Instructions
- Single-Precision Floating-Point Compare Instructions
- Single-Precision Floating-Point Classify Instruction
- ``D'' Standard Extension for Double-Precision Floating-Point, Version 2.0
- D Register State
- NaN Boxing of Narrower Values
- Double-Precision Load and Store Instructions
- Double-Precision Floating-Point Computational Instructions
- Double-Precision Floating-Point Conversion and Move Instructions
- Double-Precision Floating-Point Compare Instructions
- Double-Precision Floating-Point Classify Instruction
- ``Q'' Standard Extension for Quad-Precision Floating-Point, Version 2.0
- ``L'' Standard Extension for Decimal Floating-Point, Version 0.0
- ``C'' Standard Extension for Compressed Instructions, Version 2.0
- ``B'' Standard Extension for Bit Manipulation, Version 0.0
- ``J'' Standard Extension for Dynamically Translated Languages, Version 0.0
- ``T'' Standard Extension for Transactional Memory, Version 0.0
- ``P'' Standard Extension for Packed-SIMD Instructions, Version 0.1
- ``V'' Standard Extension for Vector Operations, Version 0.2
- ``N'' Standard Extension for User-Level Interrupts, Version 1.1
- RV32/64G Instruction Set Listings
- RISC-V Assembly Programmer's Handbook
- Extending RISC-V
- ISA Subset Naming Conventions
- History and Acknowledgments