Home › 25G Ethernet Intel Stratix 10 FPGA IP User Guide

25G Ethernet Intel Stratix 10 FPGA IP User Guide

File info: application/pdf · 104 pages · 950.90KB

Updated for Intel Quartus Prime Design Suite: 21.1, IP Version: 19.4.0. Describes the features and functions of this IP for Intel Stratix 10 devices. The IP implements the 25G Ethernet Consortium 25G and 50G Ethernet Specification, Draft 1.6, compactly and efficiently.

25GbE, Ethernet, Intel Stratix 10, 10GbE, transceiver PHY, FPGA, Clause 66, IEEE 802.3-2012

ug s10 25gbe

Full PDF Document

If the inline viewer fails, it will open the original document in compatibility mode automatically. You can also open the file directly.

Extracted Text

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide
Updated for Intel� Quartus� Prime Design Suite: 21.1 IP Version: 19.4.0

Subscribe Send Feedback

UG-20109 | 2021.03.29 Latest document on the web: PDF | HTML

Contents

Contents
1. About the 25G Ethernet Intel FPGA IP............................................................................ 4 1.1. Release Information...............................................................................................8 1.2. 25G Ethernet Intel FPGA IP Supported Features.........................................................9 1.3. 25G Ethernet Intel FPGA IP Core Device Family and Speed Grade Support................... 10 1.3.1. 25G Ethernet Intel FPGA IP Core Device Family Support................................ 10 1.3.2. 25G Ethernet Intel FPGA IP Core Device Speed Grade Support....................... 11 1.4. IP Core Verification.............................................................................................. 11 1.4.1. Simulation Environment............................................................................12 1.4.2. Compilation Checking............................................................................... 12 1.4.3. Hardware Testing..................................................................................... 12 1.5. Performance and Resource Utilization..................................................................... 12
2. Getting Started............................................................................................................. 15 2.1. Installing and Licensing Intel FPGA IP Cores............................................................ 15 2.1.1. Intel FPGA IP Evaluation Mode................................................................... 16 2.2. Specifying the Intel Stratix 10 IP Core Parameters and Options.................................. 18 2.3. Simulating the IP Core..........................................................................................18 2.4. Generated File Structure....................................................................................... 20 2.5. Integrating Your IP Core in Your Design.................................................................. 22 2.5.1. Pin Assignments...................................................................................... 22 2.5.2. Adding the Transceiver PLL .......................................................................22 2.5.3. Adding the External Time-of-Day Module for Variations with 1588 PTP Feature...................................................................................................25 2.5.4. Placement Settings for the 25G Ethernet Intel FPGA IP Core.......................... 27 2.6. Compiling the Full Design and Programming the FPGA.............................................. 27
3. 25G Ethernet Intel FPGA IP Parameters........................................................................28
4. Functional Description.................................................................................................. 31 4.1. 25G Ethernet Intel FPGA IP Core Functional Description............................................ 31 4.1.1. 25G Ethernet Intel FPGA IP Core TX MAC Datapath.......................................32 4.1.2. 25 GbE TX PCS........................................................................................ 34 4.1.3. TX RS-FEC.............................................................................................. 34 4.1.4. 25G Ethernet Intel FPGA IP Core RX MAC Datapath...................................... 34 4.1.5. Link Fault Signaling Interface.....................................................................39 4.1.6. 25 GbE RX PCS........................................................................................40 4.1.7. RX RS-FEC.............................................................................................. 41 4.1.8. Flow Control............................................................................................41 4.1.9. 1588 Precision Time Protocol Interfaces...................................................... 44 4.2. User Interface to Ethernet Transmission.................................................................. 53 4.2.1. Order of Transmission...............................................................................53 4.2.2. Bit Order For TX and RX Datapaths.............................................................54
5. Reset............................................................................................................................ 55
6. Interfaces and Signal Descriptions............................................................................... 56 6.1. TX MAC Interface to User Logic..............................................................................57 6.2. RX MAC Interface to User Logic..............................................................................59 6.3. Transceivers........................................................................................................61

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 2

Send Feedback

Contents
6.4. Transceiver Reconfiguration Signals........................................................................ 62 6.4.1. Accessing the Native PHY Registers in H-Tile Devices.................................... 63 6.4.2. Accessing the Native PHY Registers in L-Tile Devices..................................... 63
6.5. Avalon Memory-Mapped Management Interface....................................................... 65 6.6. PHY Interface Signals........................................................................................... 66 6.7. 1588 PTP Interface Signals....................................................................................67 6.8. Miscellaneous Status and Debug Signals................................................................. 72 6.9. Reset Signals...................................................................................................... 73
7. Control, Status, and Statistics Register Descriptions.....................................................74 7.1. PHY Registers......................................................................................................75 7.2. TX MAC Registers.................................................................................................77 7.3. RX MAC Registers................................................................................................ 78 7.4. Pause/PFC Flow Control Registers...........................................................................79 7.5. Statistics Registers...............................................................................................84 7.5.1. TX Statistics Registers.............................................................................. 85 7.5.2. RX Statistics Registers.............................................................................. 88 7.6. 1588 PTP Registers.............................................................................................. 92 7.7. TX Reed-Solomon FEC Registers............................................................................ 94 7.8. RX Reed-Solomon FEC Registers............................................................................ 95
8. Debugging the Link....................................................................................................... 96 8.1. Error Insertion Test and Debugging........................................................................ 97
9. 25G Ethernet Intel Stratix 10 FPGA IP User Guide Archives.......................................... 98
10. Document Revision History for the 25G Ethernet Intel Stratix 10 FPGA IP User Guide....................................................................................................................... 99

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 3

UG-20109 | 2021.03.29 Send Feedback

1. About the 25G Ethernet Intel FPGA IP

Figure 1.

The 25G Ethernet Intel FPGA IP implements the 25G & 50G Ethernet Specification, Draft 1.6 from the 25 Gigabit Ethernet Consortium and the IEEE 802.3by 25Gb Ethernet specification. The IP includes an option to support unidirectional transport as defined in Clause 66 of the IEEE 802.3-2012 Ethernet Standard. The MAC client side interface for the 25G Ethernet Intel FPGA IP is a 64-bit Avalon� streaming interface. It maps to one 25.78125 Gbps transceiver. The IP optionally includes the IEEE 802.3-2018 Clause 108 Reed-Solomon forward error correction (RS-FEC) for support of IEEE802.3-2018 Clause 107 25GBASE-R PCS. IEEE 802.3 Clause 73 AutoNegotiation and IEEE 802.3 Clause 74 CR/KR-FEC are not supported. Transceiver interface to 25GBASE-SR optical Physical Medium Dependent (PMD) transceiver is supported.

The IP provides standard media access control (MAC) and physical coding sublayer (PCS), Reed-Solomon Forward Error Correction (RS-FEC), and PMA functions shown in the following block diagrams. The PHY comprises the PCS, optional RS-FEC, and elective PMA.

25G Ethernet MAC, PCS, and PMA IP Block Diagram

pll_ref_clk 644.53125 MHz/322.265625 MHz

ATX PLL

clk_txmac

25G Ethernet Top Level

390.625 MHz

clk_ref

tx_serial_clk 12.890625 GHz

Avalon Streaming

TX Client Interface

Adapter

MAC

TX PCS

TX RS-FEC (optional)

Hard PMA 25.78125 Gbps

TX Serial Interface

Avalon Memory-Mapped Management Interface
System Resets
Avalon Streaming RX Client Interface
clk_rxmac

RX Adapter

CSR

Reset

Reconfiguration Interface

MAC

PCS

390.625 MHz

RX RS-FEC (optional)

Hard PMA 25.78125 Gbps

RX Serial Interface

clk_ref 644.53125 MHz/322.265625 MHz

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, eASIC, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

ISO 9001:2015 Registered

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29

Figure 2. Figure 3.

10G/25G Ethernet MAC, PCS, and PMA IP Block Diagram

clk_txmac

25G Ethernet Top Level

pll_ref_clk 644.53125 MHz/322.265625 MHz 390.625 MHz (25G) / 156.25 MHz (10G)

ATX PLL ATX PLL (25G) (10G) clk_ref

Avalon Streaming

TX Client Interface

Adapter

MAC

TX PCS

TX RS-FEC (optional)

Hard PMA 25.78125 Gbps/10.3125 GHz

tx_serial_clk 12.890625 GHz tx_serial_clk 5.15625 GHz
TX Serial Interface

Avalon Memory-Mapped Management Interface
System Resets
Avalon Streaming RX Client Interface
clk_rxmac

RX Adapter

CSR

Reset

Reconfiguration Interface

RX MAC

RX PCS

RX RS-FEC (optional)

390.625 MHz (25G) / 156.25 MHz (10G)

Hard PMA 25.78125 Gbps/10.3125 GHz

RX Serial Interface

clk_ref 644.53125 MHz/322.265625 MHz

25G Ethernet MAC and PCS IP Block Diagram

pll_ref_clk 644.53125 MHz/322.265625 MHz

ATX PLL

tx_serial_clk 12.890625 GHz

To external PHY

clk_txmac

25G Ethernet Top Level

390.625 MHz

tx_clkout

Avalon Streaming

TX Client Interface

Adapter

MAC

TX PCS

TX RS-FEC (optional)

tx_parallel_data[63:0] tx_control_phy[1:0]

Avalon Memory-Mapped Management Interface
System Resets
Avalon Streaming RX Client Interface
clk_rxmac

RX Adapter

CSR

Reset

MAC

PCS

390.625 MHz

RX RS-FEC (optional)

rx_parallel_data[63:0] rx_control_phy[1:0]
rx_clkout

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 5

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29

Figure 4.

10G/25G Ethernet MAC and PCS IP Block Diagram

pll_ref_clk 644.53125 MHz/322.265625 MHz

ATX PLL tx_serial_clk (25G) 12.890625 GHz

Towards external PHY

ATX PLL (10G)

tx_serial_clk 5.15625 GHz

Towards external PHY

clk_txmac

25G Ethernet Top Level

390.625 MHz (25G) / 156.25 MHz (10G)

tx_clkout

Avalon Streaming

TX Client Interface

Adapter

MAC

TX PCS

TX RS-FEC (optional)

tx_parallel_data[63:0] tx_control_phy[1:0]

Note:

Avalon Memory-Mapped Management Interface
System Resets

CSR

Reset

Avalon Streaming RX Client Interface
clk_rxmac

RX Adapter

RX MAC

RX PCS

RX RS-FEC (optional)

390.625 MHz (25G) / 156.25 MHz (10G)

rx_parallel_data[63:0] rx_control_phy[1:0]
rx_clkout

1. To configure the IP between 10G and 25G, follow the reconfiguration sequence as defined in the L- and H-Tile Transceiver PHY User Guide. For simplification, refer to the reconfiguration sequencer module from the design example, which is not part the IP.
2. For MAC + PCS core variant, follow the reset sequence guideline as defined in Recommended Reset Sequence of the L- and H-Tile Transceiver PHY User Guide to ensure the 25G Ethernet Intel FPGA IP is having a proper reset sequence.
The following block diagram shows an example of a network application with 25G Ethernet Intel FPGA IP MAC and PHY.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 6

Send Feedback

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29

Figure 5.

Example Network Application
FPGA Network Interface and Packet Processor, Frame Multiplexer, and Cross Connect

Ethernet Switch CPU Farm NPU Farm
OTN Cross Connect (Optional)

HiGig PCIe Interlaken OTN
HiGig PCIe Interlaken OTN

Custom Aggregation Packet Processing
Monitoring Frame Multiplexing

25GbE MAC + PHY
25GbE MAC + PHY

QSFP28 25 Gbps CFP4

QSFP28 CFP4

25 Gbps

Security Processor

Memory

Related Information � 25 Gigabit Ethernet Consortium � L- and H-Tile Transceiver PHY User Guide � 25G Ethernet Intel� Stratix� 10 FPGA IP Design Example User Guide

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 7

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29

1.1. Release Information

Intel� FPGA IP versions match the Intel Quartus� Prime Design Suite software versions until v19.1. Starting in Intel Quartus Prime Design Suite software version 19.2, Intel FPGA IP has a new versioning scheme.

The Intel FPGA IP version (X.Y.Z) number can change with each Intel Quartus Prime software version. A change in:

� X indicates a major revision of the IP. If you update the Intel Quartus Prime software, you must regenerate the IP.
� Y indicates the IP includes new features. Regenerate your IP to include these new features.
� Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Table 1.

25G Ethernet Intel FPGA IP Core Current Release Information

Item IP Version Intel Quartus Prime Version Release Date Ordering Codes

Description
19.4.0
20.1
2020.04.13
Variations without 1588 PTP option and without FEC option: IP-25GEUMACPHY (IPR-25GEUMACPHY for renewal) Variations with 1588 PTP option and without FEC option: IP-25GEUMACPHYF (IPR-25GEUMACPHYF for renewal) Variations without 1588 PTP option and with FEC option: IP-25GEUMACPHYFC (IPR-25GEUMACPHYFC for renewal) Variations with 1588 PTP option and with FEC option: IP-25GEUMACPHYFFC (IPR-25GEUMACPHYFFC for renewal)

Related Information
25G Ethernet Intel FPGA IP Release Note Describes changes to the IP in a particular release.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 8

Send Feedback

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29
1.2. 25G Ethernet Intel FPGA IP Supported Features
The 25G Ethernet Intel FPGA IP is designed to the 25G & 50G Ethernet Specification, Draft 1.6 from the 25 Gigabit Ethernet Consortium and designed to the IEEE 802.3by 25Gb Ethernet specification, as well as the IEEE 802.3ba-2012 High Speed Ethernet Standard available on the IEEE website (www.ieee.org). The MAC provides RX cutthrough frame processing to optimize latency. The IP supports the following features: � PHY features:
-- IEEE 802.3-2018 Ethernet Standard Clause 107 for 25GBASE-R and Clause 49 for 10GBASE-R compliant soft PCS logic that interfaces seamlessly to Intel Stratix� 10 FPGA 25.78125 gigabits per second (Gbps) or 10.3125 Gbps serial transceivers.
-- Support for dynamic reconfiguration between the Ethernet data rates of 25.78125 Gbps and 10.3125 Gbps.
-- IEEE 802.3-2018 Ethernet Standard Clause 108 optional soft Reed-Solomon forward error correction (RS-FEC).
-- IEEE 802.3-2018 Ethernet Standard Clause 109 elective physical medium attachment (PMA) for interface to 25GBASE-SR optical PMD transceiver.
-- Supports adaptive mode for RX PMA Adaptation. � Frame structure control features:
-- Support for jumbo packets, defined as packets greater than 1500 bytes. -- Receive (RX) CRC removal and pass-through control. -- Transmit (TX) CRC generation and insertion. -- RX and TX preamble pass-through option for applications that require
proprietary user management information transfer. -- TX automatic frame padding to meet the 64-byte minimum Ethernet frame
length. � Frame monitoring and statistics:
-- RX CRC checking and error reporting. -- RX malformed packet checking per IEEE specification. -- Optional statistics counters. -- Optional fault signaling detects and reports local fault and generates remote
fault, with IEEE 802.3ba-2012 Ethernet Standard Clause 46 support. -- Unidirectional transport as defined in Clause 66 of the IEEE 802.3-2012
Ethernet Standard. � Flow control:
-- Standard IEEE 802.3 Clause 31 and Priority-Based IEEE 802.1Qbb flow control.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 9

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29

� Precision Time Protocol support:
-- Optional support for the IEEE Standard 1588-2008 Precision Clock Synchronization Protocol (1588 PTP). This feature supports PHY operating speed with a constant timestamp accuracy of � 4 ns and a dynamic timestamp accuracy of � 1 ns.
� Debug and testability features:
-- Programmable serial PMA local loopback (TX to RX) at the serial transceiver for self-diagnostic testing.
-- TX error insertion capability.
-- RSFEC TX error injection capability.
-- Optional access to Native PHY Debug Master Endpoint (NPDME) for serial link debugging or monitoring PHY signal integrity.
� User system interfaces:
-- Avalon memory-mapped management interface to access the IP control and status registers.
-- Avalon streaming data path interface connects to client logic.
-- Configurable ready latency of 0 or 3 clock cycles for Avalon streaming TX interface.
-- Hardware and software reset control.
For a detailed specification of the Ethernet protocol refer to the IEEE 802.3 Ethernet Standard.
Related Information
IEEE website The IEEE 802.3 Ethernet Standard is available on the IEEE website.

1.3. 25G Ethernet Intel FPGA IP Core Device Family and Speed Grade Support

1.3.1. 25G Ethernet Intel FPGA IP Core Device Family Support

Table 2.

Intel FPGA IP Core Device Support Levels

Device Support Level

Definition

Advance

The IP core is available for simulation and compilation for this device family. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP core for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (datapath width, burst depth, I/O standards tradeoffs).

Preliminary

The IP core is verified with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. It can be used in production designs with caution.

Final

The IP core is verified with final timing models for this device family. The IP core meets all functional and timing requirements for the device family and can be used in production designs.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 10

Send Feedback

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29

Table 3.

25G Ethernet Intel FPGA IP Core Device Family Support
Shows the level of support offered by the 25G Ethernet Intel FPGA IP core for each Intel FPGA device family.

Device Family

Support

Intel Stratix 10

Final

Other device families

No support

Related Information
Timing and Power Models Reports the default device support levels in the current version of the Quartus Prime Pro Edition software.

1.3.2. 25G Ethernet Intel FPGA IP Core Device Speed Grade Support

Table 4.

Supported Device Speed Grades

IP Core 25G Ethernet Intel FPGA IP

Device Family Intel Stratix 10 L- and H-tile (1) (2)

Supported Speed Grades
� Transceiver speed grade: -1 or -2 � Core speed grade: -1 and -2

Related Information
Stratix 10 GX/SX Device Overview Provides more information on the sample ordering code and available options for Intel Stratix 10 devices.

1.4. IP Core Verification
To ensure functional correctness of the 25G Ethernet Intel FPGA IP core, Intel performs extensive validation through both simulation and hardware testing. Before releasing a version of the 25G Ethernet Intel FPGA IP core, Intel runs comprehensive regression tests in the current version of the Intel Quartus Prime Pro Edition software.
Intel verifies that the current version of the Intel Quartus Prime Pro Edition software compiles the previous version of each IP core. Any exceptions to this verification are reported in the Intel FPGA IP Release Notes. Intel does not verify compilation with IP core versions older than the previous release.
Related Information
� Knowledge Base Issues for IP core Exceptions to functional correctness are documented in the 25G Ethernet Intel FPGA IP core errata.
� 25G Ethernet Intel FPGA IP Release Notes
� Intel Quartus Prime Design Suite Update Release Notes Includes changes in minor releases (updates).

(1) Only Intel Stratix 10 devices ending with "VG", VGS3", and "LG" suffixes in the part number are supported.
(2) Intel Stratix 10 devices with both E- and H-tile transceivers are supported. However, the IP core can only utilize the H-tile transceiver.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 11

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29

1.4.1. Simulation Environment
Intel performs the following tests on the 25G Ethernet Intel FPGA IP core in the simulation environment using internal and third-party standard bus functional models (BFM): � Constrained random tests that cover randomized frame size and contents. � Assertion based tests to confirm proper behavior of the IP core with respect to the
specification. � Extensive coverage of our runtime configuration space and proper behavior in all
possible modes of operation.
1.4.2. Compilation Checking
Intel performs compilation testing on an extensive set of 25G Ethernet Intel FPGA IP core variations and designs to ensure the Intel Quartus Prime Pro Edition software places and routes the IP core ports correctly.
1.4.3. Hardware Testing
Intel performs hardware testing of the key functions of the 25G Ethernet Intel FPGA IP core using internal loopback and standard 25 Gbps Ethernet network test equipment. The hardware tests also ensure reliable solution coverage for hardware related areas such as performance, link synchronization, and reset recovery.

1.5. Performance and Resource Utilization

The following table shows the typical device resource utilization for selected configurations using the current version of the Intel Quartus Prime software. With the exception of M20K memory blocks, the numbers of ALMs and logic registers are rounded up to the nearest 100. The timing margin for this IP core is a minimum of 15%.

Table 5.

IP Core Variation Encoding for Resource Utilization Table for MAC+PCS+PMA Core Variant
"On" indicates the parameter is turned on. The symbol "--" indicates the parameter is turned off or not available.

IP Core Variation

Parameter

Ready Latency

Enable RS-FEC

Core Variant

MAC+PCS+PMA

Enable flow control

Standard flow

control, 1 queue control, 1 queue control, 1 queue

Enable link fault generation

Enable preamble passthrough

Enable TX CRC passthrough

Enable MAC statistics counters

continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 12

Send Feedback

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29

IP Core Variation

Parameter

Enable IEEE 1588

Enable 10G/25G Dynamic Rate

Switching

Enable Native PHY Debug Master

Endpoint (NPDME)

Table 6.

IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core with MAC+PCS+PMA Core Variant for Intel Stratix 10 Devices
Lists the resources and expected performance for selected variations of the 25G Ethernet Intel FPGA IP core.

These results were obtained using the Intel Quartus Prime software v20.1. � The transceiver PLL reference clock frequency is 644.531250 MHz. � The numbers of ALMs and logic registers are rounded up to the nearest 100. � The numbers of ALMs, before rounding, are the ALMs needed numbers from the Intel Quartus Prime
Fitter Report.

IP Core Variation
A B C D

ALMs
4300 17700 14700 8700

Dedicated Logic Registers 9200 45200 38400 18700

Block Memory Bits
0 114880 11912
1024

Table 7.

IP Core Round Trip Latency
The round trip latency values are based on the following definitions and assumptions:
� Round trip latency is measured as the time taken for a packet to travel from TX Avalon streaming interface to the RX Avalon streaming interface with the IP core in serial loopback mode.
� Latency values are obtained via simulation of the IP Core's example design generated using Intel Quartus Prime software v20.1. These values are expected to be different across different builds.
� Synopsys's VCS simulator is used when measuring the following values. These values may differ across different simulators.

IP Core Variation A B C D

Latency (ns) 210.0 1002.2 465.2
10G: 668.8 25G: 265.5

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 13

1. About the 25G Ethernet Intel FPGA IP UG-20109 | 2021.03.29

Table 8.

IP Core Variation Encoding for Resource Utilization Table for MAC+PCS Core Variant
"On" indicates the parameter is turned on. The symbol "--" indicates the parameter is turned off or not available.

IP Core Variation

Parameter

Ready Latency

Enable RS-FEC

Core Variant

MAC+PCS

Enable flow control

Standard flow

control, 1 queue control, 1 queue control, 1 queue

Enable link fault generation

Enable preamble passthrough

Enable TX CRC passthrough

Enable MAC statistics counters

Enable IEEE 1588

Enable 10G/25G Dynamic Rate

Switching

Enable Native PHY Debug Master

Endpoint (NPDME)

Table 9.

IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core with MAC+PCS Core Variant for Intel Stratix 10 Devices
Lists the resources and expected performance for selected variations of the 25G Ethernet Intel FPGA IP core.

IP Core Variation
A B C D

ALMs
4300 17700 14600 8600

Dedicated Logic Registers 9200 45600 37800 19500

Block Memory Bits
0 114880 11912
1024

Related Information
� 25G Ethernet Intel FPGA IP Parameters on page 28 Information about the parameters and values in the IP core variations.
� Fitter Resources Reports in the Quartus Prime Pro Edition Help

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 14

Send Feedback

UG-20109 | 2021.03.29 Send Feedback

2. Getting Started

Related Information
� Introduction to Intel FPGA IP Cores Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
� Creating Version-Independent IP and Platform Designer Simulation Scripts Create simulation scripts that do not require manual updates for software or IP version upgrades.
� Project Management Best Practices Guidelines for efficient management and portability of your project and IP files.

2.1. Installing and Licensing Intel FPGA IP Cores

The Intel Quartus Prime Pro Edition software installation includes the Intel FPGA IP library. This library provides many useful IP cores for your production use without the need for an additional license. Some Intel FPGA IP cores require purchase of a separate license for production use. The Intel FPGA IP Evaluation Mode allows you to evaluate these licensed Intel FPGA IP cores in simulation and hardware, before deciding to purchase a full production IP core license. You only need to purchase a full production license for licensed Intel IP cores after you complete hardware testing and are ready to use the IP in production.

The Intel Quartus Prime software installs IP cores in the following locations by default:

Figure 6.

IP Core Installation Path
intelFPGA(_pro) quartus - Contains the Intel Quartus Prime software ip - Contains the Intel FPGA IP library and third-party IP cores altera - Contains the Intel FPGA IP library source code <IP name> - Contains the Intel FPGA IP source files

Table 10. IP Core Installation Locations

Location

Software

<drive>:\intelFPGA_pro\quartus\ip\altera

Intel Quartus Prime Pro Edition

<home directory>:/intelFPGA_pro/quartus/ip/altera Intel Quartus Prime Pro Edition

Platform Windows* Linux*

ISO 9001:2015 Registered

2. Getting Started UG-20109 | 2021.03.29
2.1.1. Intel FPGA IP Evaluation Mode
The free Intel FPGA IP Evaluation Mode allows you to evaluate licensed Intel FPGA IP cores in simulation and hardware before purchase. Intel FPGA IP Evaluation Mode supports the following evaluations without additional license:
� Simulate the behavior of a licensed Intel FPGA IP core in your system.
� Verify the functionality, size, and speed of the IP core quickly and easily.
� Generate time-limited device programming files for designs that include IP cores.
� Program a device with your IP core and verify your design in hardware.
Intel FPGA IP Evaluation Mode supports the following operation modes:
� Tethered--Allows running the design containing the licensed Intel FPGA IP indefinitely with a connection between your board and the host computer. Tethered mode requires a serial joint test action group (JTAG) cable connected between the JTAG port on your board and the host computer, which is running the Intel Quartus Prime Programmer for the duration of the hardware evaluation period. The Programmer only requires a minimum installation of the Intel Quartus Prime software, and requires no Intel Quartus Prime license. The host computer controls the evaluation time by sending a periodic signal to the device via the JTAG port. If all licensed IP cores in the design support tethered mode, the evaluation time runs until any IP core evaluation expires. If all of the IP cores support unlimited evaluation time, the device does not time-out.
� Untethered--Allows running the design containing the licensed IP for a limited time. The IP core reverts to untethered mode if the device disconnects from the host computer running the Intel Quartus Prime software. The IP core also reverts to untethered mode if any other licensed IP core in the design does not support tethered mode.
When the evaluation time expires for any licensed Intel FPGA IP in the design, the design stops functioning. All IP cores that use the Intel FPGA IP Evaluation Mode time out simultaneously when any IP core in the design times out. When the evaluation time expires, you must reprogram the FPGA device before continuing hardware verification. To extend use of the IP core for production, purchase a full production license for the IP core.
You must purchase the license and generate a full production license key before you can generate an unrestricted device programming file. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (<project name>_time_limited.sof) that expires at the time limit.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 16

Send Feedback

2. Getting Started UG-20109 | 2021.03.29

Figure 7.

Intel FPGA IP Evaluation Mode Flow
Install the Intel Quartus Prime Software with Intel FPGA IP Library

Parameterize and Instantiate a Licensed Intel FPGA IP Core

Verify the IP in a Supported Simulator

Compile the Design in the Intel Quartus Prime Software

Generate a Time-Limited Device Programming File

Program the Intel FPGA Device and Verify Operation on the Board
No IP Ready for Production Use?
Yes
Purchase a Full Production IP License

Include Licensed IP in Commercial Products

Note:

Refer to each IP core's user guide for parameterization steps and implementation details.
Intel licenses IP cores on a per-seat, perpetual basis. The license fee includes firstyear maintenance and support. You must renew the maintenance contract to receive updates, bug fixes, and technical support beyond the first year. You must purchase a full production license for Intel FPGA IP cores that require a production license, before generating programming files that you may use for an unlimited time. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (<project name>_time_limited.sof) that expires at the time limit. To obtain your production license keys, visit the Self-Service Licensing Center.
The Intel FPGA Software License Agreements govern the installation and use of licensed IP cores, the Intel Quartus Prime design software, and all unlicensed IP cores.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 17

2. Getting Started UG-20109 | 2021.03.29
Related Information � Intel FPGA Licensing Support Center � Introduction to Intel FPGA Software Installation and Licensing
2.2. Specifying the Intel Stratix 10 IP Core Parameters and Options
The 25G Ethernet Intel FPGA IP parameter editor allows you to quickly configure your custom IP variation. Use the following steps to specify IP core options and parameters in the Intel Quartus Prime Pro Edition software. 1. In the Intel Quartus Prime Pro Edition, click File New Project Wizard to create
a new Quartus Prime project, or File Open Project to open an existing Quartus Prime project. The wizard prompts you to specify a device. 2. In the IP Catalog (Tools IP Catalog), locate and double-click the name of the IP core to customize. The New IP Variation window appears. 3. In the New IP Variation dialog box, specify a top-level name for your custom IP variation. The parameter editor saves the IP variation settings in a file named <your_ip>.ip.
4. Click Create. The parameter editor appears. 5. On the IP tab, specify the parameters for your IP core variation. Refer to 25G
Ethernet Intel FPGA IP Parameters on page 28 for information about specific IP core parameters. 6. Optionally, to generate a simulation testbench or compilation and hardware design example, follow the instructions in the 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide. 7. Click Generate HDL. The Generation dialog box appears. 8. Specify output file generation options, and then click Generate. The IP variation files generate according to your specifications. 9. Click Finish. The parameter editor adds the top-level .ip file to the current project automatically. If you are prompted to manually add the .ip file to the project, click Project Add/Remove Files in Project to add the file. 10. After generating and instantiating your IP variation, make appropriate pin assignments to connect ports.
Related Information 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
Information about the Example Design tab in the 25G Ethernet Intel FPGA IP parameter editor for Intel Stratix 10 devices.
2.3. Simulating the IP Core
You can simulate your 25G Ethernet Intel FPGA IP core variation with the functional simulation model and the testbench generated with the IP core. The functional simulation model is a cycle-accurate model that allows for fast functional simulation of your IP core instance using industry-standard Verilog HDL simulators. You can simulate the Intel-provided testbench or create your own testbench to exercise the IP core functional simulation model.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 18

Send Feedback

2. Getting Started UG-20109 | 2021.03.29

Note: Note:

The functional simulation model and testbench files are generated in project subdirectories. These directories also include scripts to compile and run the design example.
Use the simulation models only for simulation and not for synthesis or any other purposes. Using these models for synthesis creates a nonfunctional design.
In the top-level wrapper file for your simulation project, you can set the following RTL parameters to enable simulation optimization. These optimizations significantly decrease the time to reach link initialization.
� SIM_SHORT_RST: Shortens the reset times to speed up simulation.
� SIM_SHORT_AM: Shortens the interval between alignment markers to accelerate alignment marker lock. Alignment markers are used when Reed-Solomon FEC is enabled.
-- SIM_SHORT_AM = 1'b1: The TX RS-FEC inserts alignment marker at every 1280 64b/66b blocks or 320 257-bit transcoded blocks. The RX RS-FEC expects alignment marker at every 1280 64b/66b blocks or 320 257-bit transcoded blocks.
-- SIM_SHORT_AM = 1'b0: The TX RS-FEC inserts alignment marker at every 81920 64b/66b blocks or 20480 257-bit transcoded blocks. The RX RS-FEC expects alignment marker at every 81920 64b/66b blocks or 20480 257-bit transcoded blocks.
� SIM_SIMPLE_RATE: Sets the PLL reference clock (clk_ref) to 625 MHz instead of 644.53125 MHz to optimize PLL simulation model behavior.
In general, parameters are set through the IP core parameter editor and you should not change them manually. The only exceptions are these simulation optimization parameters.
To set these parameters on the PHY blocks, add the following lines to the top-level wrapper file:
defparam <dut instance>.SIM_SHORT_RST = 1'b1; defparam <dut instance>.SIM_SHORT_AM = 1'b1; defparam <dut instance>.SIM_SIMPLE_RATE = 1'b1;
You can use the example testbench as a guide for setting the simulation parameters in your own simulation environment. These lines are already present in the Intelprovided testbench for the IP core.
Related Information
� Simulating Intel FPGA Designs Intel Quartus Prime Pro Edition User Guide: Third-party Simulation chapter that provides information about simulating Intel FPGA IP cores.
� 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Information about generating and simulating the Intel-provided 25G Ethernet Intel FPGA IP testbench. This testbench demonstrates a basic test of the IP core. It is not intended to be a substitute for a full verification environment.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 19

2. Getting Started UG-20109 | 2021.03.29
2.4. Generated File Structure
The Intel Quartus Prime Pro Edition software generates the following IP core output file structure. For information about the file structure of the design example, refer to the 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide. Figure 8. IP Core Generated Files
<project directory>
<your_ip>.ip - System or IP integration file

<your_ip> IP variation files

<your_ip>_<n> IP variation files

alt_e25s10_0_example_design

<your_ip>.cmp - VHDL component declaration file <your_ip>_bb.v - Verilog HDL black box EDA synthesis file <your_ip>_inst.v or .vhd - Sample instantiation template <your_ip>.ppf - XML I/O pin information file

Example location for your IP core design example files. The default location is alt_e25s10_0_example_design, but you are prompted to specify a different path

<your_ip>.qgsimc - Lists simulation parameters to support incremental regeneration <your_ip>.qgsynthc - Lists synthesis parameters to support incremental regeneration <your_ip>.qip - Lists IP synthesis files

<your_ip>.sip - Lists files for simulation

<your_ip>_generation.rpt- IP generation report <your_ip>.html- Connection and memory map data

<your_ip>.bsf - Block symbol schematic <your_ip>.spd - Combines individual simulation scripts

sim Simulation files

synth IP synthesis files

<your_ip>.v or .vhd Top-level simulation file

<your_ip>.v or .vhd Top-level IP synthesis file

<EDA tool name> Simulator scripts
<simulator_setup_scripts>

<ip subcores_ver> Subcore libraries

synth Subcore synthesis files

sim Subcore Simulation files

Table 11. IP Core Generated Files

File Name <your_ip>.ip
<system>.sopcinfo

Description
The Platform Designer system or top-level IP variation file. <your_ip> is the name that you give your IP variation.
Describes the connections and IP component parameterizations in your Platform Designer system. You can parse its contents to get requirements when you develop software drivers for IP components.
continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 20

Send Feedback

2. Getting Started UG-20109 | 2021.03.29

File Name
<your_ip>.cmp
<your_ip>.html <your_ip>_generation.rpt <your_ip>.qgsimc <your_ip>.qgsynthc <your_ip>.qip <your_ip>.csv <your_ip>.bsf <your_ip>.spd <your_ip>.ppf <your_ip>_bb.v <your_ip>_inst.v and _inst.vhd
<your_ip>.regmap
<your_ip>.svd
synth/<your_ip>.v or <synth/ <your_ip>.vhd sim/<your_ip>.v or .vhd

Description
Downstream tools such as the Nios� II Gen 2 tool chain use this file. The .sopcinfo file and the system.h file generated for the Nios II Gen 2 tool chain include address map information for each slave relative to each master that accesses the slave. Different masters may have a different address map to access a particular slave component.
The VHDL Component Declaration (.cmp) file is a text file that contains local generic and port definitions that you can use in VHDL design files. This IP core does not support VHDL. However, the Intel Quartus Prime software generates this file.
A report that contains connection information, a memory map showing the address of each slave with respect to each master to which it is connected, and parameter assignments.
IP or Platform Designer generation log file. A summary of the messages during IP generation.
Lists simulation parameters to support incremental regeneration.
Lists synthesis parameters to support incremental regeneration.
Contains all the required information about the IP component to integrate and compile the IP component in the Intel Quartus Prime Pro Edition software.
Contains information about the upgrade status of the IP component.
A Block Symbol File (.bsf) representation of the IP variation for use in Intel Quartus Prime Pro Edition Block Diagram Files (.bdf).
Required input file for ip-make-simscript to generate simulation scripts for supported simulators. The .spd file contains a list of files generated for simulation, along with information about memories that you can initialize.
The Pin Planner File (.ppf) stores the port and node assignments for IP components created for use with the Pin Planner.
You can use the Verilog black-box (_bb.v) file as an empty module declaration for use as a black box.
HDL example instantiation template. You can copy and paste the contents of this file into your HDL file to instantiate the IP variation. This IP core does not support VHDL. However, the Intel Quartus Prime Pro Edition software generates the _inst.vhd file.
If IP contains register information, .regmap file generates. The .regmap file describes the register map information of master and slave interfaces. This file complements the .sopcinfo file by providing more detailed register information about the system. This enables register display views and user customizable statistics in the System Console.
Allows hard processor system (HPS) System Debug tools to view the register maps of peripherals connected to HPS within a Platform Designer system. During synthesis, the .svd files for slave interfaces visible to System Console masters are stored in the .sof file in the debug section. System Console reads this section, which Platform Designer can query for register map information. For system slaves, Platform Designer can access the registers by name.
Top-level IP synthesis HDL files that instantiate each submodule or child IP core for synthesis. This IP core does not support VHDL. However, the Intel Quartus Prime software generates this file.
Top-level simulation files that instantiate each submodule or child IP core for simulation. This IP core does not support VHDL. However, the Intel Quartus Prime Pro Edition software generates this file.
continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 21

2. Getting Started UG-20109 | 2021.03.29

File Name sim/mentor/ sim/aldec/
sim/synopsys/vcs/ sim/synopsys/vcsmx/
sim/cadence/
sim/xcelium/
<child IP cores>/

Description
Contains a ModelSim script msim_setup.tcl to set up and run a simulation.
Contains a Riviera-PRO script rivierapro_setup.tcl to setup and run a simulation.
Contains a shell script vcs_setup.sh to set up and run a VCS� simulation. Contains a shell script vcsmx_setup.sh and synopsys_sim.setup file to set up and run a VCS MX� simulation.
Contains a shell script ncsim_setup.sh and other setup files to set up and run an NCSIM simulation.
Contains a shell script xcelium_setup.sh and other setup files to set up and run an xcelium simulation.
For each generated child IP core directory, Platform Designer generates synth/ and sim/ sub-directories.

Related Information
25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Information about the 25G Ethernet Intel FPGA IP core design example file structure.

2.5. Integrating Your IP Core in Your Design

2.5.1. Pin Assignments
When you integrate your 25G Ethernet Intel FPGA IP core instance in your design, you must make appropriate pin assignments. While compiling the IP core alone, you can create virtual pins to avoid making specific pin assignments for top-level signals. When you are ready to map the design to hardware, you can change to the correct pin assignments.
Related Information Intel Quartus Prime Help
For information about the Intel Quartus Prime software, including virtual pins.
2.5.2. Adding the Transceiver PLL
The transceiver channels in the Intel Stratix 10 devices require an external PLL to drive the TX transceiver serial clock, in order to compile and to function correctly in hardware. In many cases, the same PLL can be shared with an additional transceiver in your design.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 22

Send Feedback

2. Getting Started UG-20109 | 2021.03.29

Figure 9.

PLL Configuration Example for 25G Configuration

The TX transceiver PLL is instantiated with an ATX PLL IP core. The TX transceiver PLL must always be

instantiated outside the 25G Ethernet Intel FPGA IP core.

pll_ref_clk 644.53125 MHz/322.265625 MHz

ATX PLL

clk_txmac

25G Ethernet Top Level

390.625 MHz

clk_ref

tx_serial_clk 12.890625 GHz

Avalon Streaming

TX Client Interface

Adapter

MAC

TX PCS

TX RS-FEC (optional)

Hard PMA 25.78125 Gbps

TX Serial Interface

Avalon Memory-Mapped Management Interface
System Resets
Avalon Streaming RX Client Interface
clk_rxmac

RX Adapter

CSR

Reset

Reconfiguration Interface

MAC

PCS

390.625 MHz

RX RS-FEC (optional)

Hard PMA 25.78125 Gbps

RX Serial Interface

clk_ref 644.53125 MHz/322.265625 MHz

Figure 10.

PLL Configuration Example for 10G/25G Configuration

The TX transceiver PLL is instantiated with an ATX PLL IP core. The TX transceiver PLL must always be instantiated outside the 25G Ethernet Intel FPGA IP core.

clk_txmac Avalon Streaming TX Client Interface

25G Ethernet Top Level

pll_ref_clk 644.53125 MHz/322.265625 MHz 390.625 MHz (25G) / 156.25 MHz (10G)

Adapter

MAC

TX PCS

TX RS-FEC (optional)

ATX PLL ATX PLL (25G) (10G) clk_ref
Hard PMA 25.78125 Gbps/10.3125 GHz

tx_serial_clk 12.890625 GHz tx_serial_clk 5.15625 GHz
TX Serial Interface

Avalon Memory-Mapped Management Interface
System Resets
Avalon Streaming RX Client Interface
clk_rxmac

RX Adapter

CSR

Reset

Reconfiguration Interface

RX MAC

RX PCS

RX RS-FEC (optional)

390.625 MHz (25G) / 156.25 MHz (10G)

Hard PMA 25.78125 Gbps/10.3125 GHz

RX Serial Interface

clk_ref 644.53125 MHz/322.265625 MHz

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 23

2. Getting Started UG-20109 | 2021.03.29
You can use the IP Catalog to create a transceiver PLL.
� Select L-Tile/H-Tile Transceiver ATX PLL Intel Stratix 10 FPGA IP.
� In the parameter editor, set the following parameter values:
-- For 25G configuration:
� PLL output frequency to 12890.625 MHz. The transceiver performs dual edge clocking, using both the rising and falling edges of the input clock from the PLL. Therefore, this PLL output frequency setting supports a 25.78125 Gbps data rate through the transceiver.
� Primary PLL clock output buffer to GXT clock output buffer.
� Turn on Enable GXT local clock output port (tx_serial_clk_gxt).
-- For 10G configuration:
� PLL output frequency to 5156.25 MHz. The transceiver performs dual edge clocking, using both the rising and failing edges of the input clock from the PLL. Therefore, this PLL output frequency setting supports a 10.3125 Gbps data rate through the transceiver.
� Primary PLL clock output buffer to GX clock output buffer.
� Turn on Enable GX local clock output port (tx_serial_clk).
-- PLL auto mode reference clock frequency (integer) to 644.53125 or 322.265625 MHz.
You must connect the ATX PLL to the 25G Ethernet Intel FPGA IP core as follows:
� Connect the clock output port of the ATX PLL to the tx_serial_clk input port of the 25G Ethernet Intel FPGA IP core.
� If the Enable 10G/25G dynamic rate switching option is turned on:
-- Connect the clock output port of the ATX PLL with 25G configuration to tx_serial_clk0 input port of the 25G Ethernet Intel FPGA IP core.
-- Connect the clock output port of the ATX PLL with 10G configuration to tx_serial_clk1 input port of the 25G Ethernet Intel FPGA IP core.
� Connect the pll_locked output port of the ATX PLL to the tx_pll_locked input port of the 25G Ethernet Intel FPGA IP core.
� Drive the ATX PLL reference clock port and the 25G Ethernet Intel FPGA IP core clk_ref input port with the same clock. The clock frequency must be the frequency you specify for the ATX PLL IP core PLL auto mode reference clock frequency (integer) parameter.
Related Information
� Transceivers on page 61
� L- and H-Tile Transceiver PHY User Guide Information about the correspondence between PLLs and transceiver channels, and information about how to configure an external transceiver PLL for your own design. You specify the clock network to which the PLL output connects by setting the clock network in the PLL parameter editor.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 24

Send Feedback

2. Getting Started UG-20109 | 2021.03.29
2.5.3. Adding the External Time-of-Day Module for Variations with 1588 PTP Feature
25G Ethernet Intel FPGA IP cores that include the 1588 PTP module require an external time-of-day (TOD) module to provide a continuous flow of current time-ofday information. The TOD module must update the time-of-day output value on every clock cycle, and must provide the TOD value in the V2 format (96 bits) or the 64-bit TOD format, or both.
Intel provides the following components that you can combine to create the TOD module the 25G Ethernet Intel FPGA IP core requires:
� A simple TOD clock module, available from the IP Catalog (Interface Protocols > Ethernet > Reference Design Components > Ethernet IEEE 1588 Time of Day Clock Intel FPGA IP). You can instantiate two of these clock modules and connect one to the TX MAC and the other to the RX MAC.
� A single-format TOD synchronizer, available from the IP Catalog (Interface Protocols > Ethernet > Reference Design Components > Ethernet IEEE 1588 TOD Synchronizer Intel FPGA IP). This component can handle only a single TOD format. Therefore, if you set the Time of day format parameter to the value of Enable both formats, you must instantiate and connect two TOD synchronizer modules. If your IP core supports only a single TOD format, your design requires only a single TOD synchronizer module.
Each TOD synchronizer connects a master TOD clock and a slave TOD clock.
� If you create your TOD module with a single TOD synchronizer, the master TOD clock connects to the TX MAC of the 25G Ethernet Intel FPGA IP core and the slave TOD clock connects to the RX MAC of the 25G Ethernet Intel FPGA IP core.
� Alternatively, you can drive both the TX and RX TOD clocks from a single master TOD clock. In that case, your design must include two TOD synchronizers, one to connect the master TOD clock and the slave TX TOD clock and one to connect the master TOD clock and the slave RX TOD clock.
If your IP core supports both TOD formats, double the number of TOD synchronizers in your TOD module. The configuration you implement depends on your system design requirements for 1588 PTP functionality.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 25

2. Getting Started UG-20109 | 2021.03.29

Figure 11.

TOD Synchronizer and TOD Clocks in 96-Bit TOD Format Design
Shows the required connections between two TOD clock components and a TOD synchronizer component in a single TOD format design. In a simple TOD module, the master TOD clock connects to the TX MAC of the IP core, and the slave TOD clock connects to the RX MAC of the IP core. If your 25G Ethernet Intel FPGA IP core supports both TOD formats, a second TOD synchronizer connects to the corresponding 64-bit time-of-day signals of the same master and slave TOD clocks.

Master TOD Clock

TOD Synchronizer

Slave TOD Clock

period_rst_n period_clk

1'b1

start_tod_synch

tod_slave_valid

tod_slave_data

reset_slave

clk_slave

time_of_day_96b_load_valid time_of_day_96b_load_data period_rst_n period_clk

time_of_day_96b
PLL

time_master_data reset_master clk_master
clk_sampling

For information about the Ethernet IEEE 1588 Time of Day Clock and Ethernet IEEE 1588 TOD Synchronizer components, and the requirements for the PLL that connects to the TOD synchronizer, refer to the Ethernet Design Example Components User Guide.

Table 12.

TOD Module Required Connections to 25G Ethernet Intel FPGA IP Core
Lists the required connections between the TOD module and the 25G Ethernet Intel FPGA IP core, using signal names for TOD modules that provide both a 96-bit TOD and a 64-bit TOD. If you create your own TOD module it must have the output signals required by the 25G Ethernet Intel FPGA IP core. However, its signal names could be different than the TOD module signal names in the table. The signals that the IP core includes depend on the value you set for Time of day format in the parameter editor. For example, an RX TOD module might require only a 96-bit TOD out signal. This table does not list required connections between the TOD module and additional parts of your design.

TOD Module Signal

25GbE IP Core Signal

rst_n (input to TX and RX TOD clocks)

Drive this signal from the same source as the csr_rst_n input signal to the 25G Ethernet Intel FPGA IP core.

period_rst_n (input to RX TOD clock) reset_slave (input to Synchronizer)

Drive these signals from the same source as the rx_rst_n input signal to the 25G Ethernet Intel FPGA IP core.

period_rst_n (input to TX TOD clock) reset_master (input to Synchronizer)

Drive these signals from the same source as the tx_rst_n input signal to the 25G Ethernet Intel FPGA IP core.

time_of_day_96b[95:0] (output from TX TOD clock)

tx_time_of_day_96b_data[95:0] (input)

time_of_day_64b[63:0] (output from TX TOD clock)

tx_time_of_day_64b_data[63:0] (input)

time_of_day_96b[95:0] (output from RX TOD clock)

rx_time_of_day_96b_data[95:0] (input)

time_of_day_64b[63:0] (output from RX TOD clock)

rx_time_of_day_64b_data[63:0] (input)

period_clk (input to TX TOD clock) clk_master (input to Synchronizer)

clk_txmac (output)

period_clk (input to RX TOD clock) clk_slave (input to Synchronizer)

clk_rxmac (output)

Related Information � External Time-of-Day Module for 1588 PTP Variations on page 51

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 26

Send Feedback

2. Getting Started UG-20109 | 2021.03.29

� Ethernet Design Example Components User Guide Describes the Ethernet IEEE 1588 Time of Day Clock component and the Ethernet IEEE 1588 TOD Synchronizer component available in the Intel Quartus Prime software from the IP Catalog.
2.5.4. Placement Settings for the 25G Ethernet Intel FPGA IP Core
The Quartus Prime software provides the options to specify design partitions and Logic Lock (Standard) or Logic Lock regions for incremental compilation, to control placement on the device. To achieve timing closure for your design, you might need to provide floorplan guidelines using one or both of these features.
The appropriate floorplan is always design-specific, and depends on your design.
Related Information Intel Quartus Prime Pro Edition User Guide: Design Constraints
Describes incremental compilation, design partitions, and Logic Lock regions.

2.6. Compiling the Full Design and Programming the FPGA

You can use the Start Compilation command on the Processing menu in the Intel Quartus Prime software to compile your design. After successfully compiling your design, program the targeted Intel FPGA with the Programmer and verify the design in hardware.

Note:

The 25G Ethernet Intel FPGA IP core design example synthesis directories include Synopsys Constraint (.sdc) files that you can copy and modify for your own design.

Related Information
� Incremental Compilation for Hierarchical and Team-Based Design
� Programming Intel Devices
� 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Information about generating the design example and the design example directory structure.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 27

UG-20109 | 2021.03.29 Send Feedback

3. 25G Ethernet Intel FPGA IP Parameters

The 25G Ethernet Intel FPGA IP parameter editor provides the parameters you can set to configure the 25G Ethernet Intel FPGA IP core and design example.

The 25G Ethernet Intel FPGA IP parameter editor includes an Example Design tab. For information about that tab, refer to the 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide.

Table 13. IP Core Parameters

Parameter

Range

Device Family Ready Latency

Stratix 10 0, 3

Core Variant

MAC+PCS +PMA, MAC
+PCS

Enable RS-FEC Enable flow control

Enabled, Disabled
Enabled, Disabled

Default Setting

Description

General Options

Stratix 10

Selects the device family.

Selects the readyLatency value on the TX client

interface. readyLatency is an Avalon streaming

interface property that defines the number of clock

cycles of delay from when the IP core asserts the

l1_tx_ready signal to the clock cycle in which the IP

core can accept data on the TX client interface. Refer to

the Avalon Interface Specifications.

Selecting a latency of 3 eases timing closure at the expense of increased latency for the datapath.

If you set the readyLatency to 3 and turn on standard flow control, data might be delayed in the IP core while the IP core is backpressured.

MAC+PCS +PMA

Selects the primary blocks to include in the IP core variation.
� MAC+PCS+PMA--When enabled, the IP core generates with capability of MAC, PCS, and PMA protocol layers.
� MAC+PCS--When enabled, the IP core generates with the capability of MAC and PCS only.

PCS/PMA Options

Disabled

When enabled, the IP core implements Reed-Solomon forward error correction (FEC).

Flow Control Options

Disabled

When enabled, the IP core implements flow control. When either link partner experiences congestion, the respective transmit control sends pause frames. Register settings in Table 28 on page 80 and Table 29 on page 83 control flow control behavior, including whether the IP core implements standard flow control or priority-based flow control.
If you turn on standard flow control and set the readyLatency to 3, data might be delayed in the IP core while the IP core is backpressured.
continued...

ISO 9001:2015 Registered

3. 25G Ethernet Intel FPGA IP Parameters UG-20109 | 2021.03.29

Parameter Number of queues Enable link fault generation
Enable preamble passthrough
Enable TX CRC passthrough
Enable MAC statistics counters Enable IEEE 1588
Time of day format
Fingerprint width
Enable 10G/25G dynamic rate switching Enable Native PHY Debug Master Endpoint (NPDME)

Range

Default Setting

Description

1-8

Specifies the number of queues used in managing flow

control.

MAC Options

Enabled, Disabled

Disabled

When enabled, the IP core implements link fault signaling as defined in the IEEE 802.3-2012 IEEE Standard for Ethernet. The MAC includes a Reconciliation Sublayer (RS) to manage local and remote faults. When enabled, the local RS TX logic can transmit remote fault sequences in case of a local fault and can transmit IDLE control words in case of a remote fault.

Enabled, Disabled

Disabled

When enabled, the IP core is in RX and TX preamble pass-through mode. In RX preamble pass-through mode, the IP core passes the preamble and Start Frame Delimiter (SFD) to the client instead of stripping them out of the Ethernet packet. In TX preamble passthrough mode, the client specifies the preamble and provides the SFD to be sent in the Ethernet frame.

Enabled, Disabled

Disabled

When enabled, TX MAC does not insert the CRC-32 checksum in the out-going frame. In pass-through mode, the client must provide frames with at least 64 bytes, including the Frame Check Sequence (FCS). When disabled, the TX MAC computes and inserts a 32bit FCS in the TX MAC frame.
This parameter is not available if you turn on Enable IEEE 1588.

Enabled, Disabled

Enabled

When enabled, the IP core includes statistics counters that characterize TX and RX traffic.

IEEE 1588 Options

Enabled, Disabled

Disabled

If enabled, the IP core supports the IEEE Standard 1588-2008 Precision Clock Synchronization Protocol, by providing the hooks to implement the Precise Timing Protocol (PTP).
This parameter is not available if you turn on Enable TX CRC passthrough.

Enable 96-bit timestamp
format, Enable 64-bit
timestamp format, Enable both formats

Enable both formats

Specifies the interface to the Time of Day module. If you select Enable both formats, the IP core includes both the 64-bit interface and the 96-bit interface.
This parameter is available only in variations with Enable IEEE 1588 turned on. The IP core provides the Time of Day interface; the IP core does not include Time of Day and synchronizer modules to connect to this interface.

1�32

Specifies the number of bits in the fingerprint that the

IP core handles.

This parameter is available only in variations with Enable IEEE 1588 turned on.

10G/25G Rate Switching

Enabled, Disabled

Disabled

If enabled, the IP core supports dynamic reconfiguration between the 10 Gbps and the 25 Gbps data rates.

Configuration, Debug and Extension Options

Enabled, Disabled

Disabled

If enabled, the Transceiver Native PHY IP includes an embedded Native PHY Debug Master Endpoint (NPDME) that connects internally to the Avalon memory-mapped
continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 29

3. 25G Ethernet Intel FPGA IP Parameters UG-20109 | 2021.03.29

Parameter
Reference clock frequency Enable auto adaptation triggering for RX PMA CTLE/DFE mode

Range
644.531250, 322.265625
Enabled, Disabled

Default Setting

Description

slave interface. The NPDME can access the reconfiguration space of the transceiver. It can perform certain test and debug functions via JTAG using the System Console.

644.531250

Specifies the frequency of the transceiver CDR reference clock input in MHz.

Enabled

If enabled, additional logic is instantiated to automatically request adaptation once RX data is unlocked.
If disabled, refer to Adaptation Control - Start section of the L- and H-Tile Transceiver PHY User Guide for more information about how to start adaptation.

Related Information
� 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Information about the Example Design tab in the 25GbE parameter editor.
� Avalon Interface Specifications Detailed information about Avalon streaming interfaces and the Avalon streaming readLatency parameter.
� L- and H-Tile Transceiver PHY User Guide Information about Intel Stratix 10 Native PHY IP features, including NPDME.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 30

Send Feedback

UG-20109 | 2021.03.29 Send Feedback

4. Functional Description

4.1. 25G Ethernet Intel FPGA IP Core Functional Description

The 25G Ethernet Intel FPGA IP core implements an Ethernet MAC in accordance with the 25G & 50G Ethernet Specification. The IP core implements an Ethernet PCS and PMA (PHY) that handles the frame encapsulation and flow of data between a client logic and Ethernet network.

Figure 12.

25G Ethernet Intel FPGA IP Core with MAC, PCS, and PMA Clock Diagram

pll_ref_clk 644.53125 MHz

ATX PLL

clk_txmac

alt_e25_top

390.625 MHz

clk_ref

tx_serial_clk 12.890625 GHz

Avalon Streaming

TX Client Interface

Adapter

MAC

TX PCS

TX RS-FEC (optional)

66:64 Basic Hard PCS/PMA 25.78125 Gbps

TX Serial Interface

Avalon Memory-Mapped Management Interface
System Resets

CSR

Reset

Reconfiguration Interface

Avalon Streaming

RX Client Interface

Adapter

MAC

PCS

clk_rxmac

390.625 MHz

Note: 1. 66:64 encode/decode function is implemented as part of the soft PCS.

RX RS-FEC (optional)

66:64 Basic Hard PCS/PMA 25.78125 Gbps
clk_ref 644.53125 MHz

RX Serial Interface

In the TX direction, the MAC assembles packets and sends them to the PHY. It completes the following tasks:
� Accepts client frames.
� Inserts the inter-packet gap (IPG), preamble, start of frame delimiter (SFD), and padding. The source of the preamble and SFD depends on whether the IP core is in preamble-pass-through mode.
� Adds the CRC bits if enabled.
� Updates statistics counters if enabled.
The PCS encodes MAC frames. The PHY, if selected, will perform reliable transmission over the media to the remote end.

ISO 9001:2015 Registered

4. Functional Description UG-20109 | 2021.03.29

In the RX direction, the PMA, if selected, passes frames to the PCS that sends them to the MAC. The MAC completes the following tasks:
� Performs CRC and malformed packet checks.
� Updates statistics counters if enabled.
� Strips out the CRC, preamble, and SFD.
� Passes the remainder of the frame to the client.
In preamble pass-through mode, the MAC passes on the preamble and SFD to the client instead of stripping them out. In RX CRC pass-through mode, the MAC passes on the CRC bytes to the client and asserts the end-of-packet signal in the same clock cycle as the final CRC byte.

4.1.1. 25G Ethernet Intel FPGA IP Core TX MAC Datapath

The TX MAC module receives the client payload data with the destination and source addresses. It then adds, appends, or updates various header fields in accordance with the configuration specified. The MAC does not modify the destination address, the source address, or the payload received from the client. However, the TX MAC module adds a preamble, if the IP core is not configured to receive the preamble from user logic. It pads the payload of frames greater than eight bytes to satisfy the minimum Ethernet frame payload of 46 bytes. By default, the MAC inserts the CRC bytes. The TX MAC module inserts IDLE bytes to maintain an average IPG of 12.

Figure 13.

Typical Client Frame at the Transmit Interface

Illustrates the changes that the TX MAC makes to the client frame. This figure uses the following notational conventions:

� = payload size, which is arbitrarily large

� <s> = number of padding bytes (0�46)

� <g> = number of IPG bytes

MAC Frame
Provided by client in l1_tx_data in preamble pass-through mode Added by MAC for TX packets otherwise

Payload Data from Client

Added by MAC for TX packets

Start

Preamble [47:0]

SFD[7:0]

Destination Addr[47:0]

Source

Type/

Payload

Addr[47:0] Length[15:0] [-1:0]

PAD [<s>]

CRC32 [31:0]

EFD[7:0]

IPG [<g>-1:0]

Figure 14. TX MAC Functions

User logic

Pad

Preamble insertion

IPG insertion

CRC generation

Link fault generation

To PCS

MAC Frame Status Check

4.1.1.1. Frame Padding
When the length of the client frame is less than 64 bytes, the TX MAC module inserts pad bytes (0x00) after the payload to create a frame length equal to the minimum size of 64 bytes (including CRC).

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 32

Send Feedback

4. Functional Description UG-20109 | 2021.03.29
The IP core filters out all client frames with lengths less than 9 bytes. The IP core drops these frames silently.
4.1.1.2. Preamble Insertion
In the TX datapath the MAC prepends an eight-byte preamble to the client frame. If you turn on Enable link fault generation, this MAC module also incorporates the functions of the reconciliation sublayer (RS).
The source of the 7-byte preamble (including a Start byte) and 1-byte SFD depends on whether you turn on Enable preamble passthrough in the parameter editor.
If the preamble pass-through feature is enabled, the client provides the eight-byte preamble (including the 0xFB Start byte and final 1-byte SFD) on l1_tx_data. The client is responsible for providing the correct Start byte (0xFB) and an appropriate SFD byte. If the preamble pass-through feature is disabled, the MAC inserts the standard Ethernet preamble in the transmitted Ethernet frame.
Note that a single parameter in the 25G Ethernet Intel FPGA IP parameter editor turns on both RX and TX preamble passthrough.
4.1.1.3. Inter-Packet Gap Generation and Insertion
The TX MAC maintains the minimum inter-packet gap (IPG) between transmitted frames required by the IEEE 802.3 Ethernet standard. The deficit idle counter (DIC) maintains the average IPG of 12 bytes.
4.1.1.4. Frame Check Sequence (CRC32) Insertion
The component GUI includes the Enable TX CRC passthrough parameter to control CRC generation. When enabled, TX MAC does not insert the CRC32 checksum in the out-going frame. In pass-through mode, the client must provide frames with at least 64 bytes, so that the IP core does not pad them. When disabled, the TX MAC computes and inserts a 32-bit Frame Check Sequence (FCS) in the TX MAC frame. The MAC computes the CRC32 over the frame bytes that include the source address, destination address, length, data, and pad (if applicable). The CRC checksum computation excludes the preamble, SFD, and FCS.
In pass-through mode, the l1_tx_endofpacket, l1_rx_endofpacket, l1_tx_empty[2:0], and l1_rx_empty are asserted in the same clock cycle with the final FCS byte. When pass-through mode is disabled, the l1_tx_endofpacket, l1_rx_endofpacket, l1_tx_empty[2:0], and l1_rx_empty are asserted in the same clock cycle with the byte before the first FCS bytes.
The encoding is defined by the following generating polynomial:
FCS(X) = X32 +X26 +X23 +X22 +X16 +X12 +X11 +X10 +X8 +X7 +X5 +X4 +X2 +X +1
CRC bits are transmitted with MSB first.
Note that you control whether the IP core implements TX CRC insertion or passthrough with a parameter in the 25G Ethernet Intel FPGA IP parameter editor. You control RX CRC forwarding dynamically with the MAC_CRC_CONFIG register.
Related Information Order of Transmission on page 53

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 33

4. Functional Description UG-20109 | 2021.03.29

4.1.2. 25 GbE TX PCS

The soft TX PCS implements MII encoding and scrambling. The 66-bit output stream is input to the hard PCS and PMA block.

Figure 15.

High Level Block Diagram of the TX PCS with Optional RS-FEC

Soft TX PCS

Hard TX PCS

MII Data MII Control

MII Encoder

Scrambler

RS-FEC (optional)

Hard PMA 25.7815 Gbps

64:66 Bit MII Encoding

Data Scrambling

64:66 Bit to 256:257 Bit Transcoding

The Hard PCS and PMA blocks are configured in 66:64 bit basic generic 10G PCS mode whose status can be read through Control and Status registers. These blocks use FIFOs in elastic-buffer mode. The PMA operates at 25.78125 Gbps.
Related Information
Ethernet section of the L- and H-Tile Transceiver PHY User Guide Provides more information about the PMA and PCS for Ethernet protocols.

4.1.3. TX RS-FEC
If you turn on Enable RS-FEC in the 25G Ethernet Intel FPGA IP parameter editor, the IP core includes Reed-Solomon forward error correction (FEC) in both the receive and transmit datapaths.
The IP core implements Reed-Solomon FEC per Clause 108 of the IEEE Standard 802.3by. The Reed-Solomon FEC algorithm includes the following modules: � 64B/66B to 256B/257B Transcoding � 257:80 gearbox � High-Speed Reed-Solomon Encoder � 80:66 gearbox

4.1.4. 25G Ethernet Intel FPGA IP Core RX MAC Datapath
The RX MAC receives Ethernet frames and forwards the payload with relevant header bytes to the client after performing some MAC functions on header bytes. The RX MAC processes all incoming valid frames.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 34

Send Feedback

4. Functional Description UG-20109 | 2021.03.29

Figure 16.

Flow of Client Frame With Preamble Pass-Through Turned On

This figure uses the following notational conventions:

� = payload size, which is arbitrarily large.

� <s> = number of padding bytes (0�46).

Client Frame Start[7:0]

Preamble [47:0]

SFD[7:0]

Destination Addr[47:0]

If CRC forwarding is turned on

Source Addr[47:0]

Type/ Length[15:0]

Payload [-1:0]

PAD [<s>-1:0]

CRC32 [31:0]

Client - MAC Rx Interface

Start[7:0]

Preamble [47:0]

SFD[7:0]

Destination Addr[47:0]

Source Addr[47:0]

Type/ Length[15:0]

Payload [-1:0]

PAD [<s>-1:0]

CRC32 [31:0]

Ethernet MAC Frame

EFD[7:0]

Figure 17.

Flow of Client Frame With Preamble Pass-Through Turned Off

This figure uses the following notational conventions:

� = payload size, which is arbitrarily large.

� <s> = number of padding bytes (0�46).

Client Frame on l<n>_rx_data

Destination Source

Type/

Addr[47:0] Addr[47:0] Length[15:0]

Payload [-1:0]

If CRC forwarding is turned on

PAD [<s>-1:0]

CRC32 [31:0]

Client - MAC Rx Interface

Start[7:0]

Preamble [47:0]

SFD[7:0]

Destination Addr[47:0]

Source Addr[47:0]

Type/ Length[15:0]

Payload [-1:0]

PAD [<s>-1:0]

CRC32 [31:0]

Ethernet MAC Frame

EFD[7:0]

Figure 18. RX MAC Datapath

Frame Data Frame Annotations

Reconverge

Data/Annotations

Annotation and Data

Delay

RX MAC

CRC Result

CRC CRC Embedded Extract Check CRC

Preamble Processing

Calculated CRC Data

CRC

Network

CRC Data Overwrite

Annotations

MII Reader

MII Data MII Control

Status Error

Frame Status Checking

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 35

4. Functional Description UG-20109 | 2021.03.29
4.1.4.1. IP Core Preamble Processing
If you turn on Enable preamble passthrough in the parameter editor, the RX MAC forwards preamble bytes. The TX MAC requires the preamble bytes to be included in the frames at the Avalon Streaming interface.
If you turn off Enable preamble passthrough, the IP core removes the preamble bytes. l1_rx_startofpacket is aligned to the MSB of the destination address.
Note that a single parameter in the 25G Ethernet Intel FPGA IP parameter editor turns on both RX and TX preamble passthrough.
4.1.4.2. IP Core Malformed Packet Handling
While receiving an incoming packet from the Ethernet link, the 25G Ethernet Intel FPGA IP core expects to detect a terminate character at the end of the packet. When it detects an expected terminate character, the IP core generates an EOP on the client interface. However, sometimes the IP core detects an unexpected control character when it expects a terminate character.
If the 25G Ethernet Intel FPGA IP core detects an Error character, a Start character, an IDLE character, or any other non-terminate control character, when it expects a terminate character, it performs the following actions: � Generates an EOP. � Asserts a malformed packet error (l1_rx_error[0]). � Asserts an FCS error (l1_rx_error[1]).
If the IP core subsequently detects a terminate character, it does not generate another EOP indication.
When the IP core receives a packet that contains an error deliberately introduced on the Ethernet link using the 25G Ethernet Intel FPGA IP TX error insertion feature, the IP core identifies it as a malformed packet.
At this time, the 25G Ethernet Intel FPGA IP core does not recognize non-zero 4-bit ordered set types as an error.
4.1.4.3. Length/Type Field Processing
This two-byte header represents either the length of the payload or the type of MAC frame.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 36

Send Feedback

4. Functional Description UG-20109 | 2021.03.29
� Length/type < 0x600--The field represents the payload length of a basic Ethernet frame. The MAC RX continues to check the frame and payload lengths.
� Length/type >= 0x600--The field represents the frame type. The following frame types are possible:
-- Length/type = 0x8100--VLAN or stacked VLAN tagged frames (up to a total of two tags with value 0x8100). The MAC RX continues to check the frame and payload lengths.
-- Length/type = 0x8808--Control frames. The next two bytes are the Opcode field that indicates the type of control frame. For pause frames (Opcode = 0x0001) and PFC frames (Opcode = 0x0101), the MAC RX proceeds with pause frame processing. In addition to processing any pause request, the IP core passes these frames to the RX client interface and updates the appropriate l1_rxstatus_data bits.
-- For other field values, the MAC RX forwards the receive frame to the client.
4.1.4.3.1. Length Checking
The MAC function checks the frame and payload lengths of basic, VLAN tagged, and stacked VLAN tagged frames.
The IP core checks that the frame length is valid--is neither undersized nor oversized. A valid frame length is at least 64 (0x40) bytes and does not exceed the following maximum value for the different frame types:
� Basic frames--The number of bytes specified in the MAX_RX_SIZE_CONFIG register.
� VLAN tagged frames--The value specified in the MAX_RX_SIZE_CONFIG register plus four bytes.
� Stacked VLAN tagged frames--The value specified in the MAX_RX_SIZE_CONFIG register plus eight bytes.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 37

4. Functional Description UG-20109 | 2021.03.29

If the length/type field in a basic MAC frame or the client length/type field in a VLAN tagged frame has a value less than 0x600, the IP core also checks the payload length. The IP core keeps track of the payload length as it receives a frame, and checks the length against the relevant frame field. The payload length is valid if it satisfies the following conditions:
� The actual payload length matches the value in the length/type or client length/ type field.
� Normal frames:
-- Basic frames--the payload length is between 46 (0x2E)and 1536 (0x0600) bytes, excluding 1536.
-- VLAN tagged frames--the payload length is between 42 (0x2A)and 1536 (0x0600), excluding 1536.
-- Stacked VLAN tagged frames--the payload length is between 38 (0x26) and 1536 (0x0600), excluding 1536.
� Jumbo frames:
-- Jumbo basic frames--the payload length is between 46 (0x2E) and the value specified in the MAX_RX_SIZE_CONFIG register minus 18 bytes.
-- Jumbo VLAN tagged frames--the payload length is between 42 (0x2A) and the value specified in the MAX_RX_SIZE_CONFIG register minus 22 bytes.
-- Jumbo stacked VLAN tagged frames--the payload length is between 38 (0x26) and the value specified in the MAX_RX_SIZE_CONFIG register minus 26 bytes.
The RX MAC does not drop frames with invalid length or invalid payload length. If the frame or payload length is not valid, the MAC function asserts output error bits.
� l1_rx_error[2]--Undersized frame.
� l1_rx_error[3]--Oversized frame.
� l1_rx_error[4]--Payload length error.
If the length field value is greater than the actual payload length, the IP core asserts l1_rx_error[4]. If the length field value is less than the actual payload length, the MAC RX considers the frame to have excessive padding and does not assert l1_rx_error[4].

Note:

Starting from Intel Quartus Prime Pro Edition software version 20.3 onwards, the MAC has a counter limit of 0xFFFF. For frames with size larger than this value, the MAC asserts oversized frame error regardless of the value programmed into MAX_RX_SIZE_CONFIG. This applies to the TX datapath as well.

4.1.4.4. RX CRC Checking and Dynamic Forwarding
The RX MAC checks the incoming CRC32 for errors. It asserts l1_rx_error[1] in the same cycle as l1_rx_endofpacket when it detects an error. CRC checking takes several cycles. The packet frame is delayed to align the CRC output with the end of the frame.
By default, the RX MAC strips off the CRC bytes before forwarding the packet to the MAC client. You can configure the core to retain the RX CRC and forward it to the client by updating the MAC_CRC_CONFIG register.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 38

Send Feedback

4. Functional Description UG-20109 | 2021.03.29

4.1.5. Link Fault Signaling Interface

Link fault signaling reflects the health of the link. It operates between the remote Ethernet device Reconciliation Sublayer (RS) and the local Ethernet device RS. The link fault modules communicate status during the interframe period.
You enable link fault signaling by turning on Enable link fault generation in the parameter editor. For bidirectional fault signaling, the IP core implements the functionality defined in the IEEE 802.3ba 10G Ethernet Standard and Clause 46 based on the LINK_FAULT configuration register settings. For unidirectional fault signaling, the core implements Clause 66 of the IEEE 802.3-2012 Ethernet Standard.

Figure 19. Link Fault Block Diagram

TX MAC

TX Link Fault

TX PHY

RX MAC

25G MII Interface

Link Fault
RX Link Fault

25G MII Interface

RX PHY

Note:

Local Fault (LF)
If an Ethernet PHY sublayer detects a fault that makes the link unreliable, it notifies the RS of the local fault condition. If unidirectional is not enabled, the core follows Clause 46. The RS stops sending MAC data, and continuously generates a remote fault status on the TX datapath. After a local fault is detected, the RX PCS modifies the MII data and control to send local fault sequence ordered sets. Refer to Link Fault Signaling Based On Configuration and Status below.
The RX PCS cannot recognize the link fault under the following conditions: � The RX PCS is not fully aligned. � The bit error rate (BER) is high.
Remote Fault (RF)
If unidirectional is not enabled, the core follows Clause 46. If the RS receives a remote fault status, the TX datapath stops sending MAC data and continuously generates idle control characters. If the RS stops receiving fault status messages, it returns to normal operation, sending MAC client data. Refer to Link Fault Signaling Based On Configuration and Status below.
Link Status Signals
The MAC RX generates two link fault signals: local_fault_status and remote_fault_status.
These signals are real time status signals that reflect the status of the link regardless of the settings in the link fault configuration register.
This register is generated only if you turn on Enable link fault generation. The MAC TX interface uses the link fault status signals for additional link fault signaling.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 39

4. Functional Description UG-20109 | 2021.03.29

Table 14.

Link Fault Signaling Based On Configuration and Status
For more information about the LINK_FAULT register, refer to TX MAC Registers.

LINK_FAULT Register (0x405)

Real Time Link Status Configured TX Behavior

Bit [0]

Bit [3]

Bit [1]

Bit [2]

LF Received

RF Received

TX Data

TX RF

Comment

1'b0

Don't care

Don't care Don't care

Disable Link fault signaling on TX.
RX still reports link status. Off
TX side Link fault signaling disabled on the link.
TX data and idle.

1'b1

Don't care

Don't care Don't care

Off

Force RF. On
TX: Stop data. Transmit RF only

1'b1

1'b0

1'b1

1'b1 Don't care Don't care On

Unidir: Backwards compatible. Off TX: Transmit data and idle. No
RF.

1'b1

1'b0

1'b1

1'b0

1'b1

1'b0

Unidir: LF received.

TX: Transmit data 1 column

IDLE after end of packet and RF

1'b1

1'b0

1'b1

1'b0

1'b1

Unidir: RF receives

Off TX: Transmit data and idle. No

RF.

1'b1

1'b0

1'b1

1'b0

Unidir: No link fault

Off TX: Transmit data and idle. No

RF.

1'b1

1'b0

Don't care

1'b1

1'b0

Bidir: LF received

Off

TX: Stop data. Transmit RF

only.

1'b1

1'b0

Don't care

1'b0

1'b1

Bidir: RF received

Off

TX: Stop data. Idle only. No RF.

1'b1

1'b0

Don't care

1'b0

Bidir: No link fault

Off TX: Transmit data and idle. No

RF.

At this time, the 25G Ethernet Intel FPGA IP core does not recognize received nonzero 4-bit ordered set types as an error.
Related Information
� TX MAC Registers on page 77 Information about the LINK_FAULT register.
� IEEE website The Ethernet specifications are available on the IEEE website.

4.1.6. 25 GbE RX PCS
The soft RX PCS interfaces to the hard PCS and PMA blocks configured in 66:64 10G PCS Basic Generic Mode with bitslip enabled. The hard PCS drives a 66-bit output stream to the soft RX PCS. The soft RX PCS implements word lock, descrambling, and MII decoding. It drives output data to the MAC. You can read the status of FIFOs at the interface of Hard RX PCS using the Control and Status registers.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 40

Send Feedback

4. Functional Description UG-20109 | 2021.03.29

Figure 20.

High Level Block Diagram of the RX PCS with Optional RS-FEC Datapath

Hard RX PCS

Soft RX PCS alt_epscs_a10e25rxg

66:64 Basic Hard PCS/PMA 25.7815 Gbps

Slip Data

RS-FEC (optional)

256:257 Bit to 64:66 Bit Transcoding

Frame Watch

Lock Monitor and
Control Logic

Descrambler

MII Decoder

MII Data and Control

Word Lock

Data Scrambling

64:66 Bit MII Decoding

4.1.7. RX RS-FEC
If you turn on Enable RS-FEC in the 25G Ethernet Intel FPGA IP parameter editor, the IP core includes Reed-Solomon forward error correction (FEC) in both the receive and transmit datapaths.
The IP core implements Reed-Solomon FEC per Clause 108 of the IEEE Standard 802.3by. The Reed-Solomon FEC algorithm includes the following modules: � Alignment marker lock � 66:80 gearbox � High-speed Reed-Solomon decoder � 80:257 gearbox � 256B/257B to 64B/66B Transcoding

4.1.8. Flow Control
Flow control reduces congestion at the local or remote link partner. When either link partner experiences congestion, the respective transmit control sends pause frames. XOFF Pause frames stop the remote transmitter. XON Pause frames let the remote transmitter resume data transmission. The 25G Ethernet Intel FPGA IP core supports both standard and Priority-based Flow Control (PFC) control frames.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 41

4. Functional Description UG-20109 | 2021.03.29

Figure 21.

Flow Control Module Conceptual Overview
The flow control module acts as a buffer between client logic and the TX and RX MAC.

TX User Interface Pause Duration

TX Pause/PFC Frame Control
Pause/PFC Beat Conversion

Frame Arbiter

MAC

PHY

(Core)

RX User Interface

RX Pause/PFC Frame Control

Flow Control

CSR

TX Clock RX Clock

TX Reset RX Reset

Standard Flow Control (Pause Frame Flow Control): � Inhibits the next client frame transmission on the reception of a valid Pause frame.

Priority-based Flow Control (PFC):
� PFC frame transmission follows a priority-based arbitration scheme, where the Frame Type indication is provided for the usage of external downstream logic.
� Inhibits the per queue client frame transmission on the reception of a valid PFC frame from the client. Includes per-queue PFC Pause quanta duration indicator

Flow Control includes the following features:

Feature

Standard Flow Control

Priority-based Flow Control (PFC)

Generation and Transmission

Programmable 1-bit or 2-bit XON/XOFF request mode

Supported

In 2-bit request mode, programmable selection of register or signal-based control

Supported

Programmable destination and source addresses

Supported

Programmable pause quanta

Supported

Programmable per-queue XOFF frame separation

Supported

Reception and Decode

Programmable destination address for filtering incoming pause and Supported PFC frames

Supported

Configurable enable, directing the IP core to ignore incoming flow control frames

Supported

Per-queue client frame transmission pause duration indicator

Supported

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 42

Send Feedback

4. Functional Description UG-20109 | 2021.03.29

Caution:

The 25G Ethernet Intel FPGA IP core supports the flow control feature for either value of the Ready Latency parameter. However, in standard flow control you might experience data delay if you select the value of 3 for this parameter. The IP core might still hold user data packet in its internal buffer if transmission of the IP core stops due to flow control. This issue does not occur in priority-based flow control.

Related Information
Pause/PFC Flow Control Registers on page 79 Describes the registers that the IP core uses to implement the flow control functionality.

4.1.8.1. TX Pause/PFC Flow Control Frame Transmission Request
An XON/XOFF request triggers the IP core to transmit a Pause or PFC flow control frame on the Ethernet link. You can control XON/XOFF requests using the TX flow control registers or the pause_insert_tx0 and pause_insert_tx1 input signals.
You can specify whether the IP core accepts XON/XOFF requests in 1-bit or 2-bit format by updating the TX Flow Control Request Mode register field. By default the IP core assumes 1-bit requests.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 43

4. Functional Description UG-20109 | 2021.03.29
4.1.8.2. XON/XOFF Pause Frames
Priority-based Flow Control
You can trigger the 25G Ethernet Intel FPGA IP core to transmit PFC XOFF frame with a pause duration that is specified in TX Flow Control Quanta register by updating the pause_insert_tx0 and pause_insert_tx1 input signals or TX flow control registers. If an enabled priority queue is in the XOFF condition, a new PFC frame is transmitted after the minimum time gap. You specify the minimum time gap in the per priority queue TX Flow Control Signal XOFF Request Hold Quanta register. The minimum time gap between two consecutive PFC frames is 1 pause quanta or 512-bit times. PFC frame transmission ends when none of the PFC interfaces of all enabled priority queues is requesting PFC frames.
A transition from XOFF to XON in any enabled priority queue triggers the IP core to transmit a PFC frame with pause quanta of 0 for the associated priority queue. The IP core sends a single XON flow control frame. In the rare case that the XON frame is lost or corrupted, the remote partner should still be able to resume transmission. The remote partner resumes transmission after the duration or the pause quanta value specified in the previous XOFF flow control frame expires.
Standard Flow Control
In the case of standard flow control, the IP core transmits Pause frames instead of PFC frames. The transmission behavior is identical.
When the IP core is in standard flow control mode and receives a Pause frame, the IP core stops processing TX client data, either immediately or at the next frame boundary. Client data transmission resumes when all of the following conditions are true:
� The time specified by the pause quanta has elapsed and there is no new quanta value.
� A valid pause frame with 0 pause duration has been received.
A Pause frame has no effect if the associated TX Flow Control Enable register bit is set to disable XON and XOFF flow control.
4.1.9. 1588 Precision Time Protocol Interfaces
If you turn on Enable IEEE 1588, the 25G Ethernet Intel FPGA IP core processes and provides 1588 Precision Time Protocol (PTP) timestamp information as defined in the IEEE 1588-2008 Precision Clock Synchronization Protocol for Networked Measurement and Control Systems Standard. This feature supports PHY operating speed with a constant timestamp accuracy of � 4 ns and a dynamic timestamp accuracy of � 1 ns.
1588 PTP packets carry timestamp information. The 25G Ethernet Intel FPGA IP core updates the incoming timestamp information in a 1588 PTP packet to transmit a correct updated timestamp with the data it transmits on the Ethernet link, using a one-step or two-step clock.
A fingerprint can accompany a 1588 PTP packet. You can use this information for client identification and other client uses. If provided fingerprint information, the IP core passes it through unchanged.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 44

Send Feedback

4. Functional Description UG-20109 | 2021.03.29
The IP core connects to a time-of-day (TOD) module that continuously provides the current time of day based on the input clock frequency. Because the module is outside the 25G Ethernet Intel FPGA IP core, you can use the same module to provide the current time of day for multiple modules in your system.
Related Information
� 1588 PTP Registers on page 92
� IEEE website The IEEE 1588-2008 Precision Clock Synchronization Protocol for Networked Measurement and Control Systems Standard is available on the IEEE website.
4.1.9.1. Implementing a 1588 System That Includes a 25G Ethernet Intel FPGA IP Core
The 1588 specification in IEEE 1588-2008 Precision Clock Synchronization Protocol for Networked Measurement and Control Systems Standard describes various systems you can implement in hardware and software to synchronize clocks in a distributed system by communicating offset and frequency correction information between master and slave clocks in arbitrarily complex systems. A 1588 system that includes the 25G Ethernet Intel FPGA IP core with 1588 PTP functionality uses the incoming and outgoing timestamp information from the IP core and the other modules in the system to synchronize clocks across the system.
The 25G Ethernet Intel FPGA IP core with 1588 PTP functionality provides the timestamp manipulation and basic update capabilities required to integrate your IP core in a 1588 system. You can specify that packets are PTP packets, and how the IP core should update incoming timestamps from the client interface before transmitting them on the Ethernet link. The IP core does not implement the event messaging layers of the protocol, but rather provides the basic hardware capabilities that support a system in implementing the full 1588 protocol.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 45

4. Functional Description UG-20109 | 2021.03.29

Figure 22.

Example Ethernet System with Ordinary Clock Master and Ordinary Clock Slave
You can implement both master and slave clocks using the 25G Ethernet Intel FPGA IP core with 1588 PTP functionality. Refer to Adding the External Time-of-Day Module for Variations with 1588 PTP Feature for implementation of the TOD module.
ToD

Packet

Packet User Logic

Packet Parser

Packet

MAC TX 1588

Cable

Packet CPU

Packet User Logic

Packet Parser

Packet rx_tod

MAC RX 1588

PHY

T4 25GbE IP Core

FPGA-OC Master

ToD
T3 MAC TX 1588 PHY MAC RX 1588
T2 25GbE IP Core

Packet
Packet rx_tod

Packet Parser

Packet

User Logic

Packet

Packet Parser

Packet

User Logic

Packet

CPU

FPGA-OC Slave

Figure 23.

Hardware Configuration Example Using 25G Ethernet Intel FPGA IP core in a 1588 System in Transparent Clock Mode

Refer to Adding the External Time-of-Day Module for Variations with 1588 PTP Feature for implementation of the TOD module.

ToD

FPGA-TC

ToD

Cable

PHY

Te2 MAC TX 1588
MAC RX 1588

Ti2 Packet
Packet rx_tod

Packet Parser
Packet Parser

Packet + Ti2 Packet + Ti1

User Logic User Logic

Packet + Ti1 Packet

User Logic

Parser

User Logic

Packet + Ti2

Packet Parser

Ti1 Packet
Packet rx_tod

Te1 MAC TX 1588
MAC RX 1588

PHY

Cable

Ti1 25GbE IP Core

Ti2 25GbE IP Core

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 46

Send Feedback

4. Functional Description UG-20109 | 2021.03.29

Figure 24.

Software Flow Using Transparent Clock Mode System
This figure from the 1588 standard is augmented with the timestamp labels shown in the transparent clock system figure. A precise description of the software requirements is beyond the scope of this document. Refer to the 1588 standard.

Figure 25.

Example Boundary Clock with One Slave Port and Two Master Ports
You can implement a 1588 system in boundary clock mode using the 25G Ethernet Intel FPGA IP core with 1588 PTP functionality. Refer to Adding the External Time-of-Day Module for Variations with 1588 PTP Feature for implementation of the TOD module.

ToD

Cable

MAC TX 1588

Packet

Packet Packet

Packet

Parser

User Logic

PHY

MAC RX 1588

Packet rx_tod

Packet Parser

Packet

User Logic

Packet

CPU

T2 25GbE IP Core

BC Slave

Packet Packet

Packet User Logic
Packet User Logic

Packet Parser
Packet Parser

Packet
Packet rx_tod

MAC TX

1588

Cable

PHY

MAC RX

1588

T4 25GbE IP Core

BC Master 0

FPGA BC

Packet Packet

Packet User Logic
Packet User Logic

Packet Parser
Packet Parser

Packet
Packet rx_tod

MAC TX

1588

Cable

PHY

MAC RX

1588

T4 25GbE IP Core

BC Master 1

Related Information
IEEE website The IEEE 1588-2008 Precision Clock Synchronization Protocol for Networked Measurement and Control Systems Standard is available on the IEEE website.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 47

4. Functional Description UG-20109 | 2021.03.29

4.1.9.2. PTP Transmit Functionality

When you send a 1588 PTP packet to a 25G Ethernet Intel FPGA IP core with Enable IEEE 1588 turned on in the parameter editor, you should assert the following respective input signals with the TX SOP signal to tell the IP core the PTP operations or processes that the IP core should perform to the packet:
� tx_egress_timestamp_request_valid: assert this signal to tell the IP core to process the current packet in two-step processing mode.
� tx_etstamp_ins_ctrl_timestamp_insert: assert this signal to tell the IP core to process the current packet in one-step processing mode and to insert the exit timestamp for the packet in the packet (insertion mode).
� tx_etstamp_ins_ctrl_residence_time_update: assert this signal to tell the IP core to process the current packet in one-step processing mode and to update the timestamp in the packet by adding the latency through the IP core (the residence time in the IP core) to the cumulative delay field maintained in the packet (correction mode). This mode supports transparent clock systems.

Note:

If tx_etstamp_ins_ctrl_residence_time_update is asserted, you should not assert tx_egress_timestamp_request_valid or tx_etstamp_ins_ctrl_timestamp_insert as the result will be undefined.

The IP core transmits the 1588 PTP packet in an Ethernet frame after PTP processing.

Figure 26. PTP Transmit Block Diagram

TOD Module

tx_time_of_day_96b_data tx_time_of_day_64b_data

clk_txmac

tx_data PTP data

TX Adapter

TX MAC

TX PTP

PCS

PMA

tx_egress_timestamp_96b_valid tx_egress_timestamp_96b_data
tx_egress_timestamp_64b_valid tx_egress_timestamp_64b_data
In one-step mode, the IP core either overwrites the timestamp information provided at the user-specified offset with the packet exit timestamp (insertion mode), or adds the residence time in this system to the value at the specified offset (correction mode). You tell the IP core how to process the timestamp by asserting the appropriate signal with the TX SOP signal. You must specify the offset of the timestamp in the packet (tx_etstamp_ins_ctrl_offset_timestamp) in insertion mode, or the offset of the correction field in the packet

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 48

Send Feedback

4. Functional Description UG-20109 | 2021.03.29
(tx_etstamp_ins_ctrl_offset_correction_field) in correction mode. In addition, the IP core zeroes out or updates the UDP checksum, or leaves the UDP checksum as is, depending on the mutually exclusive tx_etstamp_ins_ctrl_checksum_zero and tx_etstamp_ins_ctrl_checksum_correct signals. Checksum calculation is mandatory for the UDP/IPv6 protocol. You must extend 2 bytes at the end of the UDP payload of the PTP packet. The MAC function modifies the extended bytes to ensure that the UDP checksum remains uncompromised.
Two-step PTP processing ignores the values on the one-step processing signals. In two-step processing mode, the IP core does not modify the current timestamp in the packet. Instead, the IP core transmits a two-step derived timestamp on the separate tx_egress_timestamp_96b_data[95:0] or tx_egress_timestamp_64b_data[63:0] bus, when it begins transmitting the Ethernet frame. The value on the tx_egress_timestamp_{96b,64b}_data bus is the packet exit timestamp. The tx_egress_timestamp_{96b,64b}_data bus holds a valid value when the corresponding tx_egress_timestamp_{96b,64b}_valid signal is asserted.
In addition, to help the client to identify the packet, you can specify a fingerprint to be passed by the IP core in the same clock cycle with the timestamp. To specify the number of distinct fingerprint values the IP core can handle, set the Fingerprint width parameter to the desired number of bits W. You provide the fingerprint value to the IP core in the tx_egress_timestamp_request_fingerprint[(W�1):0] signal. The IP core then drives the fingerprint on the appropriate tx_egress_timestamp_{96b,64b}_fingerprint[(W�1):0] port with the corresponding output timestamp, when it asserts the tx_egress_timestamp_{96b,64b}_valid signal.
The IP core calculates the packet exit timestamp.
exit TOD = entry TOD + IP core maintained expected latency + user-configured PMA latency
� entry TOD is the value in tx_time_of_day_96b_data or tx_time_of_day_64b_data when the packet enters the IP core.
� The expected latency through the IP core is a static value. The IP core maintains this value internally.
� The IP core reads the user-configured PMA latency from the TX_PTP_PMA_LATENCY register. This option is provided for user flexibility.
The IP core provides the exit TOD differently in different processing modes.
� In two-step mode, the IP core drives the exit TOD on tx_egress_timestamp_96b_data and on tx_egress_timestamp_64b_data, as available.
� In one-step processing insertion mode, the IP core inserts the exit TOD in the timestamp field of the packet at the offset you specify in tx_etstamp_ins_ctrl_offset_timestamp.
� In one-step processing correction mode, the IP core calculates the exit TOD and uses it only to calculate the residence time.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 49

4. Functional Description UG-20109 | 2021.03.29
In one-step processing correction mode, the IP core calculates the updated correction field value:
exit correction field value = entry correction field value + residence time + asymmetry extra latency
� residence time = exit TOD � entry (ingress) timestamp.
� entry (ingress) timestamp is the value on tx_etstamp_ins_ctrl_ingress_timestamp_{95,64}b in the SOP cycle when the IP core received the packet on the TX client interface. The application is responsible to drive this signal with the correct value for the cumulative calculation. The correct value depends on system configuration.
� The IP core reads the asymmetry extra latency from the TX_PTP_ASYM_DELAY register if the tx_egress_asymmetry_update signal is asserted. This option is provided for additional user-defined precision. You can set the value of this register and set the tx_egress_asymmetry_update signal to indicate the register value should be included in the latency calculation.
Related Information
� 1588 PTP Registers on page 92
� IEEE website The IEEE 1588-2008 Precision Clock Synchronization Protocol for Networked Measurement and Control Systems Standard is available on the IEEE website.
4.1.9.3. PTP Receive Functionality
If you turn on Enable IEEE 1588 in the 25G Ethernet Intel FPGA IP parameter editor, the IP core provides a 96-bit (V2 format) or 64-bit timestamp with every packet on the RX client interface, whether it is a 1588 PTP packet or not. The value on the timestamp bus (rx_ingress_timestamp_96b_data[95:0] or rx_ingress_timestamp_64b_data[63:0] or both, if present) is valid in the same clock cycle as the RX SOP signal. The value on the timestamp bus is not the current timestamp; instead, it is the timestamp from the time when the IP core received the packet on the Ethernet link. The IP core captures the time-of-day from the TOD module on rx_time_of_data_96b_data or rx_time_of_day_64b_data at the time it receives the packet on the Ethernet link, and sends that timestamp to the client on the RX SOP cycle on the timestamp bus rx_ingress_timestamp_96b_data[95:0] or rx_ingress_timestamp_64b_data[63:0] or both, if present. User logic can use this timestamp or ignore it.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 50

Send Feedback

4. Functional Description UG-20109 | 2021.03.29
Figure 27. PTP Receive Block Diagram
rx_data RX
SOP Adapter

RX MAC

SOP RX PCS

RX PMA

rx_ingress_timestamp_64b_data rx_ingress_timestamp_96b_data

PTP_RX

clk_rxmac

rx_time_of_day_96b_data

rx_time_of_day_64b_data

TOD Module

Related Information
IEEE website The IEEE 1588-2008 Precision Clock Synchronization Protocol for Networked Measurement and Control Systems Standard is available on the IEEE website.
4.1.9.4. External Time-of-Day Module for 1588 PTP Variations
25G Ethernet Intel FPGA IP cores that include the 1588 PTP module require an external time-of-day (TOD) module to provide the current time-of-day in each clock cycle, based on the incoming clock. The TOD module must update the time-of-day output value on every clock cycle, and must provide the TOD value in the V2 format (96 bits) or the 64-bit TOD format, or both.
Related Information
Adding the External Time-of-Day Module for Variations with 1588 PTP Feature on page 25
4.1.9.5. PTP Timestamp and TOD Formats
The 25G Ethernet Intel FPGA IP core supports a 96-bit timestamp (V2 format) or a 64bit timestamp (correction-field format) in PTP packets. The 64-bit timestamp and TOD signals of the IP core are in an Intel-defined 64-bit format that is distinct from the V1 format, for improved efficiency in one-step processing correction mode. Therefore, if your system need not handle any packets in one-step processing correction mode, you should set the Time of day format parameter to the value of Enable 96-bit timestamp format.
You control the format or formats the IP core supports with the Time of day format parameter. If you set the value of this parameter to Enable 96-bit timestamp format or Enable both formats, your IP core can support two-step processing mode, one-step processing insertion mode, and one-step processing correction mode, and can support both V1 and V2 formats. You can set the parameter value to Enable

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 51

4. Functional Description UG-20109 | 2021.03.29
64-bit timestamp format to support one-step processing correction mode more efficiently. However, if you do so, your IP core variation cannot support two-step processing mode and cannot support one-step processing insertion mode. If you turn on both of these parameters, the value you drive on the tx_estamp_ins_ctrl_timestamp_format or tx_etstamp_ins_ctrl_residence_time_calc_format signal determines the format the IP core supports for the current packet.
The IP core completes all internal processing in the V2 format. However, if you specify V1 format for a particular PTP packet in one-step insertion mode, the IP core inserts the appropriate V1-format timestamp in the outgoing packet on the Ethernet link.
V2 Format
The IP core maintains the time-of-day (TOD) in V2 format according to the IEEE specification: � Bits [95:48]: Seconds (48 bits). � Bits [47:16]: Nanoseconds (32 bits). This field overflows at 1 billion. � Bits [15:0]: Fractions of nanosecond (16 bits). This field is a true fraction; it
overflows at 0xFFFF.
The IP core can receive time-of-day information from the TOD module in V2 format or in 64-bit TOD format, or both, depending on your setting for the Time of day format parameter.
V1 Format
V1 timestamp format is specified in the IEEE specification: � Bits [63:32]: Seconds (32 bits). � Bits [31:0]: Nanoseconds (32 bits). This field overflows at 1 billion.
Intel 64-Bit TOD Format
The Intel 64-bit TOD format is distinct from the V1 format and supports a longer time delay. It is intended for use in transparent clock systems, in which each node adds its own residence time to a running total latency through the system. This format matches the format of the correction field in the packet, as used in transparent clock mode. � Bits [63:16]: Nanoseconds (48 bits). This field can specify a value greater than 4
seconds. � Bits [15:0]: Fractions of nanosecond (16 bits). This field is a true fraction; it
overflows at 0xFFFF.
The TOD module provides 64-bit TOD information to the IP core in this 64-bit TOD format. The expected format of all 64-bit input timestamp and TOD signals to the IP core is the Intel 64-bit TOD format. The format of all 64-bit output timestamp and TOD signals from the IP core is the Intel 64-bit TOD format. If you build your own TOD module that provides 64-bit TOD information to the IP core, you must ensure it provides TOD information in the Intel 64-bit TOD format.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 52

Send Feedback

4. Functional Description UG-20109 | 2021.03.29

Related Information IEEE website
The IEEE 1588-2008 Precision Clock Synchronization Protocol for Networked Measurement and Control Systems Standard is available on the IEEE website.
4.1.9.6. Design Considerations in PTP
� When the PTP option is enabled together with RS-FEC option, there is no accuracy loss by neglecting bit shift due to transcode effect with the assumption transcode effect will be totally reversed at the receiver side.
� When the PTP option is enabled together with 10/25G switching option, tx_period, rx_period, tx_pma_delay, and rx_pma_delay need to be reconfigured according to the running speed. Refer to the 1588 PTP Registers section for the correct value.
Related Information 1588 PTP Registers on page 92

4.2. User Interface to Ethernet Transmission
The IP core reverses the bit stream for transmission per Ethernet requirements. The transmitter handles the insertion of the inter-packet gap, frame delimiters, and padding with zeros as necessary. The transmitter also handles FCS computation and insertion.
The IP core transmits complete packets. After transmission begins, it must complete with no IDLE insertions. Between the end of one packet and the beginning of the next packet, the data input is not considered and the transmitter sends IDLE characters. An unbounded number of IDLE characters can be sent between packets.

4.2.1. Order of Transmission

The IP core transmits bytes on the Ethernet link starting with the preamble and ending with the FCS in accordance with the IEEE 802.3 standard. On the transmit client interface, the IP core expects the client to send the most significant bytes of the frame first, and to send each byte in big-endian format. Similarly, on the receive client interface, the IP core sends the client the most significant bytes of the frame first, and orders each byte in big-endian format.

Figure 28.

Byte Order on the Client Interface Lanes
Describes the byte order on the Avalon streaming interface. Destination Address[40] is the broadcast/multicast bit (a type bit), and Destination Address[41] is a locally administered address bit.

D estination Address (DA)

Source Address (SA)

Type/ Length (TL)

Data (D)

Octet 5 4 3 2 1 0 5 4 3 2 1 0 1 0 00

...

Bit

...

[47:40] [39:32] [31:24] [23:16] [15:8] [7:0] [47:40] [39:32] [31:24] [23:16] [15:8] [7:0] [15:8] [7:0] MSB[7 :0] LSB[ 7:0]

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 53

4. Functional Description UG-20109 | 2021.03.29

For example, the destination MAC address includes the following six octets ACDE-48-00-00-80. The first octet transmitted (octet 0 of the MAC address described in the 802.3 standard) is AC and the last octet transmitted (octet 5 of the MAC address) is 80. The first bit transmitted is the low-order bit of AC, a zero. The last bit transmitted is the high order bit of 80, a one.

The preceding table and the following figure show that in this example, 0xAC is driven on DA5 (DA[47:40]) and 0x80 is driven on DA0 (DA[7:0]).

Figure 29. Octet Transmission on the 25GbE Avalon Streaming Signals

In the following diagram Preamble pass through and CRC pass through mode are disabled.
clk_txmac

l1_tx_data[63:56] DA5

SA3 D2

D58

DA5

D82 DA5 SA3

l1_tx_data[55:48] DA4

SA2 D3

D59

DA4

D83 DA4 SA2

l1_tx_data[47:40] DA3

SA1 D4

D60

DA3

D84 DA3 SA1

l1_tx_data[39:32] DA2

SA0 D5

D61

DA2

D85 DA2 SA0

l1_tx_data[31:24] DA1

TL1 D6

D62

DA1

D86 DA1 TL1

l1_tx_data[23:16] DA0

TL0 D7

D63

DA0

D87 DA0 TL0

l1_tx_data[15:8] SA5

D0 D8

SA5

D88 SA5 D0

l1_tx_data[7:0] SA4

D1 D9

SA4

D89

SA4

l1_tx_startofpacket l1_tx_endofpacket l1_tx_empty[2:0]

4.2.2. Bit Order For TX and RX Datapaths
The TX bit order matches the placement shown in the PCS lanes as illustrated in IEEE Standard for Ethernet, Section 4, Figure 49-5. The RX bit order matches the placement shown in IEEE Standard for Ethernet, Section 4, Figure 49-6.
Related Information IEEE website
The IEEE Standard for Ethernet, Section 4 is available on the IEEE website.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 54

Send Feedback

UG-20109 | 2021.03.29 Send Feedback

5. Reset

Control and Status registers control three parallel soft resets. These soft resets are not self-clearing. Software clears them by writing to the appropriate register. Asserting the external hard reset csr_rst_n returns Control and Status registers to their original values.

Figure 30.

Conceptual Overview of Reset Logic
The three hard resets are top-level ports. The soft resets are internal signals which are outputs of the PHY_CONFIG register. Software writes the appropriate bit of the PHY_CONFIG to assert a soft reset.
soft_txp_rst

tx_rst_n csr_rst_n

tx_pcs_sclr
TX PCS

tx_mac_sclr

MAC

Adapter

Control and Status Registers
(CSR)

eio_sys_rst
CSR Reset soft_rxp_rst

rx_rst_n

Transceivers

rx_pcs_sclr
RX PCS pcs_ready

rx_mac_sclr

MAC

Adapter

The internal soft reset signals reset the following functions: � soft_txp_rst: Resets the IP core in TX direction. Resets the TX PCS, MAC, and
adapter.This soft reset leads to deassertion of tx_lanes_stable output signal. � soft_rxp_rst: Resets the IP core in RX direction. Resets the RX PCS, MAC, and
adapter. This soft reset leads to the deassertion of rx_pcs_ready output signal. � eio_sys_rst: Resets the IP core. Resets the TX and RX MACs, PCS, adapters,
and transceivers. Does not reset the Control and Status registers. This soft reset leads to the deassertion of tx_lanes_stable and rx_pcs_ready output signal.
Related Information � Reset Signals on page 73 � PHY Registers on page 75

ISO 9001:2015 Registered

UG-20109 | 2021.03.29 Send Feedback

6. Interfaces and Signal Descriptions

Figure 31.

25G Ethernet Intel FPGA IP Signals and Interfaces

Avalon Streaming TX Datapath
Avalon Streaming RX Datapath
Avalon Memory-Mapped
Interface to IP Core CSRs
Reset Signals
Miscellaneous Status and Debug
Signals

clk_txmac l1_tx_data[63:0] l1_tx_valid l1_tx_startofpacket l1_tx_endofpacket l1_tx_empty[2:0] l1_tx_error l1_tx_ready l1_txstatus_valid l1_txstatus_data[39:0] l1_txstatus_error[6:0] pause_insert_tx0[FCQN-1:0] pause_insert_tx1[FCQN-1:0]

25G Ethernet

tx_serial rx_serial
clk_ref tx_serial_clk(1)
tx_pll_locked reconfig_clk
reconfig_reset reconfig_write reconfig_read reconfig_address[10:0] reconfig_writedata[31:0] reconfig_readdata[31:0] reconfig_waitrequest

clk_rxmac l1_rx_data[63:0] l1_rx_valid l1_rx_startofpacket l1_rx_endofpacket l1_rx_empty[2:0] l1_rx_error[5:0] l1_rxstatus_valid l1_rxstatus_data[39:0]

tx_clkout tx_clkout2 rx_clkout rx_clkout2 tvalidr_vaplhidy tx_parallel_data_phy[63:0] tx_control_phy[1:0] rx_parallel_data_phy[63:0]

pause_receive_rx[FCQN-1:0]

rx_control_phy[1:0]

tx_fifo_latency_pulse

clk_status

tx_pcs_fifo_latency_pulse rx_fifo_latency_pulse

reset_status

rx_pcs_fifo_latency_pulse

status_addr[15:0]

rx_bitslip

status_read

rx_digitalreset

status_write

tx_digitalreset

status_readdata[31:0]

rx_is_lockedtodata

status_readdata_valid

rx_set_lockedtoref

status_writedata[31:0] status_waitrequest

rx_set_lockedtodata rx_seriallpbken tx_ready

tx_rst_n rx_rst_n csr_rst_n

rx_ready phy_reset tx_empty_phy

tx_lanes_stable

tx_pempty_phy tx_full_phy

rx_block_lock

tx_pfull_phy

rx_am_lock

rx_empty_phy

rx_pcs_ready

rx_pempty_phy

local_fault_status

rx_full_phy

remote_fault_status

rx_pfull_phy

luinnkid_irfeacutlito_ngael_n_enen

tx_time_of_day_96b_data[95:0]

tx_time_of_day_64b_data[63:0]

rx_time_of_day_96b_data[95:0]

rx_time_of_day_64b_data[63:0]

tx_etstamp_ins_ctrl_timestamp_insert

tx_etstamp_ins_ctrl_residence_time_update

tx_etstamp_ins_ctrl_ingress_timestamp_96b[95:0]

tx_etstamp_ins_ctrl_ingress_timestamp_64b[63:0]

tx_etstamp_ins_ctrl_timestamp_format

tx_etstamp_ins_ctrl_residence_time_calc_format

tx_etstamp_ins_ctrl_offset_timestamp[15:0]

tx_etstamp_ins_ctrl_offset_correction_field[15:0]

tx_etstamp_ins_ctrl_checksum_zero

tx_etstamp_ins_ctrl_offset_checksum_field[15:0]

tx_etstamp_ins_ctrl_checksum_correct

tx_etstamp_ins_ctrl_offset_checksum_correction[15:0]

tx_egress_asymmetry_update

tx_egress_timestamp_request_valid

tx_egress_timestamp_96b_data[95:0]

tx_egress_timestamp_96b_valid

tx_egress_timestamp_64b_data[63:0]

tx_egress_timestamp_64b_valid

tx_egress_timestamp_request_fingerprint[<W>-1:0]

tx_egress_timestamp_96b_fingerprint[<W>-1:0]

tx_egress_timestamp_64b_fingerprint[<W>-1:0]

rx_ingress_timestamp_96b_data[95:0]

rx_ingress_timestamp_96b_valid

rx_ingress_timestamp_64b_data[63:0]

rx_ingress_timestamp_64b_valid

latency_sclk

Notes: 1. When 10/25G dynamic rate switching is enabled, the tx_serial_clk signal is changed to tx_serial_clk0
and tx_serial_clk1 signals. 2. These signals are applicable only for MAC+PCS+PMA core variant. 3. These signals are applicable only for MAC+PCS core variant.

Serial Data Signals(2) Reconfiguration Signals(2) PHY Interface Signals(3)
1588 Precise Timing Protocol Interface

ISO 9001:2015 Registered

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

6.1. TX MAC Interface to User Logic

The TX MAC provides an Avalon streaming interface to the FPGA fabric. The minimum packet size is nine bytes.

Table 15.

Avalon Streaming TX Datapath
All interface signals are clocked by the clk_txmac clock. The value you specify for Ready Latency in the 25G Ethernet Intel FPGA IP parameter editor is the Avalon streaming readyLatency value on this interface.

Signal

Direction

Description

clk_txmac

Output

Clock for the TX logic. Derived from pll_refclk, and is an output from the 25G Ethernet Intel FPGA IP core. clk_txmac is guaranteed to be stable when tx_lanes_stable is asserted. The frequency of this clock is 390.625 MHz. All TX MAC interface signals are synchronous to clk_txmac.

l1_tx_data[63:0]

Input

Data input to MAC. Bit 63 is the MSB and bit 0 is the LSB. Bytes are read in the usual left to right order.
The 25G Ethernet Intel FPGA IP core does not process incoming frames of less than nine bytes correctly. You must ensure such frames do not reach the TX client interface.
You must send each TX data packet without intermediate idle cycles. Therefore, you must ensure your application can provide the data for a single packet in consecutive clock cycles. If data might not be available otherwise, you must buffer the data in your design and wait to assert l1_tx_startofpacket when you are assured the packet data to send on l1_tx_data[63:0] is available or will be available on time.
If readyLatency = 0, ensure that no data transition at the l1_tx_data bus at the same clock cycle l1_tx_ready is deasserted. You can transition the data at the l1_tx_data bus at the same clock cycle l1_tx_ready is asserted.
If readyLatency = 3, ensure that no data transition at the l1_tx_data bus at the third clock cycle after l1_tx_ready is deasserted. You can transition the data at the l1_tx_data bus at the third clock cycles after l1_tx_ready is asserted.

l1_tx_valid

Input

When asserted, indicates valid data is available on l1_tx_data[63:0]. You must assert this signal continuously between the assertions of l1_tx_startofpacket and l1_tx_endofpacket for the same packet regardless of the l1_tx_ready status.

l1_tx_startofpacket

Input

When asserted, indicates the first byte of a frame. When l1_tx_startofpacket is asserted, the MSB of l1_tx_data drives the start of packet.
Packets that drive l1_tx_startofpacket and l1_tx_endofpacket in the same cycle are ignored.

l1_tx_endofpacket

Input

When asserted, indicates the end of a packet.
Packets that drive l1_tx_startofpacket and l1_tx_endofpacket in the same cycle are ignored.

l1_tx_empty[2:0]

Input

Specifies the number of empty bytes on l1_tx_data when l1_tx_endofpacket is asserted.

l1_tx_error

Input

When asserted in the same cycle as l1_tx_endofpacket, indicates the current packet should be treated as an error packet. Assertion at any other position in the packet is ignored.
The TX statistics counters do not reflect errors the IP core creates in response to this signal.

l1_tx_ready

Output

When asserted, indicates that the MAC can accept the data. When the readyLatency = 0, the IP core accepts valid data in the same clock cycle in which it asserts l1_tx_ready. When the readyLatency = 3, the IP core accepts valid data 3 clock cycles after it asserts l1_tx_ready.
continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 57

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Signal l1_txstatus_valid l1_txstatus_data[39:0]
l1_txstatus_error[6:0]
pause_insert_tx0[FCQN-1:0 ] pause_insert_tx1[FCQN-1:0 ]

Direction Output Output
Output Input

Description
When asserted, indicates that l1_txstatus_data[39:0] is driving valid data.
Specifies information about the transmit frame. The following fields are defined: � Bit[39]: When asserted, indicates a PFC frame � Bit[38]: When asserted, indicates a unicast frame � Bit[37]: When asserted, indicates a multicast frame � Bit[36]: When asserted, indicates a broadcast frame � Bit[35]: When asserted, indicates a pause frame � Bit[34]: When asserted, indicates a control frame � Bit[33]: When asserted, indicates a VLAN frame � Bit[32]: When asserted, indicates a stacked VLAN frame � Bits[31:16]: Specifies the frame length from the first byte of the
destination address to the last bye of the FCS � Bits[15:0]: Specifies the payload length
Specifies the error type in the transmit frame. The following fields are defined: � Bits[6:3]: Reserved � Bit[2]: Payload length error � Bit[1]: Oversized frame � Bit[0]: Reserved
Available if you specify Pause or PFC. Indicates to the MAC if an XON, XOFF, Pause or PFC frame should be sent. FCQN equals 1 for Pause and 1-8 for PFC. In 1-bit programming mode, the IP core ignores pause_insert_tx1[FCQN-1:0]. In 2-bit programming mode, the higher-order bit is in pause_insert_tx1[FCQN-1:0] and the lowerorder bit is in pause_insert_tx0[FCQN-1:0]. The following encodings are defined for 1-bit programming mode: � 0 = No request � 0 to 1 = Generate XOFF request � 1 = Continue to generate XOFF request � 1 to 0 = Generate XON request The following encodings are defined for the 2-bit programming model: � 2'b00: No further XON/XOFF request. If there is a XON/XOFF flow
control frame in progress, it is sent � 2'b01: Generate XON flow control frame � 2'b10: Generate XOFF request � 2'b11: Invalid

Figure 32.

Client to 25G Ethernet Intel FPGA IP MAC Avalon Streaming Interface when Ready Latency is 0 (1 of 2)

This timing diagram shows l1_tx_ready asserts before l1_tx_valid asserts. TX MAC captures data at

l1_tx_data bus at the same clock cycle as l1_tx_valid asserts.

clk_txmac

tx_lanes_stable l1_tx_valid l1_tx_ready l1_tx_data
l1_tx_startofpacket l1_tx_endofpacket
l1_tx_empty

000000000000... 0

010... 020... 030... 040... 050... 060... 070... 080... 0000

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 58

Send Feedback

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Figure 33.

Client to 25G Ethernet Intel FPGA IP MAC Avalon Streaming Interface when Ready Latency is 0 (2 of 2)

This timing diagram shows l1_tx_valid asserts before l1_tx_ready asserts. TX MAC captures data at

l1_tx_data bus at the same clock cycle as l1_tx_ready asserts. clk_txmac

tx_lanes_stable l1_tx_valid l1_tx_ready l1_tx_data
l1_tx_startofpacket l1_tx_endofpacket

00... 010...

0202020200000002

030... 040... 050... 060... 070... 080... 0000000

l1_tx_empty 0

Figure 34.

Client to 25G Ethernet Intel FPGA IP MAC Avalon Streaming Interface when Ready Latency is 3 (1 of 2)

This timing diagram shows l1_tx_ready asserts before l1_tx_valid asserts. TX MAC captures data at

l1_tx_data bus at the same clock cycle as l1_tx_valid asserts.

clk_txmac

tx_lanes_stable l1_tx_valid

l1_tx_ready l1_tx_data l1_tx_startofpacket l1_tx_endofpacket

0000000000000000

01... 02... 03... 04... 05... 06... 07... 08... 00000

l1_tx_empty 0

Figure 35.

Client to 25G Ethernet Intel FPGA IP MAC Avalon Streaming Interface when Ready Latency is 3 (2 of 2)

clk_txmac tx_lanes_stable
l1_tx_valid l1_tx_ready l1_tx_data l1_tx_startofpacket l1_tx_endofpacket l1_tx_empty

1 000000... 0

01... 02... 03... 04... 050505020000...

06... 07... 08... 00000 40

Notes: 1. TX MAC captures data at l1_tx_data bus at the same clock cycle as l1_tx_valid asserts. 2. TX MAC stops capturing data at l1_tx_data bus 3 clock cycles after l1_tx_ready de-asserts. 3. TX MAC captures data at l1_tx_data bus 3 clock cycles after l1_tx_ready asserts.

Related Information
Avalon Interface Specifications Detailed information about Avalon streaming interfaces and the Avalon streaming readyLatency parameter.

6.2. RX MAC Interface to User Logic
The RX MAC provides an Avalon streaming interface to the FPGA fabric. The datapath consists of a single 64-bit word.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 59

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Table 16.

Avalon Streaming RX Datapath
All interface signals are clocked by the clk_rxmac clock.

Signal

Direction

Description

clk_rxmac

Output

Clock for the RX MAC. Recovered from the incoming data. This clock is guaranteed stable when rx_pcs_ready is asserted. The frequency of this clock is 390.625 MHz for 25G data rate and 156.25 MHz for 10G data rate.. All RX MAC interface signals are synchronous to clk_rxmac.

l1_rx_data[63:0]

Output

Data output from the MAC. Bit[63] is the MSB and bit[0] is the LSB. Bytes are read in the usual left to right order. The IP core reverses the byte order to meet the requirements of the Ethernet standard.

l1_rx_valid

Output

When asserted, indicates that l1_rx_data[63:0] is driving valid data.
If you turn off Enable RS-FEC, the IP core asserts this signal continuously between the assertions of l1_tx_startofpacket and l1_tx_endofpacket for the same packet. However, if you turn on Enable RS-FEC, the IP core drives IDLE cycles during alignment marker cycles.

l1_rx_startofpacket

Output When asserted, indicates the first byte of a frame.

l1_rx_endofpacket

Output

When asserted, indicates the last data byte of a frame, before the frame check sequence (FCS). In CRC pass-through mode, it is the last byte of the FCS. The packet can end at any byte position.

l1_rx_empty[2:0]

Output

Specifies the number of empty bytes when l1_rx_endofpacket is asserted.
The packet can end at any byte position. The empty bytes are the loworder bytes.

l1_rx_error[5:0]

Output

When asserted in the same cycle as l1_rx_endofpacket, indicates the current packet should be treated as an error packet. The 6 bits of l1_rx_error specify the following errors:
� l1_rx_error[5]: Unused.
� l1_rx_error[4]: Payload length error. If the length field is <1535 bytes (0x600 bytes), the received payload length is less than what is advertised in the payload length field.
� l1_rx_error[3]: Oversized frame. The frame size is greater than the value specified in the MAX_RX_SIZE_CONFIG register.
� l1_rx_error[2]: Undersized frame � The frame size is less than 64 bytes. Frame size = header size + payload size.
� l1_rx_error[1]: CRC Error. The computed CRC value differs from the received CRC.
� l1_rx_error[0]: Malformed packet. The packet is terminated with a non-terminate control character. When this bit is asserted, l1_rx_error[1] is also asserted.

l1_rxstatus_valid

Output When asserted, indicates that l1_rxstatus_data is driving valid data.

l1_rxstatus_data[39:0]

Output

Specifies information about the received frame. The following fields are defined: � Bit[39]: When asserted, indicates a PFC frame � Bit[38]: When asserted, indicates a unicast frame � Bit[37]: When asserted, indicates a multicast frame � Bit[36]: When asserted, indicates a broadcast frame � Bit[35]: When asserted, indicates a pause frame � Bit[34]: When asserted, indicates a control frame � Bit[33]: When asserted, indicates a VLAN frame
continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 60

Send Feedback

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Signal
pause_receive_rx[FCQN-1:0 ]

Direction Output

Description
� Bit[32]: When asserted, indicates a stacked VLAN frame � Bits[31:16]: Specifies the frame length from the first byte of the
destination address to the last bye of the FCS � Bits[15:0]: Specifies the payload length
Each bit of pause_receive_rx[FCQN-1:0] indicates that the corresponding queue is being paused.

Figure 36.

25G Ethernet Intel FPGA IP MAC to Client Avalon Streaming Interface

l1_rx_data reception order is highest byte to lowest byte. The first byte of the destination address is on l1_rx_data[65:56] , 0xfbe4 . . . in this timing diagram.
clk_rxmac

l1_rx_data 0... fbe4... 0101... 0202... 0303... 0404... 0505... 0606... 0707... 0808... 0...

l1_rx_startofpacket

l1_rx_endofpacket l1_rx_empty 0 l1_rx_valid

l1_rx_error 00

Related Information
Avalon Interface Specifications Detailed information about Avalon streaming interfaces.

6.3. Transceivers

The transceivers require a separately instantiated advanced transmit (ATX) PLL to generate the high speed serial clock. In many cases, the same ATX PLL can serve as input to an additional transceiver that has similar input clocking requirements. In comparison to the fractional PLL (fPLL) and clock multiplier unit PLL, the ATX PLL has the best jitter performance and supports the highest frequency operation.

Table 17. Transceiver Signals

Signal

Direction

tx_serial

Output

rx_serial

Input

clk_ref

Input

tx_serial_clk tx_serial_clk0 tx_serial_clk1 tx_pll_locked

Input Input Input Input

Description
TX transceiver signal. Each tx_serial bit becomes two physical pins that form a differential pair.
RX transceiver signals. Each rx_serial bit becomes two physical pins that form a differential pair.
The PLL reference clock. Input to the clock data recovery (CDR) circuitry in the RX PMA. The frequency of this clock is 644.53125 MHz or 322.265625 MHz.
High speed serial clock driven by the ATX PLL. The frequency of this clock is 12.890625 GHz.
High speed serial clock driven by the ATX PLL for 25G data rate. The frequency of this clock is 12.890625 GHz.
High speed serial clock driven by the ATX PLL for 10G data rate. The frequency of this clock is 5.15625 GHz.
Lock signal from ATX PLL. Indicates all ATX PLL(s) are locked.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 61

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Note:

1. The integrated transceivers supports adaptation mode by setting the RX PMA Adaptation Mode parameter in the internal generated transceiver IP to Adaptive CTLE, Adaptive VGA, All-Tap Adaptive DFE mode. Refer to the Analog PMA Settings Parameters and RX PMA Use Model sections of the L- and H-Tile Transceiver PHY User Guide for more information.
2. Intel Stratix 10 devices use the OSC_CLK_1 pin to provide the transceiver calibration clock source. You must provide a 25, 100, or 125 MHz free running and stable clock to OSC_CLK_1. The FPGA's Internal Oscillator cannot be used for transceiver calibration. Do not select this clock source as the Configuration clock source in the Intel Quartus Prime settings. For more information, refer to the Calibration section of the L- and H-Tile Transceiver PHY User Guide.
Related Information
� Adding the Transceiver PLL on page 22
� Ethernet section of the L- and H-Tile Transceiver PHY User Guide Provides more information about the PMA and PCS for Ethernet protocols.
� Analog PMA Settings Parameters section of the L- and H-Tile Transceiver PHY User Guide
� RX PMA Use Model section of the L- and H-Tile Transceiver PHY User Guide
� Calibration section of the L- and H-Tile Transceiver PHY User Guide

6.4. Transceiver Reconfiguration Signals

You access the transceiver control and status registers using the transceiver reconfiguration interface. This is an Avalon memory-mapped interface.

The Avalon memory-mapped interface implements a standard memory-mapped protocol. You can connect an Avalon master to this bus to access the registers of the embedded Transceiver PHY IP core.

Table 18.

Reconfiguration Interface Ports with Shared Native PHY Reconfiguration Interface
All interface signals are clocked by the reconfig_clk clock.

Port Name

Direction

Description

reconfig_clk

Input

Avalon clock. The clock frequency is 100-125 MHz. All signals transceiver reconfiguration interface signals are synchronous to reconfig_clk.

reconfig_reset

Input

Resets the Avalon memory-mapped interface and all of the registers to which it provides access.

reconfig_write

Input

Write enable signal. Signal is active high.

reconfig_read

Input

Read enable signal. Signal is active high.

reconfig_address[10:0]

Input

Address bus.

reconfig_writedata[31:0]

Input

A 32-bit data write bus. reconfig_address specifies the address.

reconfig_readdata[31:0]

Output

A 32-bit data read bus. Drives read data from the specified address. Signal is valid after reconfig_waitrequest is deasserted.

reconfig_waitrequest

Output

Indicates the Avalon memory-mapped interface is busy. Keep the reconfig_write or reconfig_read asserted until reconfig_waitrequest is deasserted.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 62

Send Feedback

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

6.4.1. Accessing the Native PHY Registers in H-Tile Devices

For Intel Stratix 10 H-tile production devices, disable the background calibration first prior to accessing the transceiver core reconfiguration register. The Intel Stratix 10 Htile ES devices do not have background calibration.
In Intel Quartus Prime software version 19.2 onwards, use the following steps to access the transceiver core reconfiguration registers:
1. Write 0x1 into register 0x343[0] of the Avalon memory-mapped control and status interface to hold the auto adaptation module in an Idle state. If you have disabled the Enable auto adaptation triggering for RX PMA CTLE/DFE mode parameter, you can skip this step.
2. Write 0x0 into register 0x542[0] of the transceiver control and status registers using the transceiver reconfiguration Avalon memory-mapped interface to disable background calibration.
3. Access the transceiver register, for example, to perform the transceiver reconfiguration.
4. Once completed, write 0x1 into register 0x542[0] of the transceiver control and status registers using the transceiver reconfiguration Avalon memory-mapped interface to enable background calibration.
5. Write 0x0 into register 0x343[0] of the Avalon memory-mapped control and status interface to release the auto adaptation module from the Idle state. If you have disabled the Enable auto adaptation triggering for RX PMA CTLE/DFE mode parameter, you can skip this step.

Note:

If you do not select the Enable auto adaptation triggering for RX PMA CTLE/DFE mode parameter, refer to Adaptation Control - Start section of the Intel Stratix 10 Land H-Tile Transceiver PHY User Guide for more information about how to start adaptation.

6.4.2. Accessing the Native PHY Registers in L-Tile Devices

All variants of Intel Stratix 10 L-tile devices (ES and production) do not have background calibration. If the Enable auto adaptation triggering for RX PMA CTLE/DFE mode option is enabled, the auto adaptation module FSM needs to be held in IDLE state prior to accessing the transceiver core reconfiguration register. If the Enable auto adaptation triggering for RX PMA CTLE/DFE mode option is disabled, skip the steps below.

In Intel Quartus Prime software version 20.2 onwards, follow these steps to access the transceiver core reconfiguration registers:
1. Write 0x1 into register 0x343[0] of the memory-mapped control and status interface to hold the auto adaptation module in an idle state.
2. Access the transceiver register, for example, to perform the transceiver reconfiguration.
3. Once completed, write 0x0 into register 0x343[0] of the Avalon memory-mapped control and status interface to release the auto adaptation module.

Note:

If you do not select the Enable auto adaptation triggering for RX PMA CTLE/DFE mode parameter, refer to Adaptation Control - Start section of the L- and H-Tile Transceiver PHY User Guide for more information about how to start adaptation.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 63

Related Information L- and H-Tile Transceiver PHY User Guide

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 64

Send Feedback

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

6.5. Avalon Memory-Mapped Management Interface

You access control and status registers using an Avalon memory-mapped management interface. The interface responds regardless of the link status. It also responds when the IP core is in a reset state driven by any reset signal or soft reset other than the csr_rst_n signal. Asserting the csr_rst_n signal resets all control, status, and statistics registers; while this reset is in process, the Avalon memory-mapped management interface does not respond.

Note:

This interface cannot handle multiple pending read transfers. Despite the presence of the status_readdata_valid signal, this Avalon memory-mapped interface is nonpipelined with variable latency.

Table 19. Avalon Memory-Mapped Management Interface

Note:

All status_* signals are synchronous to clk_status signal.

Signal clk_status
reset_status
status_addr[15:0] status_read status_write status_readdata[31:0] status_readdata_valid status_writedata[31:0]
status_waitrequest

Direction Input
Input
Input Input Input Output Output Input
Output

Description
The clock that drives the control and status registers. The frequency of this clock is 100 MHz.
Connect this signal to 1'b0. This signal remains visible as a top-level signal for backward compatibility.
Drives the Avalon memory-mapped register address.
When asserted, specifies a read request.
When asserted, specifies a write request.
Drives read data. Valid when status_readdata_valid is asserted.
When asserted, indicates that status_read_data[31:0] is valid.
Drives the write data. The packet can end at any byte position. The empty bytes are the low-order bytes.
Indicates that the control and status interface is not ready to complete the transaction. status_waitrequest is only used for read transactions.

Related Information
� Control, Status, and Statistics Register Descriptions on page 74 Information about the 25G Ethernet Intel FPGA IPcore registers you can access through the Avalon Memory-Mapped management interface.
� Typical Read and Write Transfers section in the Avalon Interface Specifications Describes typical Avalon memory-mapped read and write transfers with a slave-controlled waitrequest signal.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 65

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

6.6. PHY Interface Signals

Table 20.

Signals of the PHY Interface
This table lists the PHY interface signals. These interface signals are only applicable to the 25G Ethernet Intel FPGA IP with MAC and PCS core variant. For more information on these interface signals, refer to the Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide.

Signal

Direction

Description

tx_clkout

Input

When you turn on Enable IEEE 1588, this clock is a TX transceiver parallel clock. The frequency of this clock is 402.832 MHz for 25G data rate and 161.132 MHz for 10G rate.
When Enable IEEE 1588 is turned off, this clock is used by the MAC transmitter (TX MAC). The frequency of this clock is 390.625 MHz for 25G data rate and 156.25 MHz for 10G data rate.

tx_clkout2

Input

Clock for the TX MAC when you turn on Enable IEEE 1588. The frequency of this clock is 390.625 MHz for 25G data rate and 156.25 MHz for 10G data rate.
This port is unused when Enable IEEE 1588 is turned off.

rx_clkout

Input

When you turn on Enable IEEE 1588, this clock is a RX transceiver parallel clock. The frequency of this clock is 402.832 MHz for 25G data rate and 161.132 MHz for 10G rate.
When Enable IEEE 1588 is turned off, this clock is used by the MAC receiver (RX MAC). The frequency of this clock is 390.625 MHz for 25G data rate and 156.25 MHz for 10G data rate.

rx_clkout2

Input

Clock for the RX MAC when you turn on Enable IEEE 1588. The frequency of this clock is 390.625 MHz for 25G data rate and 156.25 MHz for 10G data rate.
This port is unused when Enable IEEE 1588 is turned off.

rvalid

Input

Indication for RX valid data.

tvalid_phy

Output Indicates valid data output towards PHY.

tx_parallel_data_phy[63:0 ]

Output TX parallel data output from the FPGA fabric to PHY.

tx_control_phy[1:0]

Output

TX control character output from the FPGA fabric to PHY.
When you turn on Enable RS-FEC, the tx_control_phy does not transmit the control character to link partner. The 66-bits output from the RS-FEC is split into tx_parallel_data_phy[63:0] and tx_control_phy[1:0], where the tx_control_phy[1:0] is the most upper 2-bits of the 66-bits data bus, for example, {tx_control_phy[1:0], tx_parallel_data_phy[63:0]}.
For details about the TX RS-FEC, refer to the TX RS-FEC section.

rx_parallel_data_phy[63:0 ]

Input

RX parallel data input from the PHY to FPGA fabric.

rx_control_phy[1:0]

Input

RX control character input from the PHY to FPGA fabric.
When you turn on Enable RS-FEC, the rx_control_phy does not receive the control character from link partner. The 66-bits input to the RS-FEC is split into rx_parallel_data_phy[63:0] and rx_control_phy[1:0], where the rx_control_phy[1:0] is the most upper 2-bits of the 66-bits data bus, for example, {rx_control_phy[1:0], rx_parallel_data_phy[63:0]}.
For details about the RX RS-FEC, refer to the RX RS-FEC section.

tx_fifo_latency_pulse

Input

Latency pulse for TX Core FIFO.

tx_pcs_fifo_latency_pulse

Input

Latency pulse for TX PCS FIFO.

rx_fifo_latency_pulse

Input

Latency pulse for RX Core FIFO.

continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 66

Send Feedback

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Signal rx_pcs_fifo_latency_pulse rx_bitslip rx_digitalreset tx_digitalrest rx_is_lockedtodata rx_set_locktoref rx_seriallpbken tx_ready rx_ready phy_reset tx_empty_phy tx_pempty_phy tx_full_phy tx_pfull_phy rx_empty_phy rx_pempty_phy rx_full_phy rx_pfull_phy

Direction

Description

Input

Latency pulse for RX PCS FIFO.

Output Indicates bit slip enable status.

Input

Resets the PCS RX portion of the transceiver PHY.

Input

Resets the PCS TX portion of the transceiver PHY.

Input

Indicates the status of RX CDR lock on data.

Output Indicates the status of RX CDR lock to reference clock.

Output Status for Internal Serial Loopback.

Input

Indication for external PMA TX Ready.

Input

Indication for external PMA RX Ready

Output Reset signal for PHY.

Input

Indication for TX Core FIFO empty.

Input

Indication for TX Core FIFO partially empty.

Input

Indication for TX Core FIFO full.

Input

Indication for TX Core FIFO partially full.

Input

Indication for RX Core FIFO empty.

Input

Indication for RX Core FIFO partially empty.

Input

Indication for RX Core FIFO full.

Input

Indication for RX Core FIFO partially full.

Related Information � TX RS-FEC on page 34 � RX RS-FEC on page 41 � Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide

6.7. 1588 PTP Interface Signals

Table 21.

Signals of the 1588 Precision Time Protocol Interface
Signals are clocked by clk_rxmac or clk_txmac, as specified. All 64-bit output signals are in the Intel 64-bit TOD format, and you are expected to drive all 64-bit input signals in this format.

Signal Name

Direction

Description

latency_sclk

Input

Latency measurement input sampling clock.
For 25G Ethernet Intel FPGA IP with the IEEE 1588v2 feature, Intel recommends that the frequency of this clock is set to 156.25 MHz. Refer to 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide and L- and H-Tile Transceiver PHY User Guide for more details.

PTP Interface to TOD module

tx_time_of_day_96b_data[9 5:0]

Input

Current V2-format (96-bit) TOD in clk_txmac clock domain. Connect this signal to the external TOD module.
continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 67

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Signal Name

Direction

tx_time_of_day_64b_data[6 3:0]

Input

rx_time_of_day_96b_data[9 5:0]

Input

rx_time_of_day_64b_data[6 3:0]

Input

PTP Interface to Client

TX Signals Related to One Step Processing

tx_etstamp_ins_ctrl_times tamp_insert

Input

tx_etstamp_ins_ctrl_resid ence_time_update

Input

tx_etstamp_ins_ctrl_ingre ss_timestamp_96b[95:0]

Input

tx_etstamp_ins_ctrl_ingre ss_timestamp_64b[63:0]

Input

Description
This signal is available only if you set the Time of day format parameter to the value of Enable 96-bit timestamp format or Enable both formats.
Current 64-bit TOD in clk_txmac clock domain. Connect this signal to the external TOD module. This signal is available only if you set the Time of day format parameter to the value of Enable 64-bit timestamp format or Enable both formats.
Current V2-format (96-bit) TOD in clk_rxmac clock domain. Connect this signal to the external TOD module. This signal is available only if you set the Time of day format parameter to the value of Enable 96-bit timestamp format or Enable both formats.
Current 64-bit TOD in clk_rxmac clock domain. Connect this signal to the external TOD module. This signal is available only if you set the Time of day format parameter to the value of Enable 64-bit timestamp format or Enable both formats.
Indicates the current packet on the TX client interface is a 1588 PTP packet, and directs the IP core to process the packet in one-step processing insertion mode. In this mode, the IP core overwrites the timestamp of the packet with the timestamp field when the packet appears on the TX Ethernet link. The TX client must assert and deassert this signal synchronously with the TX SOP signal for the 1588 PTP packet. If the TX client asserts this signal simultaneously with tx_etstamp_ins_ctrl_residence_time_update, the results are undefined.
Indicates the current packet on the TX client interface is a 1588 PTP packet, and directs the IP core to process the packet in one-step processing correction mode. In this mode, the IP core adds the latency through the IP core (residence time) to the current contents of the timestamp field. The TX client must assert and deassert this signal synchronously with the TX SOP signal for the 1588 PTP packet. If the TX client asserts this signal simultaneously with either of tx_etstamp_ins_ctrl_timestamp_insert or tx_egress_timestamp_request_valid, the results are undefined.
Indicates the V2-format TOD when the packet entered the system. The TX client must ensure this signal is valid in each TX SOP cycle when it asserts tx_etstamp_ins_ctrl_residence_time_update. The TX client must maintain the desired value on this signal while the TX SOP signal is asserted. This signal is useful only in transparent clock mode when the TX client asserts tx_etstamp_ins_ctrl_residence_time_update. This signal is available only if you set the Time of day format parameter to the value of Enable 96-bit timestamp format or Enable both formats.
Indicates the TOD (in Intel 64-bit format) when the packet entered the system. The TX client must ensure this signal is valid in each TX SOP cycle when it asserts tx_etstamp_ins_ctrl_residence_time_update. The TX client must maintain the desired value on this signal while the TX SOP
continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 68

Send Feedback

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Signal Name tx_etstamp_ins_ctrl_times tamp_format
tx_etstamp_ins_ctrl_resid ence_time_calc_format
tx_etstamp_ins_ctrl_offse t_timestamp[15:0]
tx_etstamp_ins_ctrl_offse t_correction_field[15:0]

Direction Input Input Input
Input

Description
signal is asserted. This signal is useful only in transparent clock mode when the TX client asserts tx_etstamp_ins_ctrl_residence_time_update.
This signal is available only if you set the Time of day format parameter to the value of Enable 64-bit timestamp format or Enable both formats.
Specifies the timestamp format (V1 or V2 format) for the current packet if the TX client simultaneously asserts tx_etstamp_ins_ctrl_timestamp_insert. Values are:
� 1'b0: 96-bit timestamp format (V2) � 1'b1: 64-bit timestamp format (V1) The TX client must maintain the desired value on this signal while the TX SOP signal is asserted. If the client specifies the V1 format, you read and write the V1 format TOD (32 bits of seconds and 32 bits of nanoseconds) in bits [79:16] of the 96-bit timestamp and TOD signals.
Note: If you set the Time of day format parameter to the value of Enable 64-bit timestamp format, the results of asserting tx_etstamp_ins_ctrl_timestamp_insert are undefined. Therefore, the timestamp in any case maps to the 96-bit signals.
Specifies the TOD format (64-bit TOD format or the V2 96-bit TOD format) for the current packet if the TX client simultaneously asserts tx_etstamp_ins_ctrl_residence_time_update. Values are:
� 1'b0: 96-bit TOD format (V2) � 1'b1: 64-bit TOD format (48-bit ns and 16-bit fns) The TX client must maintain the desired value on this signal while the TX SOP signal is asserted. If you set the Time of day format parameter to the value of Enable 64-bit timestamp format or Enable both formats, and the client specifies the 64-bit TOD format, the IP core uses the 64-bit TOD format for residence time calculation. If you set the Time of day format parameter to the value of Enable 64-bit timestamp format and the client specifies the 96-bit format (V2), the results are undefined.
Specifies the byte offset of the timestamp information in the current packet if the TX client simultaneously asserts tx_etstamp_ins_ctrl_timestamp_insert. The IP core overwrites the value at this offset. The TX client must maintain the desired value on this signal while the TX SOP signal is asserted. If the packet supports V2 format, the timestamp has 96 bits. In this case, the IP core inserts ten bytes (bits [95:16]) of the timestamp at this offset and the remaining two bytes (bits [15:0]) of the timestamp at the offset specified in tx_etstamp_ins_ctrl_offset_correction_field.
The TX client must ensure that: � The offset includes the entire timestamp in a single packet. � If the packet is more than 256 bytes, the offset supports inclusion of
the entire timestamp in the first 256 bytes of the packet. � The timestamp bytes do not overlap with the bytes in any other
field, including the UDP checksum field. (If these particular two fields overlap, the result is undefined).
If the TX client simultaneously asserts tx_etstamp_ins_ctrl_residence_time_update, this signal specifies the byte offset of the correction field in the current packet. If the TX client simultaneously asserts tx_etstamp_ins_ctrl_timestamp_insert and deasserts (sets to the value of 0) the tx_etstamp_ins_ctrl_timestamp_format signal, this signal specifies the byte offset of bits [15:0]] of the timestamp.
continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 69

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Signal Name
tx_etstamp_ins_ctrl_check sum_zero
tx_etstamp_ins_ctrl_offse t_checksum_field[15:0]
tx_etstamp_ins_ctrl_check sum_correct
tx_etstamp_ins_ctrl_offse t_checksum_correction[15: 0]
tx_egress_asymmetry_updat e

Direction Input Input Input Input
Input

Description
The TX client must maintain the desired value on this signal while the TX SOP signal is asserted. In addition, the TX client must ensure that: � The offset includes the entire correction field or timestamp in a
single packet. � If the packet is more than 256 bytes, the offset supports inclusion of
the entire timestamp or correction field in the first 256 bytes of the packet. � The correction field or timestamp bytes do not overlap with the bytes in any other field, including the UDP checksum field. (If these particular two fields overlap, the result is undefined).
The TX client asserts this signal during a TX SOP cycle to tell the IP core to zero the UDP checksum in the current packet. If the TX client asserts the tx_etstamp_ins_ctrl_checksum_correct signal, it cannot assert this signal. This signal is meaningful only in one-step clock mode. A zeroed UDP checksum indicates the checksum value is not necessarily correct. This information is useful to tell the application to skip checksum checking of UDP IPv4 packets. This function is illegal for UDP IPv6 packets.
Indicates the byte offset of the UDP checksum in the current packet. The TX client must ensure this signal has a valid value during each TX SOP cycle when it also asserts the tx_etstamp_ins_ctrl_checksum_zero signal. Holds the byte offset of the two bytes in the packet that the IP core should reset. This signal is meaningful only in one-step clock mode. The TX client must ensure that: � The offset includes the entire checksum in a single packet. � The checksum bytes do not overlap with the bytes in any other field,
including the timestamp bytes. (If these particular two fields overlap, the result is undefined).
The TX client asserts this signal during a TX SOP cycle to tell the IP core to update (correct) the UDP checksum in the current packet.
If the TX client asserts the tx_etstamp_ins_ctrl_checksum_zero signal, it cannot assert this signal. This signal is meaningful only in onestep clock mode. The application must assert this signal for correct processing of UDP IPv6 packets.
Indicates the byte offset of the UDP checksum correction field in the current packet represented by the extended bytes before CRC. The TX client must ensure this signal has a valid value during each TX SOP cycle when it also asserts the tx_etstamp_ins_ctrl_checksum_correct signal. Holds the byte offset of the two bytes in the packet that the IP core should correct. This signal is meaningful only in one-step clock mode. The TX client must ensure that: � The offset and length of the checksum correction field includes the
entire two bytes of the checksum correction field in a single packet. � The checksum bytes do not overlap with the bytes in any other field,
including the timestamp bytes. (If these particular two fields overlap, the result is undefined). � The end of the UDP payload of the PTP packet is extended by 2 bytes. The MAC function modifies the extended bytes to ensure that the UDP checksum remains uncompromised.
Indicates the IP core should include the value in the TX_PTP_ASYM_DELAY register in its correction calculations. The TX client must maintain the desired value on this signal while the TX SOP signal is asserted. This option is useful in one-step correction mode.
continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 70

Send Feedback

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Signal Name

Direction

TX Signals Related to Two Step Processing

tx_egress_timestamp_reque st_valid

Input

tx_egress_timestamp_96b_d ata[95:0]

Output

tx_egress_timestamp_96b_v alid

Output

tx_egress_timestamp_64b_d ata[63:0]

Output

tx_egress_timestamp_64b_v alid

Output

tx_egress_timestamp_reque st_fingerprint[(W�1):0]
where W is the value between 1 and 32, inclusive, that you specify for the Fingerprint width parameter
tx_egress_timestamp_96b_f ingerprint[(W�1):0]
where W is the value between 1 and 32, inclusive, that you specify for the Fingerprint width parameter
tx_egress_timestamp_64b_f ingerprint[(W�1):0]
where W is the value between 1 and 32, inclusive, that you specify for the Fingerprint width parameter

Input Output Output

Description
Indicates the current packet on the TX client interface is a 1588 PTP packet, and directs the IP core to process the packet in two-step processing mode. In this mode, the IP core outputs the timestamp of the packet when it exits the IP core, and does not modify the packet timestamp information. The TX client must assert and deassert this signal synchronously with the TX SOP signal for the 1588 PTP packet. If the TX client asserts this signal simultaneously with tx_etstamp_ins_ctrl_residence_time_update, the results are undefined.
Provides the V2-format timestamp when a 1588 PTP frame begins transmission on the Ethernet link. Value is valid when the tx_egress_timestamp_96b_valid signal is asserted. This signal is meaningful only in two-step clock mode. This signal is available only if you set the Time of day format parameter to the value of Enable 96-bit timestamp format or Enable both formats.
Indicates that the tx_egress_timestamp_96b_data and tx_egress_timestamp_96b_fingerprint signals are valid in the current clk_txmac clock cycle. This signal is meaningful only in twostep clock mode. This signal is available only if you set the Time of day format parameter to the value of Enable 96-bit timestamp format or Enable both formats.
Provides the timestamp when a 1588 PTP frame begins transmission on the Ethernet link. Value is valid when the tx_egress_timestamp_64b_valid signal is asserted. This signal is meaningful only in two-step clock mode. This signal is available only if you set the Time of day format parameter to the value of Enable 64-bit timestamp format or Enable both formats.
Indicates that the tx_egress_timestamp_64b_data and tx_egress_timestamp_64b_fingerprint signals are valid in the current clk_txmac clock cycle. This signal is meaningful only in twostep clock mode. This signal is available only if you set the Time of day format parameter to the value of Enable 64-bit timestamp format or Enable both formats.
Fingerprint of the current packet. The TX client must assert and deassert this signal synchronously with the TX SOP signal for the 1588 PTP packet.
Provides the fingerprint of the 1588 PTP frame currently beginning transmission on the Ethernet link. Value is valid when the tx_egress_timestamp_96b_valid signal is asserted. This signal is available only if you set the Time of day format parameter to the value of Enable 96-bit timestamp format or Enable both formats.
Provides the fingerprint of the 1588 PTP frame currently beginning transmission on the Ethernet link. Value is valid when the tx_egress_timestamp_64b_valid signal is asserted. This signal is available only if you set the Time of day format parameter to the value of Enable 64-bit timestamp format or Enable both formats.
continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 71

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Signal Name RX Signals rx_ingress_timestamp_96b_ data[95:0]
rx_ingress_timestamp_96b_ valid
rx_ingress_timestamp_64b_ data[63:0]
rx_ingress_timestamp_64b_ valid

Direction

Description

Output Output Output Output

Whether or not the current packet on the RX client interface is a 1588 PTP packet, indicates the V2-format timestamp when the IP core received the packet on the Ethernet link. The IP core provides a valid value on this signal in the same cycle it asserts the RX SOP signal for 1588 PTP packets.
This signal is available only if you set the Time of day format parameter to the value of Enable 96-bit timestamp format or Enable both formats.
Indicates that the rx_ingress_timestamp_96b_data signal is valid in the current cycle. This signal is redundant with the RX SOP signal for 1588 PTP packets.
This signal is available only if you set the Time of day format parameter to the value of Enable 96-bit timestamp format or Enable both formats.
Whether or not the current packet on the RX client interface is a 1588 PTP packet, indicates the 64-bit TOD (in Intel 64-bit format) when the IP core received the packet on the Ethernet link. The IP core provides a valid value on this signal in the same cycle it asserts the RX SOP signal for 1588 PTP packets.
This signal is available only if you set the Time of day format parameter to the value of Enable 64-bit timestamp format or Enable both formats.
Indicates that the rx_ingress_timestamp_64b_data signal is valid in the current cycle. This signal is redundant with the RX SOP signal for 1588 PTP packets.
This signal is available only if you set the Time of day format parameter to the value of Enable 64-bit timestamp format or Enable both formats.

Related Information � 1588 PTP Registers on page 92 � 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide � L- and H-Tile Transceiver PHY User Guide

6.8. Miscellaneous Status and Debug Signals

The miscellaneous status and debug signals are asynchronous.

Table 22. Miscellaneous Status and Debug Signals

Signal tx_lanes_stable

Direction Output

Description Asserted when all TX lanes are stable and ready to transmit data.

rx_block_lock rx_am_lock

Output Output

Signal is asserted when 64B/66B sync header is found consecutively for at least 64 clock cycles by the RX PCS.
If you turn on Enable RS-FEC in the parameter editor, this signal is asserted when alignment marker lock status is achieved. If you turn off Enable RS-FEC in the parameter editor, this signal behaves the same as the rx_block_lock signal.

rx_pcs_ready local_fault_status

Output Output

Signal is asserted when rx_block_lock is asserted.
Asserted when the RX MAC detects a local fault. This signal is available if you turn on Enable link fault generation in the parameter editor.
continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 72

Send Feedback

6. Interfaces and Signal Descriptions UG-20109 | 2021.03.29

Signal remote_fault_status
unidirectional_en
link_fault_gen_en

Direction Output
Output
Output

Description
Asserted when the RX MAC detects a remote fault. This signal is available if you turn on Enable link fault generation in the parameter editor.
Asserted if the IP core includes Clause 66 for unidirectional support. This signal is available if you turn on Enable link fault generation in the parameter editor.
Asserted if the IP core includes Clause 66 for unidirectional support. This signal is available if you turn on Enable link fault generation in the parameter editor.

Related Information Debugging the Link on page 96

6.9. Reset Signals

The IP core has three external hard reset inputs. These resets are asynchronous and are internally synchronized. Assert resets for ten cycles or until you observe the effect of their specific reset. Asserting the external hard reset csr_rst_n returns control and status registers to their original values. rx_pcs_ready and tx_lanes_stable are asserted when the IP core has exited reset successfully.

Table 23. Reset Signals
Signal tx_rst_n rx_rst_n csr_rst_n
channel_reset

Direction Input Input Input
Input

Description
Active low hard reset signal. Resets the TX interface, including the TX PCS and TX MAC. This reset leads to the deassertion of the tx_lanes_stable output signal.
Active low hard reset signal. Resets the RX interface, including the RX PCS and RX MAC. This reset leads to the deassertion of the rx_pcs_ready output signal.
Active low hard global reset. Resets the full IP core. Resets the TX MAC, RX MAC, TX PCS, RX PCS, adapters, transceivers, and control, status, and statistic registers. This reset leads to the deassertion of the tx_lanes_stable and rx_pcs_ready output signals.
This port is only present if the Enable 10G/25G Dynamic Rate Switching parameter is enabled. Before initiating reconfiguration between speeds, assert this signal to hold the TX or RX data paths in reset.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 73

UG-20109 | 2021.03.29 Send Feedback

7. Control, Status, and Statistics Register Descriptions

This section provides information about the memory-mapped registers. You access these registers using the IP core Avalon memory-mapped control and status interface. The registers use 32-bit addresses; they are not byte addressable.

Write operations to a read-only register field have no effect. Read operations that address a Reserved register return an unspecified result. Write operations to Reserved registers have no effect. Accesses to registers that do not exist in your IP core variation, or to register bits that are not defined in your IP core variation, have an unspecified result. You should consider these registers and register bits Reserved. Although you can only access registers in 32-bit read and write operations, you should not attempt to write or ascribe meaning to values in undefined register bits.

Table 24. Register Base Addresses

0x300-0x3FF 0x400-0x4FF 0x500-0x5FF 0x600-0x708 0x800-0x8FF 0x900-0x9FF 0xA00-0xAFF 0xB00-0xBFF 0xC00-0xCFF 0xD00-0xDFF

Word Offset

Register Type PHY registers TX MAC registers RX MAC registers Pause and Priority-Based Flow Control registers Statistics Counter registers - TX direction Statistics Counter registers - RX direction TX 1588 PTP registers RX 1588 PTP registers TX Reed-Solomon FEC registers RX Reed-Solomon FEC registers

Note:

1. Do not attempt to access any register address that is Reserved or undefined. Accesses to registers that do not exist in your IP core variation have unspecified results.
2. For Intel Stratix 10 H-tile production device, disable the background calibration prior to accessing the transceiver core reconfiguration register, as described in the Disabling Background Calibration section of this user guide.

Related Information � Avalon Memory-Mapped Management Interface on page 65
Interface to access the 25G Ethernet Intel FPGA IP core registers. � Accessing the Native PHY Registers in H-Tile Devices on page 63 � Accessing the Native PHY Registers in H-Tile Devices on page 63 � Accessing the Native PHY Registers in L-Tile Devices on page 63

ISO 9001:2015 Registered

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

7.1. PHY Registers

Table 25.
Addr 0x300 0x301 0x302 0x303 0x304 0x310
0x312 0x313
0x314

PHY Registers
The global hard reset csr_rst_n resets all of these registers. The TX reset tx_rst_n and RX reset rx_rst_n signals do not reset these registers.

Name

Description

Reset

Access

REVID

IP core PHY module revision ID

0x0504 2018

SCRATCH

Scratch register available for testing

0x0000 0000

PHY_NAME_0

First characters of IP core variation identifier

0x0000 3235

string, "0025". The "00" is unprintable.

PHY_NAME_1

Next characters of IP core variation identifier

0x0000 4745

string, "00GE". The "00" is unprintable.

PHY_NAME_2

Final characters of IP core variation identifier

0x0070 6373

string, "0pcs". The "0" is unprintable.

PHY_CONFIG
WORD_LOCK EIO_SLOOP EIO_FLAG_SEL

PHY configuration registers. The following bit 26'hX_2'b0_1'bX_3'b RW

fields are defined:

0 (3)

� Bit[0]: eio_sys_rst. Full system reset (except registers). Set this bit to initiate the internal reset sequence.

� Bit[1]: soft_txp_rst. TX soft reset. Resets TX PCS, MAC, and adapter.

� Bit[2]: soft_rxp_rst. RX soft reset. Resets RX PCS, MAC, and adapter.

� Bit[3]: Reserved.

� Bit[4]: set_ref_lock. Directs the RX CDR PLL to lock to the reference clock.

� Bit[5]: set_data_lock. Directs the RX CDR PLL to lock to data.

� Bits[31:6]: Reserved.

When asserted, indicates that the virtual

31'hX1'b0 (3)

channel has identified 66 bit block boundaries

in the serial data stream.

Serial PMA loopback. Setting a bit puts the

31'hX1'b0 (3)

corresponding transceiver in serial loopback

mode. In serial loopback mode, the TX lane

loops back to the RX lane on an internal

loopback path.

Supports indirect addressing of individual FIFO flags in the PCS Native PHY IP core. Program this register with the encoding for a specific FIFO flag. The flag values (one per transceiver) are then accessible in the EIO_FLAGS register.
The value in the EIO_FLAG_SEL register directs the IP core to make available the following FIFO flag:
� 3'b000: TX FIFO full
� 3'b001: TX FIFO empty
� 3b010: TX FIFO partially full
� 3'b011: TX FIFO partially empty
� 3b100: RX FIFO full

29'hX3'b0 (3)

continued...

(3) X means "Don't Care".

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 75

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Addr 0x315
0x321 0x322 0x323
0x324
0x325 0x326
0x329
0x340 0x341

Name

Description

� 3b101: RX FIFO empty � 3b110: RX FIFO partially full � 3b111: RX FIFO partially empty

EIO_FLAGS

PCS indirect data. To read a FIFO flag, set the value in the EIO_FLAG_SEL register to indicate the flag you want to read. After you specify the flag in the EIO_FLAG_SEL register, each bit [n] in the EIO_FLAGS register has the value of that FIFO flag for the transceiver channel for lane [n].

EIO_FREQ_LOCK

Each asserted bit indicates that the corresponding lane RX clock data recovery (CDR) phase-locked loop (PLL) is locked.

PHY_CLK

The following encodings are defined:
� Bit[0]: Indicates if the TX PCS is ready.
� Bit[1]: Indicates if the TX MAC PLL is locked.
� Bit[2]: Indicates if the RX CDR PLL is locked.

FRM_ERR

The IP core asserts bit [0] if it identifies a frame error. You can read this register to determine if the IP core sustains a low number of frame errors, below the threshold to lose word lock. This bit is sticky, unless the IP core loses word lock. Write 1'b1 to the SCLR_FRM_ERR register to clear.
If the IP core loses word lock, it clears this register.

SCLR_FRM_ERR

Synchronous clear for FRM_ERR register. Write 1'b1 to this register to clear the FRM_ERR register and bit [1] of the LANE_DESKEWED register. A single bit clears all sticky framing errors.
This bit does not auto-clear. Write a 1'b0 to continue logging frame errors.

EIO_RX_SOFT_PURGE_S Reserved.

RX_PCS_FULLY_ALIGNED _S

Indicates the RX PCS is fully aligned and ready to accept traffic.
� Bit[0]: RX PCS fully aligned status.
� Bit[1]: RX PCS bit error rate status. A bit value of 1 indicates a bit error rate higher than 10-4 or there are at least 16 errors within 50 us. This bit value is only valid when the link fault generation is enabled.

LANE_DESKEWED

The following encodings are defined:
� Bit[0]: Indicates all lanes are deskewed.
� Bit[1]: When asserted indicates a change in lanes deskewed status. To clear this sticky bit, write 1'b1 to the corresponding bit of the SCLR_FRM_ERR register. This is a latched signal.

Reserved

KHZ_RX

The register indicates the value of RX clock (clk_rxmac) frequency. Apply the following definition for the frequency value:

Reset

Access

31'hX1'b0 (3)

29'hX3'b00 (3)

31'hX1'b0 (3)

0x0

0x0000

31'hX1'b0 (3)

30'hX2'b00 (3)

0x0000 0000

continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 76

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Addr

Name

0x342

KHZ_TX

0x343

PHY_TLKIT_ACCESS

Description
[(Register value (4) * clk_status)/10] KHZ
The register indicates the value of TX clock (clk_txmac) frequency. Apply the following definition for the frequency value: [(Register value (4) * clk_status)/10] KHZ
If you turn on the Enable auto adaptation triggering for RX PMA CTLE/DFE mode option, write 1'b1 to bit[0] of this register to hold the auto adaptation module FSM to an idle state.
Note: For H-tile production devices, write 1'b1 to bit[0] before you launch the Transceiver Toolkit so that the transceiver channel appears in the Transceiver Toolkit. Close the Transceiver Toolkit before you write 1'b0 to bit[0] to restart the auto adaptation module FSM so that the System Console does not hang. For more information, refer to Disabling Background Calibration and Accessing the Native PHY in L- and H-Tile Devices.

7.2. TX MAC Registers

Table 26.
Addr 0x400 0x401

TX MAC Registers
Name TXMAC_REVID TXMAC_SCRATCH

0x402

TXMAC_NAME_0

0x403

TXMAC_NAME_1

0x404

TXMAC_NAME_2

Description
TX MAC revision ID for 25G TX MAC CSRs.
Scratch register available for testing.
First 4 characters of IP core variation identifier string, "25gMACTxCSR".
Next 4 characters of IP core variation identifier string, "ACTx".
Final 4 characters of IP core variation identifier string, "0CSR". The "0" is unprintable.

Reset

Access

0x0000 0000

31'hX 1'b0

Reset 0x0504 2018 0x0000 0000 0x3235 674D
0x4143 5478

Access RO RW RO
RO

0x0043 5352

continued...

(4) Register value convert in decimal. (5) X means "Don't Care".
Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 77

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Addr 0x405
0x407 0x40A

Name LINK_FAULT
MAX_TX_SIZE_CONFIG TXMAC_CONTROL

Description
Link Fault Configuration Register. The following bits are defined:
� Force Remote Fault bit[3]: When link fault generation is enabled, stops data transmission and forces transmission of a remote fault.
� Disable Remote Fault bit[2]: When both link fault reporting and unidirectional transport are enabled, the core transmits data and does not transmit remote faults (RF). This bit takes effect when the value of this register is 28'hX4'b0111.
� Unidir Enable bit[1]: When asserted, the core includes Clause 66 support for the remote link fault reporting on the Ethernet link.
� Link Fault Reporting Enable bit[0]: The following encodings are defined:
-- 1'b1: The PCS generates the proper fault sequence on Ethernet link, when conditions are met.
-- 1'b0: The PCS does not generate the fault sequence.
Specifies the maximum TX frame length. Frames that are longer are considered oversized. They are transmitted, but also increment the CNTR_TX_OVERSIZE register.
Bits [31:16] of this register are Reserved.
TX MAC Control Register. A single bit is defined:
� Bit[1]: VLAN detection disabled. This bit is deasserted by default, implying VLAN detection is enabled.

Reset

Access

28'hX_4'b0001 (5)

0xXXXX 2580 (5)

30'hX2'b0X (5)

7.3. RX MAC Registers

Table 27.
Addr 0x500 0x501

RX MAC Registers
Name RXMAC_REVID RXMAC_SCRATCH

0x502

RXMAC_NAME_0

0x503

RXMAC_NAME_1

0x504

RXMAC_NAME_2

Description
RX MAC revision ID for 25G Ethernet IP core.
Scratch register available for testing.
First 4 characters of IP core variation identifier string, "25gMACRxCSR".
Next 4 characters of IP core variation identifier string, "ACRx".
Final 4 characters of IP core variation identifier string, "0CSR". The "0" is unprintable.

Reset 0x0504 2018 0x0000 0000 0x3235 674D
0x4143 5278

Access RO RW RO
RO

0x0043 5352

continued...

(5) X means "Don't Care". (6) X means "Don't Care".
25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 78

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Addr 0x506 0x507 0x508
0x50A

Name MAX_RX_SIZE_CONFIG MAC_CRC_CONFIG LINK_FAULT
RXMAC_CONTROL

Description
Specifies the maximum frame length available. The MAC asserts l1_rx_error[3] when the length of the received frame exceeds the value of this register. If the IP core receives an Ethernet frame of size greater than the number of bytes specified in this register, and the IP core includes statistics registers, the IP core increments the 64-bit CNTR_RX_OVERSIZE counter.
The RX CRC forwarding configuration register. The following encodings are defined: � 1'b0: Remove RX CRC, do not forward it
to the RX client interface � 1'b1: Retain RX CRC, forward it to the RX
client interface In either case, the IP core checks the incoming RX CRC and flags errors.
Link Fault Status Register. For regular (non-unidirectional) Link Fault, implements IEEE 802.3 Ethernet Clause 46. For unidirectional Link Fault, implements IEEE 802.3 Ethernet Clause 66. If you turn on Enable link fault generation, the following bit fields are defined: � Bit[0]: A bit value of 1 indicates local fault
is detected. � Bit[1]: A bit value of 1 indicates remote
fault is detected. If you disable Enable link fault generation, bit[0] and [1] are always to zero.
RX MAC Control Register. A single bit is defined: � Bit [1]: VLAN detection disabled. This bit
is deasserted by default implying VLAN detection is enabled. � Bit [4]: Enable check for Preamble. By default, Preamble check is turned off. Write 1'b1 to this bit to enable preamble checking. This bit is a don't care when you turn on Enable Preamble Passthrough.

Reset

Access

0xXXXX 2580 (6)

31'hX1'b0 (6)

30'hX2'b00 (6)

27'hX_5'b0XX0X (6)

7.4. Pause/PFC Flow Control Registers
Some of the registers in this table cannot be updated during normal operation. To ensure correct operation, perform a soft reset by writing Bit[0] of the PHY_CONFIG (0x310) after updating registers that cannot be changed dynamically.

(6) X means "Don't Care".
Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 79

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Table 28.
Addr 0x600 0x601 0x602 0x603 0x604
0x605
0x606

TX Flow Control Registers

Bit

Name

Description

Reset

Access

31:0

TX Flow Control Revision ID

Specifies the revision ID, "25GEFCTx CSR".

0x0916_2 016

31:0

TX Flow Control Scratch Pad

Scratch register for testing.

31:0

TX Flow Control IP Core Variant 0

Specifies first 4 characters of IP core

0x3235_4

variation identifier ASCII string, "25GE ".

745

31:0

TX Flow Control IP Core Variant 1

Next 4 characters of IP core variation identifier ASCII string, "FCTx".

0x4643_5 478

31:0

TX Flow Control IP Core Variant 2

(FCQN-1): TX Flow Control

Enable

31:FCQN Reserved

TX Flow Control CSR

(FCQN-1): 0

XON/XOFF Request 1

One bit per queue

Final 4 characters of IP core variation identifier ASCII string, "0CSR". The "0" is unprintable.

0x0043_5 352

Enables the IP core to generate XON and

XOFF Pause/PFC flow control frames to

the remote partner. The following

1'b1 in

encodings are defined:

each bit

� 1'b0: XON or XOFF Pause/PFC flow control is disabled.
� 1'b1: XON or XOFF Pause/PFC flow control is enabled.

that correspon

ds to a

queue

You can change this field dynamically.

Reserved

XON/XOF flow control frame request bit 0. Interpretation depends on whether the IP core is in 1-bit FC request mode or in 2bit FC request mode. This register affects a flow control queue only if the corresponding bit of the TX Flow Control Enable register has the value of 1.
In 2-bit mode, in addition, this register is active for a specific flow control queue only if the corresponding bit in the TX 2bit Flow Control Request Mode register field (bits [(FCQN-1):0] of the register at offset 0x641) specifies that the flow control logic accepts input from this register.
The following encodings are defined for 1bit mode. The IP core reads the 1-bit mode value in TX Flow Control CSR XON/XOFF Request 0.
� 0 = No request
� 0 to 1 = Generate XOFF request
� 1 = Continue to generate XOFF request
� 1 to 0 = Generate XON request

continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 80

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Addr
0x607 0x608 0x609 0x60A 0x60B 0x60C 0x60D 0x60E 0x60F 0x610

Bit

Name

Description

Reset

Access

The following encodings are defined for 2bit mode. The IP core reads the 2-bit mode value in {TX Flow Control CSR XON/XOFF Request 1, TX Flow Control CSR XON/XOFF Request 1}.
� 00 = No request
� 01 = XON request
� 10 = XOFF request
� 11 = Invalid
You can modify the value of this field dynamically.

15:FCQN Reserved

Reserved

In conjunction with Flow Control XON/

XOFF Request 0 specifies a 2-bit request

TX Flow Control CSR for XON/XOFF flow control frame

(FCQN +15):16

XON/XOFF Request 1 1-bit per queue

transmission. This bit is the upper bit of the 2-bit control field.

You can change the value of this field

dynamically.

31:(FCQN +16)

Reserved

31:0

Reserved

N/A

31:0

Reserved

N/A

31:0

Reserved

N/A

TX Pause Enable 0
1-bit

Determines whether receiving a valid Pause frame stops TX user data transmission.
1'b0: Transmission is not stopped
1'b1: Transmission stops

You cannot change the value of this field dynamically.

31:1

Reserved

31:0

Reserved

N/A

31:0

Reserved

N/A

Specifies the 48-bit Destination

31:0

TX Flow Control

Address of the flow control frame.

Destination Address Contains the 32 LSB of the address field.

0xC2000 001

Lower

You cannot modify the value of this field

dynamically.

Specifies the 48-bit Destination

TX Flow Control

Address of flow control frame. Contains

15:0

Destination Address the 16 MSB of the address field.

0x0180

Upper

You cannot modify the value of this field

dynamically.

31:16 Reserved

Reserved

31:0

TX Flow Control

Specifies the 48-bit Source Address of

Source Address Lower

flow control frame. Contains the 32 LSB of the address field.

0xCBFC5 ADD

15:0

TX Flow Control Source Address Upper

Specifies the 48-bit Source Address of flow control frame. Contains the 16 MSB of the address field.

0xE100

continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 81

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Addr

Bit

Name

Description

You cannot modify the value of this field dynamically.

31:16 Reserved

Reserved

0x620, 0x621, ..., 0x620+ (FCQN-1 )

15:0

TX Flow Control Quanta 16-bit per queue

31:16 Reserved

Specifies the pause quanta of Pause/PFC flow control frames to be sent to remote partner. You cannot modify the value of this field dynamically.
Reserved

0x628, 0x629, ..., 0x628+ (FCQN-1 )

15:0 31:16

TX Flow Control Signal XOFF Request Hold Quanta 16-bit per queue
Reserved

Specifies the separation between 2 consecutive XOFF flow control frames. You cannot modify the value of this field dynamically.
Reserved

0x640

TX Flow Control

Select

1-bit

Specifies whether the TX hardware generates Pause or PFC frames. Affects only PFC Queue 0.
Usage example:
You can synthesize a single PFC queue and use it for both Pause and PFC purpose.
1'b0: Pause
1'b1: PFC
You cannot modify the value of this field dynamically.

31:1

Reserved.

0x641

(FCQN-1): 0

TX 2-bit Flow Control Request Mode 1-bit per queue

Determines whether the TX Flow Control CSR XON/XOFF Request register or the pause_insert_tx0 and pause_insert_tx1 signals control XON/ XOFF mode in 2-bit control mode.
1'b0: The pause_insert_tx0 and pause_insert_tx1 signals control requests
1'b1: The TX Flow Control CSR XON/ XOFF Request register fields control requests
You cannot modify the value of this field dynamically.

TX Flow Control

Request Mode

1 bit for all queues

Determines whether the IP core is in TX flow control 1-bit mode or 2-bit mode.
1'b0: Use 1-bit mode to make TX flow control requests
1'b1: Use 2-bit mode to make TX flow control requests

31:17 Reserved

Reserved

Reset 0
0xFFFF 0
0xFFFF 0
1
0
0
0 0

Access RO RW RO RW RO
RW
RO
RW
RW RO

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 82

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Table 29.
Addr 0x700 0x701 0x702 0x703 0x704
0x705
0x706 0x707
0x708

RX Flow Control Registers

Bit

Name

Description

Reset

Access

31:0

RX Flow Control Revision ID

Provides the flow control revision, "25GEFCRx CSR".

0x0916_2 016

31:0

RX Flow Control Scratch Pad

Provides a register for debug.

31:0

RX Flow Control IP Core Variant 0

First 4 characters of IP core variation identifier ASCII string,
"25GE".

0x3235_4 745

31:0

RX Flow Control IP Core Variant 1

Next 4 characters of IP core variation identifier ASCII string, "FCRx".

0x4643_5 278

31:0

RX Flow Control IP Core Variant 2

Final 4 characters of IP core variation identifier ASCII string, "0CSR". The "0" is unprintable.

0x0043_5 352

(FCQN-1): RX PFC Enable

1 bit per queue

Determines whether receiving a valid PFC

frame causes the PFC duration user

1'b1 in

interface to indicate a valid pause quanta each bit

duration to the user logic. 1'b0: Disable

that correspon

1'b1: Enable

ds to a

You cannot modify the value of this field

queue

dynamically.

31:FCQN8 Reserved

Reserved

31:0

Reserved

N/A

Specifies the 48-bit Destination

31:0

RX Flow Control

Address of the flow control frame.

Destination Address Contains the 32 LSB of the address field.

0xC2000 001

Lower

You cannot modify the value of this field

dynamically.

Specifies the 48-bit Destination

RX Flow Control

Address of flow control frame. Contains

15:0

Destination Address the 16 MSB of the address field.

0x0180

Upper

You cannot modify the value of this field

dynamically.

31:16 Reserved

Reserved

Related Information
Flow Control on page 41 Describes how the IP core uses the information in these registers to provide flow control functionality.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 83

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29
7.5. Statistics Registers
The 25G Ethernet Intel FPGA IP statistics registers count Ethernet traffic and errors. The 64-bit statistics registers are designed to roll over, to ensure timing closure on the FPGA. However, these registers should never roll over if the link is functioning properly. The statistics registers check the size of frames, which includes the following fields:
� Size of the destination address
� Size of the source address
� Size of the data
� Four bytes of CRC
The statistics counters module is a synthesis option. The statistics registers are counters that are implemented inside the CSR. When you turn on the Enable MAC statistics counters parameter in the 25G Ethernet Intel FPGA IP parameter editor, the counters are implemented in the CSR. When you turn off the Enable MAC statistics counters parameter in the 25G Ethernet Intel FPGA IP parameter editor, the counters are not implemented in the CSR, and read access to the counters returns undefined results.
After system power-up, the statistics counters have random values. You must clear these registers and confirm the system is stable before using their values. To clear the registers, use any of the following methods:
1. Assert csr_rst_n to clear both the TX and RX statistic counters.
2. Assert tx_rst_n to clear the TX statistic counters.
3. Assert rx_rst_n to clear the RX statistic counters.
4. Write 1'b1 to bit[0], eio_sys_rst of the PHY_CONFIG (0x310) register to clear both the TX and RX statistic counters.
5. Write 1'b1 to bit[1], soft_txp_rst of the PHY_CONFIG (0x310) register to clear the TX statistic counters.
6. Write 1'b1 to bit[2], soft_rxp_rst of the PHY_CONFIG (0x310) register to clear the RX statistic counters.
7. Write 1'b1 to bit[0] of the CNTR_TX_CONFIG (0x845) to clear the TX statistic counters.
8. Write 1'b1 to bit[0] of the CNTR_RX_CONFIG (0x945) to clear the RX statistic counters.
The configuration register at offset 0x845 allows you to clear all of the TX statistics counters. The configuration register at offset 0x945 allows you to clear all of the RX statistics counters. If you exclude these registers, you can monitor the statistics counter increment vectors that the IP core provides at the client side interface and maintain your own counters.
Reading the value of a statistics register does not affect its value.
To ensure that the counters you read are consistent, you should issue a shadow request to create a snapshot of all of the TX or RX statistics registers, by setting bit [2] of the configuration register at offset 0x845 or 0x945, respectively. Until you reset

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 84

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

this bit, the counters continue to increment but the readable values remain constant. You can read bit [1] of the status register at offset 0x846 or 0x946, respectively, to confirm your shadow request has been granted or released.

7.5.1. TX Statistics Registers

Table 30.

Transmit Side Statistics Registers
The TX statistics counters do not reflect TX CRC errors the user forces by asserting the l1_tx_error signal.

Address

Name-

Description

Access

0x800

CNTR_TX_FRAGMENT Number of transmitted frames less than 64 bytes and reporting a

S_LO

CRC error (lower 32 bits). The value of this register is always zero.

The IP core does not transmit frames of length less than nine bytes.

The IP core pads frames of length nine bytes to 64 bytes to extend

them to 64 bytes. The CRC field of the client frames is not verified

by TX MAC when the Enable TX CRC passthrough option is

disabled or enabled.

0x801

CNTR_TX_FRAGMENT Number of transmitted frames less than 64 bytes and reporting a

S_HI

CRC error (upper 32 bits). The value of this register is always zero.

The IP core does not transmit frames of length less than nine bytes.

The IP core pads frames of length nine bytes to 64 bytes to extend

them to 64 bytes. The CRC field of the client frames is not verified

by TX MAC when the Enable TX CRC passthrough option is

disabled or enabled.

0x802

CNTR_TX_JABBERS_ Number of transmitted oversized frames reporting a CRC error

(lower 32 bits). The value of this register is always zero. The CRC

field of the client frames is not verified by TX MAC when the Enable

TX CRC passthrough option is disabled or enabled.

0x803

CNTR_TX_JABBERS_ Number of transmitted oversized frames reporting a CRC error

(upper 32 bits). The value of this register is always zero. The CRC

field of the client frames is not verified by TX MAC when the Enable

TX CRC passthrough option is disabled or enabled.

0x804

CNTR_TX_FCS_LO

Number of transmitted packets with FCS errors. (lower 32 bits). The RO value of this register is always zero. The CRC field of the client frames is not verified by TX MAC when the Enable TX CRC passthrough option is disabled or enabled.

0x805

CNTR_TX_FCS_HI

Number of transmitted packets with FCS errors. (upper 32 bits). The RO value of this register is always zero. The CRC field of the client frames is not verified by TX MAC when the Enable TX CRC passthrough option is disabled or enabled.

0x806

CNTR_TX_CRCERR_L Number of transmitted frames with a frame of length at least 64

reporting a CRC error (lower 32 bits).

0x807

CNTR_TX_CRCERR_H Number of transmitted frames with a frame of length at least 64

reporting a CRC error (upper 32 bits).

0x808

CNTR_TX_MCAST_DA Number of errored multicast frames transmitted, excluding control RO

TA_ERR_LO

frames (lower 32 bits).

0x809

CNTR_TX_MCAST_DA Number of errored multicast frames transmitted, excluding control RO

TA_ERR_HI

frames (upper 32 bits).

0x80A

CNTR_TX_BCAST_DA Number of errored broadcast frames transmitted, excluding control RO

TA_ERR_LO

frames (lower 32 bits).

0x80B

CNTR_TX_BCAST_DA Number of errored broadcast frames transmitted, excluding control RO

TA_ERR_HI

frames (upper 32 bits).

0x80C

CNTR_TX_UCAST_DA Number of errored unicast frames transmitted, excluding control

TA_ERR_LO

frames (lower 32 bits).

RO continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 85

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Address 0x80D 0x80E 0x80F 0x810 0x811 0x812 0x813 0x814 0x815 0x816 0x817 0x818 0x819 0x81A 0x81B 0x81C 0x81D 0x81E 0x81F 0x820 0x821 0x822

Name-

Description

Access

CNTR_TX_UCAST_DA Number of errored unicast frames transmitted, excluding control

TA_ERR_HI

frames (upper 32 bits).

CNTR_TX_MCAST_CT Number of errored multicast control frames transmitted (lower 32

RL_ERR_LO

bits).

CNTR_TX_MCAST_CT Number of errored multicast control frames transmitted (upper 32

RL_ERR_HI

bits).

CNTR_TX_BCAST_CT Number of errored broadcast control frames transmitted (lower 32 RO

RL_ERR_LO

bits).

CNTR_TX_BCAST_CT Number of errored broadcast control frames transmitted (upper 32 RO

RL_ERR_HI

bits).

CNTR_TX_UCAST_CT Number of errored unicast control frames transmitted (lower 32

RL_ERR_LO

bits).

CNTR_TX_UCAST_CT Number of errored unicast control frames transmitted (upper 32

RL_ERR_HI

bits).

CNTR_TX_PAUSE_ER Number of errored pause frames transmitted (lower 32 bits).

R_LO

CNTR_TX_PAUSE_ER Number of errored pause frames transmitted (upper 32 bits).

R_HI

CNTR_TX_64B_LO

Number of 64-byte transmitted frames (lower 32 bits), including the RO CRC field but excluding the preamble and SFD bytes.

CNTR_TX_64B_HI

Number of 64-byte transmitted frames (upper 32 bits), including the RO CRC field but excluding the preamble and SFD bytes.

CNTR_TX_65to127B Number of transmitted frames between 65�127 bytes (lower 32

_LO

bits).

CNTR_TX_65to127B Number of transmitted frames between 65�127 bytes (upper 32

_HI

bits).

CNTR_TX_128to255 Number of transmitted frames between 128�255 bytes (lower 32

B_LO

bits).

CNTR_TX_128to255 Number of transmitted frames between 128�255 bytes (upper 32

B_HI

bits).

CNTR_TX_256to511 Number of transmitted frames between 256�511 bytes (lower 32

B_LO

bits).

CNTR_TX_256to511 Number of transmitted frames between 256�511 bytes (upper 32

B_HI

bits).

CNTR_TX_512to102 Number of transmitted frames between 512�1023 bytes (lower 32 RO

3B_LO

bits).

CNTR_TX_512to102 Number of transmitted frames between 512�1023 bytes (upper 32 RO

3B_HI

bits).

CNTR_TX_1024to15 Number of transmitted frames between 1024�1518 bytes (lower 32 RO

18B_LO

bits).

CNTR_TX_1024to15 Number of transmitted frames between 1024�1518 bytes (upper 32 RO

18B_HI

bits).

CNTR_TX_1519toMA XB_LO

Number of transmitted frames of size between 1519 bytes and the RO number of bytes specified in the MAX_TX_SIZE_CONFIG register (lower 32 bits).
continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 86

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Address 0x823
0x824
0x825
0x826 0x827 0x828 0x829 0x82A 0x82B 0x82C 0x82D 0x82E 0x82F 0x830 0x831 0x832 0x833 0x834
0x835
0x836�0x844 0x845

Name-

Description

Access

CNTR_TX_1519toMA Number of transmitted frames of siz between 1519 bytes and the

XB_HI

number of bytes specified in the MAX_TX_SIZE_CONFIG register

(upper 32 bits).

CNTR_TX_OVERSIZE Number of oversized frames (frames with more bytes than the

_LO

number specified in the MAX_TX_SIZE_CONFIG register)

transmitted (lower 32 bits).

CNTR_TX_OVERSIZE Number of oversized frames (frames with more bytes than the

_HI

number specified in the MAX_TX_SIZE_CONFIG register)

transmitted (upper 32 bits).

CNTR_TX_MCAST_DA Number of valid multicast frames transmitted, excluding control

TA_OK_LO

frames (lower 32 bits).

CNTR_TX_MCAST_DA Number of valid multicast frames transmitted, excluding control

TA_OK_HI

frames (upper 32 bits).

CNTR_TX_BCAST_DA Number of valid broadcast frames transmitted, excluding control

TA_OK_LO

frames (lower 32 bits).

CNTR_TX_BCAST_DA Number of valid broadcast frames transmitted, excluding control

TA_OK_HI

frames (upper 32 bits).

CNTR_TX_UCAST_DA Number of valid unicast frames transmitted, excluding control

TA_OK_LO

frames (lower 32 bits).

CNTR_TX_UCAST_DA Number of valid unicast frames transmitted, excluding control

TA_OK_HI

frames (upper 32 bits).

CNTR_TX_MCAST_CT Number of valid multicast frames transmitted, excluding data frames RO

RL_LO

(lower 32 bits).

CNTR_TX_MCAST_CT Number of valid multicast frames transmitted, excluding data frames RO

RL_HI

(upper 32 bits).

CNTR_TX_BCAST_CT Number of valid broadcast frames transmitted, excluding data

RL_LO

frames (lower 32 bits).

CNTR_TX_BCAST_CT Number of valid broadcast frames transmitted, excluding data

RL_HI

frames (upper 32 bits).

CNTR_TX_UCAST_CT Number of valid unicast frames transmitted, excluding data frames RO

RL_LO

(lower 32 bits).

CNTR_TX_UCAST_CT Number of valid unicast frames transmitted, excluding data frames RO

RL_HI

(upper 32 bits).

CNTR_TX_PAUSE_LO Number of valid pause frames transmitted (lower 32 bits).

CNTR_TX_PAUSE_HI Number of valid pause frames transmitted (upper 32 bits).

CNTR_TX_RUNT_LO Number of transmitted runt packets (lower 32 bits). The value of

this register is always zero. The IP core does not transmit frames of

length less than nine bytes. The IP core pads frames of length nine

bytes to 64 bytes to extend them to 64 bytes.

CNTR_TX_RUNT_HI Number of transmitted runt packets (upper 32 bits). The value of

this register is always zero. The IP core does not transmit frames of

length less than nine bytes. The IP core pads frames of length nine

bytes to 64 bytes to extend them to 64 bytes.

Reserved

CNTR_TX_CONFIG

Bits[2:0]: Configuration of TX statistics counters:

RW continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 87

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Address
0x846 0x847�0x85F 0x860 0x861 0x862 0x863

Name-

Description

Access

� Bit[2]: Shadow request (active high): When set to the value of 1, TX statistics collection is paused. The underlying counters continue to operate, but the readable values reflect a snapshot at the time the pause flag was activated. Write a 0 to release.
� Bit[1]: Parity-error clear. When software sets this bit, the IP core clears the parity bit CNTR_TX_STATUS[0]. This bit (CNTR_TX_CONFIG[1]) is self-clearing.
� Bit[0]: Software can set this bit to the value of 1 to reset all of the TX statistics registers at the same time. This bit is selfclearing.
Bits[31:3] are Reserved.

CNTR_TX_STATUS

� Bit[1]: Indicates that the TX statistics registers are paused (while RO CNTR_TX_CONFIG[2] is asserted).
� Bit[0]: Indicates the presence of at least one parity error in the TX statistics counters.
Bits[31:2] are Reserved.

Reserved

TxPayloadOctetsOK_ Number of transmitted payload bytes in frames with no FCS,

undersized, oversized, or payload length errors. If VLAN detection is

turned off for the TX MAC (bit[1] of the TX_MAC_CONTROL register

TxPayloadOctetsOK_ at offset 0x40A has the value of 1), the IP core counts the VLAN

header bytes (4 bytes for VLAN and 8 bytes for stacked VLAN) as

payload bytes. This register is compliant with the requirements for

aOctetsTransmittedOK in section 5.2.2.1.8 of the IEEE Standard

802.3-2008.

TxFrameOctetsOK_L O
TxFrameOctetsOK_H I

Number of transmitted bytes in frames with no FCS, undersized,

oversized, or payload length errors. This register is compliant with

the requirements for ifOutOctets in RFC3635 (Managed Objects for

Ethernet-like Interface Types) and TX etherStatsOctets in

RFC2819(Remote Network Monitoring Management Information Base

(RMON)).

7.5.2. RX Statistics Registers

Table 31. Receive Side Statistics Registers

Address

Name

Description

Access

0x900

CNTR_RX_FRAGMENTS Number of received frames less than 64 bytes and reporting a CRC RO

_LO

error (lower 32 bits)

0x901

CNTR_RX_FRAGMENTS Number of received frames less than 64 bytes and reporting a CRC RO

_HI

error (upper 32 bits)

0x902

CNTR_RX_JABBERS_L Number of received oversized frames reporting a CRC error (lower RO

32 bits)

0x903

CNTR_RX_JABBERS_H Number of received oversized frames reporting a CRC error (upper RO

32 bits)

0x904

CNTR_RX_FCS_LO

Number of received packets with FCS errors. This register

maintains a count of the number of pulses on the

l<n>_rx_fcs_error or rx_fcs_error output signal (lower 32

bits)

0x905

CNTR_RX_FCS_HI

Number of received packets with FCS errors. This register maintains a count of the number of pulses on the l<n>_rx_fcs_error output signal (upper 32 bits)

RO continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 88

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Address 0x906 0x907 0x908 0x909 0x90A 0x90B 0x90C 0x90D 0x90E 0x90F 0x910 0x911 0x912 0x913 0x914 0x915 0x916 0x917 0x918 0x919 0x91A 0x91B

Name

Description

Access

CNTR_RX_CRCERR_LO Number of received frames with a frame of length at least 64, with RO CRC error (lower 32 bits)

CNTR_RX_CRCERR_HI Number of received frames with a frame of length at least 64, with RO CRC error (upper 32 bits)

CNTR_RX_MCAST_DAT Number of errored multicast frames received, excluding control

A_ERR_LO

frames (lower 32 bits)

CNTR_RX_MCAST_DAT Number of errored multicast frames received, excluding control

A_ERR_HI

frames (upper 32 bits)

CNTR_RX_BCAST_DAT Number of errored broadcast frames received, excluding control

A_ERR_LO

frames (lower 32 bits)

CNTR_RX_BCAST_DAT Number of errored broadcast frames received, excluding control

A_ERR_HI

frames (upper 32 bits)

CNTR_RX_UCAST_DAT Number of errored unicast frames received, excluding control

A_ERR_LO

frames (lower 32 bits)

CNTR_RX_UCAST_DAT Number of errored unicast frames received, excluding control

A_ERR_HI

frames (upper 32 bits)

CNTR_RX_MCAST_CTR Number of errored multicast control frames received (lower 32

L_ERR_LO

bits)

CNTR_RX_MCAST_CTR Number of errored multicast control frames received (upper 32

L_ERR_HI

bits)

CNTR_RX_BCAST_CTR Number of errored broadcast control frames received (lower 32

L_ERR_LO

bits)

CNTR_RX_BCAST_CTR Number of errored broadcast control frames received (upper 32

L_ERR_HI

bits)

CNTR_RX_UCAST_CTR Number of errored unicast control frames received (lower 32 bits) RO L_ERR_LO

CNTR_RX_UCAST_CTR Number of errored unicast control frames received (upper 32 bits) RO L_ERR_HI

CNTR_RX_PAUSE_ERR Number of errored pause frames received (lower 32 bits)

_LO

CNTR_RX_PAUSE_ERR Number of errored pause frames received (upper 32 bits)

_HI

CNTR_RX_64B_LO

Number of 64-byte received frames (lower 32 bits), including the RO CRC field but excluding the preamble and SFD bytes

CNTR_RX_64B_HI

Number of 64-byte received frames (upper 32 bits), including the RO CRC field but excluding the preamble and SFD bytes

CNTR_RX_65to127B_ Number of received frames between 65�127 bytes (lower 32 bits) RO LO

CNTR_RX_65to127B_ Number of received frames between 65�127 bytes (upper 32 bits) RO HI

CNTR_RX_128to255B Number of received frames between 128 �255 bytes (lower 32

_LO

bits)

CNTR_RX_128to255B _HI

Number of received frames between 128 �255 bytes (upper 32 bits)

RO continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 89

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Address 0x91C 0x91D 0x91E 0x91F 0x920 0x921 0x922 0x923 0x924
0x925
0x926 0x927 0x928 0x929 0x92A 0x92B 0x92C 0x92D 0x92E 0x92F 0x930

Name

Description

Access

CNTR_RX_256to511B Number of received frames between 256 �511 bytes (lower 32

_LO

bits)

CNTR_RX_256to511B Number of received frames between 256 �511 bytes (upper 32

_HI

bits)

CNTR_RX_512to1023 Number of received frames between 512�1023 bytes (lower 32

B_LO

bits)

CNTR_RX_512to1023 Number of received frames between 512 �1023 bytes (upper 32

B_HI

bits)

CNTR_RX_1024to151 Number of received frames between 1024�1518 bytes (lower 32

8B_LO

bits)

CNTR_RX_1024to151 Number of received frames between 1024�1518 bytes (upper 32

8B_HI

bits)

CNTR_RX_1519toMAX Number of received frames between 1519 bytes and the maximum RO

B_LO

size defined in the MAX_RX_SIZE_CONFIG register (lower 32 bits)

CNTR_RX_1519toMAX Number of received frames between 1519 bytes and the maximum RO

B_HI

size defined in the MAX_RX_SIZE_CONFIG register (upper 32 bits)

CNTR_RX_OVERSIZE_ Number of oversized frames (frames with more bytes than the

number specified in the MAX_RX_SIZE_CONFIG register) received

(lower 32 bits)

CNTR_RX_OVERSIZE_ Number of oversized frames (frames with more bytes than the

number specified in the MAX_RX_SIZE_CONFIG register) received

(upper 32 bits)

CNTR_RX_MCAST_DAT Number of valid multicast frames received, excluding control

A_OK_LO

frames (lower 32 bits)

CNTR_RX_MCAST_DAT Number of valid multicast frames received, excluding control

A_OK_HI

frames (upper 32 bits)

CNTR_RX_BCAST_DAT Number of valid broadcast frames received, excluding control

A_OK_LO

frames (lower 32 bits)

CNTR_RX_BCAST_DAT Number of valid broadcast frames received, excluding control

A_OK_HI

frames (upper 32 bits)

CNTR_RX_UCAST_DAT Number of valid unicast frames received, excluding control frames RO

A_OK_LO

(lower 32 bits)

CNTR_RX_UCAST_DAT Number of valid unicast frames received, excluding control frames RO

A_OK_HI

(upper 32 bits)

CNTR_RX_MCAST_CTR Number of valid multicast frames received, excluding data frames RO

L_LO

(lower 32 bits)

CNTR_RX_MCAST_CTR Number of valid multicast frames received, excluding data frames RO

L_HI

(upper 32 bits)

CNTR_RX_BCAST_CTR Number of valid broadcast frames received, excluding data frames RO

L_LO

(lower 32 bits)

CNTR_RX_BCAST_CTR Number of valid broadcast frames received, excluding data frames RO

L_HI

(upper 32 bits)

CNTR_RX_UCAST_CTR L_LO

Number of valid unicast frames received, excluding data frames (lower 32 bits)

RO continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 90

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Address 0x931 0x932 0x933 0x934
0x935
0x936�0x944 0x945
0x946
0x947�0x95F 0x960 0x961
0x962 0x963

Name

Description

Access

CNTR_RX_UCAST_CTR Number of valid unicast frames received, excluding data frames

L_HI

(upper 32 bits)

CNTR_RX_PAUSE_LO Number of received pause frames, with or without error (lower 32 RO bits)

CNTR_RX_PAUSE_HI Number of received pause frames, with or without error (upper 32 RO bits)

CNTR_RX_RUNT_LO

Number of received runt packets (lower 32 bits)

A runt is a packet of size less than 64 bytes but greater than eight bytes. If a packet is eight bytes or smaller, it is considered a decoding error and not a runt frame, and the IP core does not flag it nor count it as a runt.

CNTR_RX_RUNT_HI

Number of received runt packets (upper 32 bits)

Reserved

CNTR_RX_CONFIG

Bits[2:0]: Configuration of RX statistics counters:

� Bit[2]: Shadow request (active high): When set to the value of 1, RX statistics collection is paused. The underlying counters continue to operate, but the readable values reflect a snapshot at the time the pause flag was activated. Write a 0 to release.

� Bit[1]: Parity-error clear. When software sets this bit, the IP core clears the parity bit CNTR_RX_STATUS[0]. This bit (CNTR_RX_CONFIG[1]) is self-clearing.

� Bit[0]: Software can set this bit to the value of 1 to reset all of the RX statistics registers at the same time. This bit is selfclearing.

Bits[31:3] are Reserved.

CNTR_RX_STATUS

� Bit[1]: Indicates that the RX statistics registers are paused

(while CNTR_RX_CONFIG[2] is asserted).

� Bit[0]: Indicates the presence of at least one parity error in the RX statistics counters.

Bits [31:2] are Reserved.

Reserved

RxPayloadOctetsOK Number of received payload bytes in frames with no FCS,

_LO

undersized, oversized, or payload length errors. If VLAN detection

is turned off for the RX MAC (bit [1] of the RXMAC_CONTROL

RxPayloadOctetsOK register at offset 0x50A has the value of 1), the IP core counts the RO

_HI

VLAN header bytes (4 bytes for VLAN and 8 bytes for stacked

VLAN) as payload bytes. This register is compliant with the

requirements for aOctetsReceivedOK in section 5.2.2.1.14 of the

IEEE Standard 802.3-2008.

RxFrameOctetsOK_L Number of received bytes in frames with no FCS, undersized,

oversized, or payload length errors. This register is compliant with

the requirements for ifInOctets in RFC3635 (Managed Objects for

RxFrameOctetsOK_H Ethernet-like Interface Types) and RX etherStatsOctets in RFC2819 RO

(Remote Network Monitoring Management Information Base

(RMON)).

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 91

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

7.6. 1588 PTP Registers

The 1588 PTP registers together with the 1588 PTP signals process and provide Precision Time Protocol (PTP) timestamp information as defined in the IEEE 1588-2008 Precision Clock Synchronization Protocol for Networked Measurement and Control Systems Standard. The 1588 PTP module provides you the support to implement the 1588 Precision Time Protocol in your design.

Table 32. TX 1588 PTP Registers

Addr

Name

Bit

Description

HW Reset Value

Access

0xA00

TXPTP_REVID [31:0] IP core revision ID.

0x0504_2018 RO

0xA01

TXPTP_SCRAT [31:0] Scratch register available for testing. CH

32'b0

0xA02

TXPTP_NAME_ [31:0] First 4 characters of IP core variation identifier

string "25GETXPTPCSR"

0x3235_4745 RO

0xA03

TXPTP_NAME_ [31:0] Next 4 characters of IP core variation identifier

string "25GETXPTPCSR"

0x5458_5054 RO

0xA04

TXPTP_NAME_ [31:0] Final 4 characters of IP core variation identifier

string"25GETXPTPCSR"

0x5043_5352 RO

0xA05

TX_PTP_CLK_ [19:0] clk_txmac clock period.

0x28F5C

PERIOD

Bits[19:16]: nanoseconds (ns)

Bits[15:0]: fraction of nanosecond

The value of TX_PTP_CLK_PERIOD is speed dependent and needs to be reconfigured during speed switching.

� 25G speed: 2.56 ns

� 10G speed: 6.4 ns

0xA06�0xA0A Reserved

Reserved

96'b0

0xA0B

TX_PTP_ASYM [18:0] Asymmetry adjustment as required for delay

19'b0

_DELAY

measurement. The IP core adds this value to the

final delay.

� Bit[18]: The value of 1 enables the feature and the value of 0 disables the feature.

� Bit[17]: The value of 1 indicates subtraction and the value of 0 indicates addition. Depending on the value of this bit, the value in bits [16:0] is added to or subtracted from the final delay.

� Bits[16:0]: Asymmetry adjustment in nanoseconds.

0xA0C

TX_PTP_PMA_ LATENCY

[31:0]

Latency through the TX PMA. This is the delay from the TX PCS output to the tx_serial pin.
� Bits[31:16]: Full nanoseconds (ns)
� Bits[15:0]: Fraction of a nanosecond
In Intel Stratix 10 devices, the TX_PTP_PMA_LATENCY value is speed dependent and needs to be reconfigured during speed switching. The following are the TX PMA latency values for 25G and 10G speed rates:
25G speed:

32'b0

RW continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 92

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Addr

Name

Bit

Description

� Digital delay: 187 UI Note: 1 UI is approximately 38.8 ps.
� Analog delay: -- ES silicon: 3.2 ns -- Production silicon: 4.44 ns
� Total delay: -- ES silicon: 10.456 ns -- Production silicon: 11.7 ns
10G speed: � Digital delay: 187 UI
Note: 1 UI is approximately 97 ps. � Analog delay:
-- ES silicon: 2.196 ns -- Production silicon: 5.3 ns � Total delay: -- ES silicon: 20.335 ns -- Production silicon: 23.439 ns

HW Reset Value

Access

Table 33. RX 1588 PTP Registers

Addr 0xB00

Name

Bit

Description

RXPTP_REVID [31:0] IP core revision ID.

HW Reset Value
0x0504 2018

Access RO

0xB01

RXPTP_SCRAT [31:0] Scratch register available for testing. CH

32'b0

0xB02

RXPTP_NAME_ [31:0] First 4 characters of IP core variation identifier

string "25GERXPTPCSR"

0x3235_4745 RO

0xB03

RXPTP_NAME_ [31:0] Next 4 characters of IP core variation identifier

string"25GERXPTPCSR"

0x5258_5054 RO

0xB04

RXPTP_NAME_ [31:0] Final 4 characters of IP core variation identifier

string "25GERXPTPCSR"

0x5043_5352 RO

0xB05 0xB06

RX_PTP_CLK_ PERIOD
RX_PTP_PMA_ LATENCY

[19:0] clk_rxmac clock period.

0x28F5C

Bits [19:16]: Full nanoseconds (ns)

Bits [15:0]: Fraction of a nanosecond

The value of RX_PTP_CLK_PERIOD is speed dependent and needs to be reconfigured during speed switching.

� 25G speed: 2.56 ns

� 10G speed: 6.4 ns

[31:0]

Latency through the RX PMA. This is the delay from the rx_serial pin to the RX PCS input.
� Bits[31:16]: Full nanoseconds
� Bits[15:0]: Fraction of a nanosecond
In Intel Stratix 10 devices, the RX_PTP_PMA_LATENCY value is speed dependent and needs to be reconfigured during speed switching. The following are the RX PMA latency values for 25G and 10G speed rates:
25G speed:

32'b0

RW continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 93

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Addr

Name

Bit

Description

� Digital delay: 104.5 UI Note: 1 UI is approximately 38.8 ps.
� Analog delay: -- ES silicon: 0.139 ns -- Production silicon: 1.38 ns
� Total delay: -- ES silicon: 4.194 ns -- Production silicon: 5.435 ns
10G speed: � Digital delay: 104.5 UI
Note: 1 UI is approximately 97 ps. � Analog delay:
-- ES silicon: -1.194 ns -- Production silicon: 1.91 ns � Total delay: -- ES silicon: 8.943 ns -- Production silicon: 12.047 ns

Related Information � 1588 PTP Interface Signals on page 67 � 1588 Precision Time Protocol Interfaces on page 44 � PTP Transmit Functionality on page 48

7.7. TX Reed-Solomon FEC Registers

Table 34.
Addr 0xC00 0xC01 0xC02 0xC03 0xC04
0xC05

TX Reed-Solomon FEC Registers

Name REVID

Description Reed-Solomon FEC TX module revision ID.

TX_RSFEC_NAME_0 TX_RSFEC_NAME_1 TX_RSFEC_NAME_2 ERR_INS_EN
ERR_MASK

First 4 characters of IP core variation identifier string, "25geRSFECoTX".
Middle 4 characters of IP core variation identifier string, "25geRSFECoTX".
Final 4 characters of IP core variation identifier string, "25geRSFECoTX".
Configuration register to enable error insertion in RS-FEC transmitter. Writing 1'b1 enables the feature. Writing 1'b0 disables it. The following encodings are defined: � Bit[4]: Enable error insertion for single
FEC codeword. Bit self-clears after error is inserted. � Bit[0]: Enable error insertion for every FEC codeword. � All other bits: Reserved.
Specifies the bit masks for symbols and bits in a group for error injection. Each FEC codeword consists of 528 symbols of 10 bits each. The encoder works on groups of 8 symbols (80 bits). Therefore, each FEC

HW Reset Value

Access

Reset 0x0504_2018 0x3235_6765 0x5253_4645 0x436F_5458 0x00000000

Access RO RO RO RO RW

0x00000000

continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 94

Send Feedback

7. Control, Status, and Statistics Register Descriptions UG-20109 | 2021.03.29

Addr

Name

0xC06

BYPASS_RSFEC

Description
codeword consists of 66 groups. Writing 1'b1 enables the feature. Writing 1'b0 disables it. The following encodings are defined: � Bits[25:16]: Bit mask. � Bits[15:8]: Symbol mask. � Bits[6:0]: Group number (0-65). � Other bits: Reserved.
Bypass RS-FEC core. Used by both TX and RX RS-FEC cores. Writing 1'b1 enables the feature. Writing 1'b0 disables it. The following encodings are defined: � Bit[0]: Bypass RS-FEC core. � All other bits: Reserved.

7.8. RX Reed-Solomon FEC Registers

Table 35.
Addr 0xD00 0xD01 0xD02 0xD03 0xD04
0xD05
0xD06 0xD07

RX Reed-Solomon FEC Registers

Name

Description

REVID

RS-FEC TX module revision ID

RX_RSFEC_NAME0

First 4 characters of IP core variation identifier string, "25geRSFECoRX".

RX_RSFEC_NAME1

Middle 4 characters of IP core variation identifier string, "25geRSFECoRX".

RX_RSFEC_NAME2

Final 4 characters of IP core variation identifier string, "25geRSFECoRX".

BYPASS_RESTART

Configuration register to bypass error correction and to restart alignment marker synchronization. Writing 1'b1 enables the feature. Writing 1'b0 disables it.The following encodings are defined:
� Bit[0]: Bypass error correction. The RSFEC core remains enabled but does not correct errors.
� Bit[4]: Restarts FEC alignment marker synchronization. Bit clears after alignment marker synchronization is restarted.
� All other bits: Reserved.

FEC_ALIGN_STATUS

Alignment marker lock status. The following encodings are defined:
� Bit[0]: Indicates alignment marker lock status. When 1'b1, indicates alignment has been achieved.
� All other bits: reserved

CORRECTED_CW

32-bit counter that contains the number of corrected FEC codewords processed. The value resets to zero upon read and holds at max count.

UNCORRECTED_CW

32-bit counter that contains the number of uncorrected FEC codewords processed. The value resets to zero upon read and holds at max count.

Reset

Access

0x00000000

Reset 0x0504_2018 0x3235_6765 0x5253_4645 0x436F_5258 0x0000 0000

Access RO RO RO RO RW

0x0000 0000

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 95

UG-20109 | 2021.03.29 Send Feedback

8. Debugging the Link
Begin debugging your link at the most basic level, with word lock. Then, consider higher level issues.
The following steps should help you identify and resolve common problems that occur when bringing up a 25G Ethernet Intel FPGA IP core link:
1. Establish word lock--The RX lanes should be able to achieve word lock even in the presence of extreme bit error rates. If the IP core is unable to achieve word lock, check the transceiver clocking and data rate configuration. Check for cabling errors such as the reversal of the TX and RX lanes. Check the clock frequency monitors (KHZ_TX, KHZ_RX PHY registers) in the Control and Status registers.
To check for word lock: Clear the FRM_ERR register by writing the value of 1 followed by another write of 0 to the SCLR_FRM_ERR register at offset 0x324.Then read the FRM_ERR register at offset 0x323. If the value is zero, the core has word lock. If non-zero the status is indeterminate
2. When having problems with word lock, check the EIO_FREQ_LOCK register at address 0x321. The values in this register define the status of the recovered clock. In normal operation, all the bits should be asserted. A non-asserted (value-0) or toggling logic value on the bit that corresponds to any lane, indicates a clock recovery problem. Clock recovery difficulties are typically caused by the following problems:
� Bit errors
� Failure to establish the link
� Incorrect clock inputs to the IP core
3. Check the PMA FIFO levels by selecting appropriate bits in the EIO_FLAG_SEL register and reading the values in the EIO_FLAGS register. During normal operation, the TX and RX FIFOs should be nominally filled. Observing a the TX FIFO is either empty or full typically indicates a problem with clock frequencies. The RX FIFO should never be full, although an empty RX FIFO can be tolerated.
4. Establish lane integrity--When operating properly, the lanes should not experience bit errors at a rate greater than roughly one per hour per day. Bit errors within data packets are identified as FCS errors. Bit errors in control information, including IDLE frames, generally cause errors in XL/CGMII decoding.
5. Verify packet traffic--The Ethernet protocol includes automatic lane reordering so the higher levels should follow the PCS. If the PCS is locked, but higher level traffic is corrupted, there may be a problem with the remote transmitter virtual lane tags.
6. Tuning--You can adjust transceiver analog parameters to improve the bit error rate.

ISO 9001:2015 Registered

8. Debugging the Link UG-20109 | 2021.03.29
In addition, your IP core can experience loss of signal on the Ethernet link after it is established. In this case, the TX functionality is unaffected, but the RX functionality is disrupted. The following symptoms indicate a loss of signal on the Ethernet link: � The IP core deasserts the rx_pcs_ready signal, indicating the IP core has lost
alignment marker lock. � The IP core deasserts the RX PCS fully aligned status bit (bit [0]) of the
RX_PCS_FULLY_ALIGNED_S register at offset 0x326. This change is linked to the change in value of the rx_pcs_ready signal. � If Enable link fault generation is turned on, the IP core sets local_fault_status to the value of 1. � The IP core asserts the Local Fault Status bit (bit [0]) of the Link_Fault register at offset 0x508. This change is linked to the change in value of the local_fault_status signal. � The IP core triggers the RX digital reset process by asserting soft_rxp_rst.
Related Information L- and H-Tile Transceiver PHY User Guide
For information about the analog parameters for Intel Stratix 10 devices.
8.1. Error Insertion Test and Debugging
Error insertion allows you to test 25G Ethernet Intel FPGA IP core test error handling.
To use this feature, the Avalon streaming TX client asserts l1_tx_error in the same cycle as l1_tx_endofpacket. The error appears as a 66-bit error block that consists of eight /E/ characters (EBLOCK_T) in the Ethernet frame. The 25G Ethernet Intel FPGA IP core overwrites Ethernet frame data with an EBLOCK_T error block when it transmits the Ethernet frame that corresponds to the packet EOP. The RX interface detects the frame corruption resulting in a CRC error output.

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 97

UG-20109 | 2021.03.29 Send Feedback

9. 25G Ethernet Intel Stratix 10 FPGA IP User Guide Archives

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version 20.3 20.1 19.4 19.3 19.2 19.1 18.1 18.0

IP Core Version
19.4.0 19.4.0 19.4.0 19.3.0 19.2.0 19.1 18.1 18.0

User Guide
25G Ethernet Intel Stratix 10 FPGA IP User Guide 25G Ethernet Intel Stratix 10 FPGA IP User Guide 25G Ethernet Intel Stratix 10 FPGA IP User Guide 25G Ethernet Intel Stratix 10 FPGA IP User Guide 25G Ethernet Intel Stratix 10 FPGA IP User Guide 25G Ethernet Intel Stratix 10 FPGA IP User Guide 25G Ethernet Intel Stratix 10 FPGA IP User Guide 25G Ethernet Intel Stratix 10 FPGA IP User Guide

ISO 9001:2015 Registered

UG-20109 | 2021.03.29 Send Feedback

10. Document Revision History for the 25G Ethernet Intel Stratix 10 FPGA IP User Guide

Document Version 2021.03.29
2021.01.29 2020.10.12
2020.07.29 2020.06.22

Intel Quartus Prime Version
21.1
20.3
20.3
20.1 20.1

IP Version

Changes

19.4.0
19.4.0 19.4.0 19.4.0 19.4.0

Updated the descriptions for the following signals in Table: Signals of the 1588 Precision Time Protocol Interface: � tx_etstamp_ins_ctrl_residence_time_calc
_format � tx_egress_timestamp_64b_data[63:0] � tx_egress_timestamp_96b_fingerprint[(W�
1):0] � tx_egress_timestamp_64b_fingerprint[(W�
1):0]
Updated the descriptions for the following signals in Table: Signals of the PHY Interface: � tx_clkout � tx_clkout2 � rx_clkout � rx_clkout2
� Added a note to the Length Checking section to state that the MAC has a counter limit of 0xFFFF starting from Intel Quartus Prime Pro Edition software version 20.3 onward.
� Added a note to the Transceivers section to state that the Intel Stratix 10 devices use the OSC_CLK_1 pin to provide the transceiver calibration clock source.
� Made editorial updates throughout the document.
Added the channel_reset signal to Table: Reset Signals.
� Added a new section--Accessing the Native PHY Registers in L-Tile Devices.
� Renamed section title Disabling Background Calibration to Accessing the Native PHY Registers in H-Tile Devices.
� Updated the Length/Type Field Processing section.
continued...

ISO 9001:2015 Registered

10. Document Revision History for the 25G Ethernet Intel Stratix 10 FPGA IP User Guide UG-20109 | 2021.03.29

Document Version 2020.04.13 2020.02.21

Intel Quartus Prime Version
20.1
19.4

IP Version

Changes

19.4.0 19.4.0

� Update the descriptions to the following signals in Table: Avalon Streaming TX Datapath: -- l1_tx_data[63:0]
-- l1_tx_valid
-- l1_tx_ready
� Removed Figure: Client to 25G Ethernet Intel FPGA IP MAC Avalon Streaming Interface.
� Added the following Figures: -- Client to 25G Ethernet Intel FPGA IP MAC Avalon Streaming Interface when Ready Latency is 0 (1 of 2) -- Client to 25G Ethernet Intel FPGA IP MAC Avalon Streaming Interface when Ready Latency is 0 (2 of 2) -- Client to 25G Ethernet Intel FPGA IP MAC Avalon Streaming Interface when Ready Latency is 3 (1 of 2) -- Client to 25G Ethernet Intel FPGA IP MAC Avalon Streaming Interface when Ready Latency is 3 (2 of 2)
� Added a new Table: IP Core Round Trip Latency. � Updated the following tables:
-- IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core with MAC+PCS +PMA Core Variant for Intel Stratix 10 Devices.
-- IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core with MAC+PCS Core Variant for Intel Stratix 10 Devices.
� Updated the Simulating the IP Core section. � Updated the Length Checking section. � Updated the description for l1_rx_error[5:0]
Table: Avalon Streaming RX Datapath. � Updated the descriptions for
CNTR_RX_1519toMAXB_HI, CNTR_RX_OVERSIZE_LO, and CNTR_RX_OVERSIZE_HI Table: Receive Side Statistics Registers. � Updated the description for latency_sclk in Table: Signals of the 1588 Precision Time Protocol Interface. � Updated the descriptions for tx_control_phy[1:0] and rx_control_phy[1:0] in Table: Signals of the PHY Interface. � Added a note to the description of PHY_TLKIT_ACCESS in Table: PHY Registers.
� Updated the description for frame monitoring and statistics in the 25G Ethernet Intel FPGA IP Core Supported Features section.
� Updated the Debugging the Link section.
continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 100

Send Feedback

10. Document Revision History for the 25G Ethernet Intel Stratix 10 FPGA IP User Guide UG-20109 | 2021.03.29

Document Version 2019.12.16

Intel Quartus Prime Version
19.4

IP Version

Changes

19.4.0

� Updated the description in the About the 25G Ethernet Intel FPGA IP Core section.
� Updated the description for debug and testability features in the 25G Ethernet Intel FPGA IP Core Supported Features section.
� Updated the following tables:
-- IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core with MAC+PCS +PMA Core Variant for Intel Stratix 10 Devices.
-- IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core with MAC+PCS Core Variant for Intel Stratix 10 Devices.
� Updated the description in the PTP Transmit Functionality section.
� Updated the descriptions for the following signals in Table: Signals of the 1588 Precision Time Protocol Interface:
-- tx_etstamp_ins_ctrl_offset_timestam p[15:0]
-- tx_etstamp_ins_ctrl_offset_correctio n_field[15:0]
-- tx_etstamp_ins_ctrl_offset_checksum_ field[15:0]
-- tx_etstamp_ins_ctrl_offset_checksum_ correction[15:0]
� Added rx_am_lock to Table: Miscellaneous Status and Debug Signals.
� Updated the description and reset value for RXMAC_CONTROL and description for LINK_FAULT in Table: RX MAC Registers.
� Added reset_status signal to Table: Avalon Memory-Mapped Management Interface.
continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 101

10. Document Revision History for the 25G Ethernet Intel Stratix 10 FPGA IP User Guide UG-20109 | 2021.03.29

Document Version 2019.10.11
2019.08.29

Intel Quartus Prime Version
19.3
19.2

IP Version

Changes

19.3.0 19.2.0

� Updated the Avalon Memory-Mapped Management Interface section.
� Updated the Statistics Registers section. � Updated for latest Intel branding standards.
� Updated the description in the About the 25G Ethernet Intel FPGA IP Core section.
� Updated the PHY feature description in the 25G Ethernet Intel FPGA IP Core Supported Features section.
� Updated the description in the Hardware Testing section.
� Updated the description for 0x800, 0x801, 0x802, 0x803, 0x804, 0x805, 0x834, and 0x835 in Table: Transmit Side Statistics Registers.
� Updated the descriptions for rx_block_lock and rx_pcs_ready in Table: Miscellaneous Status and Debug Signals.
� Added PHY_TLKIT_ACCESS register to Table: PHY Registers.
� Updated the description for CNTR_RX_RUNT_LO and CNTR_RX_RUNT_HI in Table: Receive Side Statistics Registers.
� Updated the l2_rxstatus_data bits to l1_rxstatus_data bits in the Length/Type Field Processing section.
� Updated l2_rx_error[2], l2_rx_error[3], and l2_rx_error[4] to l1_rx_error[2], l1_rx_error[3], and l1_rx_error[4] in the Length Checking section.
� Updated the steps in the Disabling Background Calibration section.

Document Version 2019.04.05

Intel Quartus Prime Version
19.1

Changes
� Added a new IP core parameter--Enable auto adaptation triggering for RX PMA CTLE/DFE mode.
� Added a new Topic: Disabling Background Calibration. � Updated the 25G Ethernet Intel FPGA IP Core Supported Features to
state support for adaptive mode for RX PMA Adaptation. � Renamed Altera Debug Master Endpoint (ADME) to Native PHY Debug
Master Endpoint (NPDME). � Updated the Adding the Transceiver PLL topic. � Updated the Placement Settings for the 25G Ethernet Intel FPGA IP
Core topic. � Updated the Flow Control topic. � Updated the XON/XOFF Pause Frames topic. � Updated the Transceivers topic. � Updated the second note in the Control, Status, and Statistics Register
Descriptions topic.
continued...

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 102

Send Feedback

10. Document Revision History for the 25G Ethernet Intel Stratix 10 FPGA IP User Guide UG-20109 | 2021.03.29

Document Version
2019.01.02 2018.10.05 2018.10.03

Intel Quartus Prime Version
18.1 18.1 18.1

Changes
� Updated the following Tables: -- Updated Table: Supported Device Speed Grades to update the second footnote for Intel Stratix 10 L- and H-tile device family. -- Updated Table: IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core with MAC+PCS+PMA Core Variant for Intel Stratix 10 Devices. -- Updated Table: IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core with MAC+PCS Core Variant for Intel Stratix 10 Devices. -- Updated Table: Transceiver Signals to update the direction values for tx_serial_clk0 and tx_serial_clk1.
� Made minor topic restructuring to the Core Functional Description section.
� Made editorial updates throughout the document.
� Removed the reference to Intel Stratix 10 E-tile devices because 25G Ethernet Intel FPGA IP core supports Intel Stratix 10 H-tile and L-tile devices only.
� Updated Table: Supported Device Speed Grades to add a footnote to clarify that Intel Stratix 10 devices with both E- and H-tile transceivers are supported if the IP core is only utilizing the H-tile transceiver.
� Added a note to Control, Status, and Statistics Register Descriptions topic.
Updated Table: PHY Registers to correct the bit[1] description for RX_PCS_FULLY_ALIGNED_S.
� Added a new feature--Elective PMA. � Added a new signal for 1588 Precision Time Protocol Interface--
latency_sclk. � Updated the About the 25G Ethernet Intel FPGA IP Core topic:
-- Updated notes in the topic. -- Updated Figure title 25G Ethernet Intel FPGA IP MAC IP Clock
Diagram to 25G Ethernet MAC, PCS, and PMA IP Clock Diagram. -- Updated Figure title 10G/25G Ethernet MAC IP Clock Diagram to
10G/25G Ethernet MAC, PCS, and PMA IP Clock Diagram. -- Added new Figures:
� 25G Ethernet MAC and PCS IP Clock Diagram. � 10G/25G Ethernet MAC and PCS IP Clock Diagram. -- Updated Table: IP Core Parameters to include Core Variants parameter. -- Added new topic: PHY Interface Signals. -- Updated Figure: 25G Ethernet Intel FPGA IP Signals and Interfaces to include PHY interface signals. � Updated the Performance and Resource Utilization topic: -- Added new Tables: � IP Core Variation Encoding for Resource Utilization for MAC+PCS
Core Variant. � IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP
Core with MAC+PCS Core Variant for Intel Stratix 10 Devices. -- Updated Table title IP Core Variation Encoding for Resource
Utilization to IP Core Variation Encoding for Resource Utilization for MAC+PCS+PMA Core Variant. -- Updated Table title IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core for Intel Stratix 10 Devices to IP Core FPGA Resource Utilization for 25G Ethernet Intel FPGA IP Core with MAC+PCS+PMA Core Variant for Intel Stratix 10 Devices. -- Updated Table: IP Core Parameters to update the description for Enable flow control.
continued...

Send Feedback

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 103

10. Document Revision History for the 25G Ethernet Intel Stratix 10 FPGA IP User Guide UG-20109 | 2021.03.29

Document Version
2018.07.17 2018.06.06

Intel Quartus Prime Version
18.0 18.0

Changes
� Updated the descriptions of the following topics: -- Flow Control -- XON/XOFF Pause Frames
� Updated the Installing and Licensing Intel FPGA IP Cores topic to remove Intel Quartus Prime Standard Edition software references.
� Updated the following Tables: -- Updated Table: Supported Device Speed Grades: � Updated Table title Slowest Supported Device Speed Grades to Supported Device Speed Grades. � Updated the Intel Stratix 10 device family to include L-tile, Htile, and E-tile support. � Added a footnote for Intel Stratix 10 device family to state that only Intel Stratix 10 devices ending with "VG", VGS3", and "LG" suffixes in the part number are supported. -- Updated Table: 25G Ethernet Intel FPGA IP Core Current Release Information. -- Updated Table: IP Core Generated Files to remove <your_ip>.debuginfo filename. -- Updated Table: PHY Registers: � Added bit[1] description for RX_PCS_FULLY_ALIGNED_S. � Updated the descriptions for KHZ_RX and KHZ_TX.
� Updated the following Figures: -- Updated Figure: IP Core Generated Files -- Updated Figure: 25G Ethernet Intel FPGA IP Core with MAC, PCS, and PMA Clock Diagram -- Updated Figure: High Level Block Diagram of the TX PCS with Optional RS-FEC Datapath.: � Updated figure to include RS-FEC block. � Updated figure title from High Level Block Diagram of the Soft TX PCS to High Level Block Diagram of the TX PCS with Optional RS-FEC Datapath. � Updated Figure: High Level Block Diagram of the RX PCS with Optional RS-FEC Datapath.: -- Updated figure to include RS-FEC block. -- Updated figure title from High Level Block Diagram of the Soft RX PCS to High Level Block Diagram of the RX PCS with Optional RS-FEC Datapath.
� Made editorial updates throughout the document.
� Updated Table: TX 1588 PTP Registers to correct the HW reset value of the TX_PTP_CLK_Period register to 0x28F5C.
� Updated Table: RX 1588 PTP Registers to update the description and correct the HW reset value of the RX_PTP_CLK_Period register to 0x28F5C.
Initial release.

25G Ethernet Intel� Stratix� 10 FPGA IP User Guide 104

Send Feedback